# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.001024 4096 115 2510 12352 3.26042 127.911 104.71 235.932 235.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 3.2e-05 4096 200 6030 288768 6113.8 1485.06 8847.06 44911.2 61361.7 61365.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000512 512 450 330 34304 1.14675 0.831488 6.44125 26.2787 34.7971 34.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 6.4e-05 512 290 1630 245760 16.4061 6.70733 238.072 208.931 470.336 470.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 0.000128 512 230 250 137216 6.17062 3.41197 21.5741 104.563 135.875 136.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000512 2048 480 6900 30592 2.89152 3.47501 382.274 104.659 493.375 493.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.001024 4096 115 2510 12312 3.25632 147.524 104.558 255.388 255.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 18 10 580 3.2e-05 4096 200 6030 288000
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 18 10 1910 0.000512 512 450 330 34272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 6.4e-05 512 290 1630 244224 16.2506 6.6657 282.917 207.267 513.331 513.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 0.000128 512 230 250 137088 6.17757 3.42221 24.6385 104.499 138.891 139.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000512 2048 480 6900 30528 2.89382 3.46541 458.984 104.614 570.032 570.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.001024 4096 115 2510 12320 3.25427 153.031 104.723 261.061 261.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 3.2e-05 4096 200 6030 289280 5823.45 1425.33 10811.1 43117.6 61208 61211.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000512 512 450 330 34240 1.14154 0.824288 7.72957 26.1832 35.9769 36.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 6.4e-05 512 290 1630 245760 16.4983 6.72154 298.487 209.872 531.79 531.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 0.000128 512 230 250 136960 6.23072 3.4168 25.884 105.015 140.708 140.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000512 2048 480 6900 30560 2.88195 3.46758 480.886 104.712 592.027 592.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.001024 4096 115 2510 12288 3.252 142.007 104.559 249.871 249.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 3.2e-05 4096 200 6030 288768 6046.34 1479.37 10047.9 44694.5 62272.5 62276.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000512 512 450 330 34176 1.1431 0.827232 7.18899 26.2181 35.4761 35.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 6.4e-05 512 290 1630 239616 16.3537 6.62096 271.361 206.249 500.804 500.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 0.000128 512 230 250 136704 6.14416 3.40586 23.9514 104.256 137.916 138.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000512 2048 480 6900 30528 2.87824 3.45302 449.333 104.419 560.157 560.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.001024 4096 115 2510 12300 3.25632 145.289 104.592 253.192 253.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 3.2e-05 4096 200 6030 288000 5829.25 1429.92 10163.5 42998.9 60425.9 60429.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000512 512 450 330 34000 1.15328 0.827392 7.2152 26.2205 35.515 35.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 6.4e-05 512 290 1630 243200 16.1387 6.63498 278.043 206.161 507.193 507.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 0.000128 512 230 250 136000 6.2304 3.41488 24.1622 104.259 138.221 138.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000512 2048 480 6900 30400 2.89802 3.46832 451.141 104.425 562.006 562.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.001024 4096 115 2510 12320 3.26144 150.13 104.773 258.218 258.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 3.2e-05 4096 200 6030 286720 6839.25 1671.32 10370.7 50348.1 69234.5 69238.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000512 512 450 330 34048 1.13987 0.82192 7.45123 26.0537 35.5827 35.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 6.4e-05 512 290 1630 243712 16.1753 6.64154 287.006 206.866 516.904 517.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 0.000128 512 230 250 136192 6.24659 3.41046 25.0768 104.742 139.636 139.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000512 2048 480 6900 30464 2.87619 3.46986 463.195 104.339 573.953 574.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.001024 4096 115 2510 12240 3.25498 150.644 104.479 258.429 258.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 3.2e-05 4096 200 6030 284160 9392.97 2275.82 10348 68676.2 90699.9 90705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000512 512 450 330 34080 1.15366 0.831136 7.51866 26.3143 35.9145 36.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 6.4e-05 512 290 1630 238080 16.5319 6.6304 282.146 206.373 511.89 512.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 0.000128 512 230 250 136320 6.21206 3.41584 25.1112 104.597 139.489 139.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000512 2048 480 6900 30480 2.89984 3.47891 466.496 104.798 577.744 577.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.001024 4096 115 2510 12288 3.26042 144.833 104.814 252.959 253.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 3.2e-05 4096 200 6030 286720 6064.32 1484.67 10075.3 44842.8 62471.7 62475.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000512 512 450 330 34304 1.14835 0.832448 7.31539 26.3494 35.7433 35.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 6.4e-05 512 290 1630 245760 16.3877 6.70925 281.357 209.178 513.85 514.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 0.000128 512 230 250 137216 6.17597 3.40646 24.5129 104.704 138.953 139.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000512 2048 480 6900 30464 2.89382 3.48467 450.957 104.928 562.335 562.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.001024 4096 115 2510 12096 3.24736 143.481 104.096 250.877 250.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 3.2e-05 4096 200 6030 282624 11643.7 2814.42 9983.05 85011.5 109461 109468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000512 512 450 330 33792 1.14 0.822368 7.33318 26.0395 35.4317 35.5144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 6.4e-05 512 290 1630 233472 16.8325 6.61667 270.101 206.41 500.176 500.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 0.000128 512 230 250 135168 6.10467 3.39811 24.361 103.352 137.366 137.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000512 2048 480 6900 30336 2.88557 3.48557 454.963 104.73 566.137 566.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.001024 4096 115 2510 12200 3.25517 155.014 104.718 263.04 263.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 3.2e-05 4096 200 6030 281600 11211.2 2706.64 10589.1 81696.3 106212 106219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000512 512 450 330 33600 1.14858 0.821216 7.80179 26.0516 35.924 36.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 6.4e-05 512 290 1630 243200 16.1213 6.63347 301.719 206.478 531.176 531.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 0.000128 512 230 250 134400 6.15594 3.40221 25.9309 103.378 139.023 139.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000512 2048 480 6900 30400 2.89763 3.47549 488.737 104.824 600.01 600.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 0.001024 4096 115 2510 12032 3.25091 173.322 105.022 281.65 281.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 3.2e-05 4096 200 6030 286720 8821 2140.93 12227.8 65415.4 88626.3 88631.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000512 512 450 330 32768 1.13782 0.811008 9.02349 25.9779 37.0466 37.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 6.4e-05 512 290 1630 245760 16.4021 6.70464 354.935 211.071 589.334 589.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 0.000128 512 230 250 135168 6.27434 3.41197 30.8057 105.702 146.345 146.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000512 2048 480 6900 29696 2.86413 3.43274 553.623 104.797 664.791 664.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 0.001024 4096 115 2505 12416 3.26246 126.126 104.807 234.249 234.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 3.2e-05 4096 200 6030 288768 6062.25 1484.83 8809.2 44793.6 61154.6 61158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000512 512 450 330 34304 1.14573 0.829632 10.5868 26.2607 38.9233 39.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 6.4e-05 512 290 1635 247808 16.218 6.7072 246.266 208.914 478.322 478.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1360 0.000128 512 230 255 136192 6.27568 3.41043 40.7862 104.885 155.516 155.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.000512 2048 480 6900 30720 2.89379 3.47498 394.001 104.75 505.194 505.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.001024 4096 115 2505 12400 3.26234 127.482 104.944 235.742 235.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 3.2e-05 4096 200 6030 289280 5827.11 1426.99 8936.51 42970.8 59165.7 59169.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000512 512 450 330 34240 1.14838 0.83056 6.29181 26.2616 34.6313 34.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 6.4e-05 512 290 1635 248320 16.3563 6.72973 250.163 209.767 483.226 483.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1360 0.000128 512 230 255 136320 6.28016 3.41907 22.645 104.971 137.468 137.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000512 2048 480 6900 30720 2.90848 3.4775 400.404 104.801 511.665 511.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.001024 4096 115 2505 12384 3.2584 127.984 104.718 236.013 236.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 3.2e-05 4096 200 6030 287232 6084.81 1489.23 8835.71 44855.6 61270 61273.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000512 512 450 330 34368 1.14851 0.831488 6.31226 26.3129 34.7047 34.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 6.4e-05 512 290 1635 245760 16.2613 6.68893 246.611 208.243 478.019 478.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 0.000128 512 230 255 135936 6.25994 3.41184 22.3516 104.724 136.9 137.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000512 2048 480 6900 30720 2.89792 3.47757 396.865 104.789 508.106 508.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.001024 4096 115 2505 12376 3.25837 131.245 104.793 239.348 239.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 3.2e-05 4096 200 6030 288512 5834.74 1425.42 9081.16 43064.9 59453.5 59457.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000512 512 450 330 34272 1.15507 0.82976 6.49088 26.3354 34.9967 35.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 6.4e-05 512 290 1635 247296 16.3958 6.73008 254.046 209.432 486.823 486.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 0.000128 512 230 255 136192 6.27507 3.42016 22.2588 104.813 136.921 137.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000512 2048 480 6900 30688 2.90582 3.4775 406.82 104.891 518.174 518.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.001024 4096 115 2505 12352 3.25283 134.214 104.733 242.254 242.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 3.2e-05 4096 200 6030 288768 6072.55 1485.16 9109.53 44897.6 61573.5 61577.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000512 512 450 330 34304 1.14675 0.833056 6.67226 26.3048 35.0541 35.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 6.4e-05 512 290 1635 245760 16.3954 6.70515 245.015 209.142 477.472 477.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 0.000128 512 230 255 135168 6.2599 3.41242 22.681 104.671 137.178 137.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000512 2048 480 6900 30592 2.89382 3.46899 392.137 104.769 503.344 503.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.001024 4096 115 2505 12384 3.26246 149.563 104.855 257.732 257.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 3.2e-05 4096 200 6030 288000 6354.79 1550.36 10521.5 46777.8 65249.2 65253.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000512 512 450 330 34272 1.14842 0.825888 7.59027 26.2669 35.934 36.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 6.4e-05 512 290 1635 244224 16.217 6.66422 290.468 207.235 520.797 520.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 0.000128 512 230 255 135936 6.23325 3.41731 25.9962 104.49 140.289 140.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000512 2048 480 6900 30528 2.89382 3.46522 468.618 104.605 579.659 579.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.001024 4096 115 2505 12320 3.25632 146.455 104.638 254.4 254.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 3.2e-05 4096 200 6030 289280 5811 1425.48 10340.9 42989.5 60571.2 60574.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000512 512 450 330 33920 1.15232 0.82752 7.36611 26.1839 35.6287 35.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 6.4e-05 512 290 1635 245760 16.4942 6.71722 285.727 209.807 518.962 519.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 0.000128 512 230 255 135680 6.28854 3.41402 25.2831 105.005 140.146 140.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000512 2048 480 6900 30560 2.88768 3.46416 458.575 104.708 569.708 569.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.001024 4096 115 2505 12288 3.252 154.857 104.555 262.72 262.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 3.2e-05 4096 200 6030 285696 7856.44 1912.19 10812 57791.7 78378.1 78382.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000512 512 450 330 34176 1.14234 0.83136 7.95168 26.2379 36.2632 36.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 6.4e-05 512 290 1635 239616 16.3355 6.61638 296.518 206.41 526.095 526.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 0.000128 512 230 255 135168 6.20768 3.40227 27.0565 104.344 141.164 141.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000512 2048 480 6900 30528 2.87258 3.4544 486.347 104.501 597.243 597.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.001024 4096 115 2505 12300 3.25632 153.238 104.646 261.19 261.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 3.2e-05 4096 200 6030 288000 5828.03 1430.04 10851.6 43070.5 61184.5 61187.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000512 512 450 330 34000 1.15738 0.827392 7.84397 26.2513 36.1772 36.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 6.4e-05 512 290 1635 243200 16.141 6.63347 298.972 206.414 528.372 528.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 0.000128 512 230 255 134400 6.28518 3.41568 26.91 104.384 141.146 141.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000512 2048 480 6900 30400 2.90083 3.46202 482.137 104.556 593.129 593.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.001024 4096 115 2505 12320 3.26042 154.431 104.732 262.479 262.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 3.2e-05 4096 200 6030 286720 6837.63 1671.3 10841.6 50371.8 69727.3 69731.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000512 512 450 330 33600 1.14214 0.8208 7.81357 26.0584 35.9503 36.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 6.4e-05 512 290 1635 243712 16.1768 6.64182 301.387 206.942 531.358 531.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 0.000128 512 230 255 136192 6.24778 3.41254 27.2472 104.791 141.852 141.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000512 2048 480 6900 30464 2.88358 3.47594 485.776 104.376 596.588 596.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.001024 4096 115 2505 12240 3.2463 151.976 104.45 259.726 259.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 3.2e-05 4096 200 6030 284160 9393.19 2275.59 10663.4 68643.3 90982.5 90988.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000512 512 450 330 34080 1.15338 0.831488 7.7839 26.3005 36.1712 36.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 6.4e-05 512 290 1635 238080 16.5281 6.63014 289.751 206.261 519.389 519.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 0.000128 512 230 255 134400 6.3135 3.41878 26.4163 104.535 140.841 140.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000512 2048 480 6900 30480 2.90365 3.47942 478.852 104.741 590.048 590.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.001024 4096 115 2505 12288 3.25754 147.169 104.621 255.101 255.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 3.2e-05 4096 200 6030 286720 6063.29 1484.72 10278.4 44807.2 62638 62641.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000512 512 450 330 34304 1.14966 0.831008 7.48861 26.3201 35.8901 35.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 6.4e-05 512 290 1635 245760 16.3904 6.70925 286.192 208.953 518.455 518.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 0.000128 512 230 255 135168 6.26842 3.40989 25.4574 104.6 139.89 140.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000512 2048 480 6900 30464 2.89136 3.48694 457.922 104.819 569.191 569.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.001024 4096 115 2505 12096 3.23594 161.886 104.035 269.208 269.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 3.2e-05 4096 200 6030 282624 11642.9 2814.38 11702.7 85010.8 111179 111186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000512 512 450 330 33792 1.14048 0.820832 8.77075 26.0435 36.8748 36.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 6.4e-05 512 290 1635 233472 16.8328 6.61504 318.217 206.451 548.329 548.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 0.000128 512 230 255 132096 6.24189 3.39558 29.3498 103.364 142.504 142.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000512 2048 480 6900 30336 2.88826 3.48694 531.17 104.75 642.367 642.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.001024 4096 115 2505 12200 3.25632 168.923 104.628 276.859 276.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 3.2e-05 4096 200 6030 281600 11208.9 2706.55 11762 81692.8 107378 107385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000512 512 450 330 33600 1.15146 0.820224 8.75798 26.0469 36.8759 36.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 6.4e-05 512 290 1635 243200 16.1297 6.63133 335.968 206.434 565.376 565.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 0.000128 512 230 255 131200 6.2943 3.40378 29.2467 103.358 142.458 142.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000512 2048 480 6900 30400 2.89382 3.47158 540.25 104.8 651.491 651.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 0.001024 4096 115 2505 12032 3.24016 153.284 104.025 260.603 260.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 3.2e-05 4096 200 6030 286720 8810.79 2141.25 10720.8 64705.4 86384.7 86390
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000512 512 450 330 32768 1.1377 0.809344 7.84035 25.7392 35.6246 35.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 6.4e-05 512 290 1635 245760 16.3891 6.70925 305.533 209.219 538.068 538.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 0.000128 512 230 255 135168 6.28458 3.41165 27.441 104.77 142.06 142.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000512 2048 480 6900 29696 2.8631 3.42643 475.93 103.879 586.174 586.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.001024 4096 115 2520 12384 3.27245 121.494 104.94 229.76 229.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 3.2e-05 4096 200 6040 288768 6060.3 1484.95 8349.5 44827.4 60726.7 60730.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000512 512 450 340 34176 1.14557 0.831008 6.06621 26.2739 34.4183 34.5098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 6.4e-05 512 290 1640 247808 16.2035 6.70515 233.773 209.061 465.956 466.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1360 0.000128 512 230 260 135168 6.31872 3.41264 34.672 104.959 149.521 149.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.000512 2048 480 6900 30720 2.8937 3.47594 374.218 104.822 485.486 485.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.001024 4096 115 2520 12360 3.26198 134.785 104.781 242.884 242.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 3.2e-05 4096 200 6040 289280 5824 1426.82 9444.25 42938.8 59638.4 59642.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000512 512 450 340 34240 1.1495 0.832896 6.88256 26.2441 35.2088 35.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 6.4e-05 512 290 1640 248320 16.3436 6.7295 263.824 209.611 496.73 496.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 0.000128 512 230 260 135040 6.32896 3.42394 23.9225 104.891 138.726 138.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000512 2048 480 6900 30720 2.90406 3.47117 420.015 104.727 531.189 531.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.001024 4096 115 2520 12336 3.26621 127.537 104.784 235.641 235.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 3.2e-05 4096 200 6040 287232 6083.16 1489.18 8739.86 44890.9 61207.6 61211.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000512 512 450 340 34176 1.14726 0.831488 6.39898 26.341 34.8169 34.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 6.4e-05 512 290 1640 245760 16.2604 6.68656 243.044 208.415 474.62 474.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 0.000128 512 230 260 135168 6.28317 3.41766 21.3826 104.814 136.049 136.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000512 2048 480 6900 30720 2.89354 3.47331 393.039 104.881 504.358 504.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.001024 4096 115 2520 12320 3.25725 127.887 104.664 235.864 235.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 3.2e-05 4096 200 6040 286720 6851.9 1672.86 8853.33 50356.3 67739.6 67743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000512 512 450 340 34272 1.15507 0.832512 6.57648 26.3272 34.9926 35.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 6.4e-05 512 290 1640 247296 16.3679 6.72202 248.77 209.304 481.382 481.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 0.000128 512 230 260 134400 6.34304 3.41702 21.966 104.751 136.635 136.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000512 2048 480 6900 30688 2.90605 3.4952 396.933 104.83 508.24 508.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.001024 4096 115 2520 12352 3.26614 129.492 104.936 237.75 237.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 3.2e-05 4096 200 6040 288768 6065.81 1484.98 8823.2 44846.5 61225.1 61228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000512 512 450 340 34048 1.14746 0.829056 6.62509 26.3005 35.0022 35.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 6.4e-05 512 290 1640 245760 16.3888 6.70794 236.53 209.084 468.926 469.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 0.000128 512 230 260 134144 6.30618 3.40794 22.086 104.643 136.596 136.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000512 2048 480 6900 30592 2.88675 3.47136 377.301 104.739 488.467 488.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.001024 4096 115 2520 12312 3.26061 156.017 104.714 264.043 264.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 3.2e-05 4096 200 6040 288000 6346.9 1550.21 11060.6 46767.3 65747.8 65751.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000512 512 450 340 33984 1.15651 0.830336 8.19693 26.2684 36.5526 36.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 6.4e-05 512 290 1640 244224 16.2244 6.66211 305.36 207.362 535.824 535.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 0.000128 512 230 260 134784 6.29053 3.42118 27.5675 104.499 141.93 142.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000512 2048 480 6900 30528 2.88922 3.46112 492.691 104.613 603.742 603.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.001024 4096 115 2520 12240 3.26349 114.599 104.671 222.587 222.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 3.2e-05 4096 200 6040 285696 7821.98 1904.98 7661.51 57495.6 74889.7 74894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000512 512 450 340 33408 1.15261 0.82864 5.75629 26.1116 33.9415 34.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 6.4e-05 512 290 1640 239616 16.0394 6.57427 209.429 204.138 436.398 436.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 0.000128 512 230 260 133632 6.22746 3.40387 19.2068 103.738 132.731 132.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000512 2048 480 6900 30528 2.89274 3.4775 341.735 104.767 452.946 453.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.001024 4096 115 2520 12320 3.26112 152.811 104.792 260.919 260.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 3.2e-05 4096 200 6040 289280 5811.78 1425.5 10726.6 42956.1 60924.3 60928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000512 512 450 340 33920 1.14838 0.826272 7.89453 26.1658 36.1358 36.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 6.4e-05 512 290 1640 245760 16.4953 6.72278 296.353 209.731 529.515 529.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 0.000128 512 230 260 134400 6.33837 3.41632 26.5929 104.936 141.438 141.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000512 2048 480 6900 30560 2.8872 3.46454 476.509 104.636 587.569 587.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.001024 4096 115 2520 12160 3.25776 110.61 104.343 218.268 218.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 3.2e-05 4096 200 6040 286720 7106.01 1733.96 7446.93 52328.6 68620.8 68625.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000512 512 450 340 33280 1.14733 0.820512 5.5697 26.0322 33.6682 33.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 6.4e-05 512 290 1640 235520 16.6521 6.64166 199.953 206.245 429.71 429.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 0.000128 512 230 260 130560 6.28992 3.39843 18.1069 103.25 131.201 131.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000512 2048 480 6900 30400 2.87258 3.45341 330.622 104.398 441.42 441.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.001024 4096 115 2520 12288 3.26038 143.152 104.784 251.252 251.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 3.2e-05 4096 200 6040 285696 7858.56 1912.32 9941.72 57801.1 77519.5 77524.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000512 512 450 340 33792 1.15248 0.828576 7.38515 26.2323 35.6963 35.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 6.4e-05 512 290 1640 239616 16.3351 6.62074 271.361 206.418 500.953 501.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 0.000128 512 230 260 133632 6.28528 3.40378 24.5553 104.32 138.718 138.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000512 2048 480 6900 30528 2.87824 3.4561 445.84 104.479 556.727 556.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.001024 4096 115 2520 12096 3.25027 106.135 104.181 213.619 213.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 3.2e-05 4096 200 6040 282624 11652.4 2814.37 6949.33 85013.7 106438 106445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000512 512 450 340 33024 1.15062 0.819968 5.27328 26.0236 33.3687 33.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 6.4e-05 512 290 1640 233472 16.8243 6.6145 189.883 206.277 419.82 419.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 0.000128 512 230 260 132096 6.2344 3.39763 17.6576 103.282 130.724 130.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000512 2048 480 6900 30336 2.88563 3.47136 317.117 104.667 428.217 428.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.001024 4096 115 2520 12300 3.26173 148.603 104.778 256.698 256.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 3.2e-05 4096 200 6040 288000 7590.06 1846.42 10435.3 55631.2 75508.8 75513.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000512 512 450 340 34000 1.15587 0.827392 7.76931 26.2309 36.0848 36.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 6.4e-05 512 290 1640 243200 16.1354 6.6353 287.634 206.215 516.843 517.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 0.000128 512 230 260 134400 6.2936 3.41757 26.0045 104.289 140.16 140.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000512 2048 480 6900 30400 2.89584 3.46499 463.619 104.458 574.515 574.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.001024 4096 115 2520 12200 3.26288 108.756 104.796 216.867 216.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 3.2e-05 4096 200 6040 281600 11210.3 2706.68 7207.42 81641.8 102774 102781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000512 512 450 340 33600 1.15002 0.819264 5.5616 26.0351 33.6676 33.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 6.4e-05 512 290 1640 243200 16.1169 6.62854 202.771 206.31 432.041 432.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 0.000128 512 230 260 131200 6.30214 3.40483 18.0774 103.298 131.239 131.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000512 2048 480 6900 30400 2.89178 3.47526 324.893 104.741 436.08 436.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.001024 4096 115 2520 12208 3.25165 182.429 105.348 291.082 291.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 3.2e-05 4096 200 6040 286720 6837.74 1671.3 13222.5 50860 72605.2 72609.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000512 512 450 340 33600 1.14253 0.82112 9.85421 26.2999 38.2322 38.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 6.4e-05 512 290 1640 243712 16.1589 6.64707 366.286 208.895 598.203 598.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 0.000128 512 230 260 134400 6.31802 3.41402 33.1088 105.772 148.77 148.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000512 2048 480 6900 30464 2.87037 3.4601 586.21 105.366 697.98 698.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.001024 4096 115 2520 12096 3.25686 123.395 104.437 231.14 231.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 3.2e-05 4096 200 6040 286720 10080.3 2447.22 8383.94 73948.9 94867.9 94874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000512 512 450 340 33152 1.1489 0.82592 6.56496 26.1492 34.7867 34.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 6.4e-05 512 290 1640 229376 16.4415 6.56621 228.67 202.344 454.232 454.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 0.000128 512 230 260 132608 6.2456 3.39603 21.8727 103.728 135.391 135.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000512 2048 480 6900 30016 2.8633 3.44586 380.822 104.147 491.353 491.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.001024 4096 115 2520 12240 3.25469 176.953 104.652 284.913 284.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 3.2e-05 4096 200 6040 284160 9396.97 2275.44 12434.8 68806.8 92935.9 92941.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000512 512 450 340 34080 1.15088 0.831392 9.58669 26.3179 37.9886 38.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 6.4e-05 512 290 1640 238080 16.535 6.63523 344.259 206.4 574.038 574.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 0.000128 512 230 260 134400 6.31085 3.41949 31.875 104.605 146.363 146.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000512 2048 480 6900 30480 2.90042 3.47578 563.482 104.813 674.747 674.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.001024 4096 115 2520 12000 3.23946 122.356 103.918 229.567 229.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 3.2e-05 4096 200 6040 284160 9379.53 2273.96 8412.87 68679.8 88753 88758.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000512 512 450 340 33600 1.14138 0.820768 6.57411 26.0586 34.6939 34.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 6.4e-05 512 290 1640 230400 17.0918 6.62915 224.648 206.305 454.889 455.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 0.000128 512 230 260 130560 6.30845 3.40307 20.9262 103.357 134.151 134.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000512 2048 480 6900 29760 2.85901 3.4119 373.123 103.756 483.223 483.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.001024 4096 115 2520 12288 3.26861 173.406 104.843 281.572 281.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 3.2e-05 4096 200 6040 286720 6066.43 1484.78 12309.4 44811.7 64677.3 64680.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000512 512 450 340 33792 1.15514 0.83232 9.21536 26.3152 37.6181 37.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 6.4e-05 512 290 1640 245760 16.3791 6.70774 345.315 208.927 577.544 577.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 0.000128 512 230 260 133120 6.34262 3.41459 30.6395 104.586 145.14 145.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000512 2048 480 6900 30464 2.88416 3.48582 547.782 104.808 659.033 659.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 0.001024 4096 115 2520 12032 3.25018 120.281 104.255 227.842 227.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 3.2e-05 4096 200 6040 286720 8811.52 2141.07 8178.89 64698.3 83836.4 83841.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000512 512 450 340 32768 1.1424 0.811008 6.08173 25.7396 33.8766 33.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 6.4e-05 512 290 1640 245760 16.4032 6.70899 231.35 209.22 463.901 464.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 0.000128 512 230 260 131072 6.43091 3.41744 20.4064 104.771 135.181 135.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000512 2048 480 6900 29696 2.85805 3.42666 358.919 103.879 469.158 469.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.001024 4096 115 2520 12096 3.24838 150.461 104.271 258.036 258.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 3.2e-05 4096 200 6040 282624 11641.9 2814.35 10373.6 85030.9 109869 109876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000512 512 450 340 33024 1.15082 0.819104 7.90835 26.0467 36.0242 36.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 6.4e-05 512 290 1640 233472 16.8388 6.61709 284.382 206.473 514.526 514.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 0.000128 512 230 260 132096 6.23414 3.39597 26.5821 103.375 139.742 139.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000512 2048 480 6900 30336 2.88054 3.48771 478.911 104.758 590.109 590.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 0.001024 4096 115 2520 11904 3.25222 107.414 105.199 215.92 215.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.001024 4096 115 2520 12200 3.2609 158.91 104.777 267.001 267.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 3.2e-05 4096 200 6040 281600 11210.6 2706.8 11024.1 81634.1 106584 106590
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000512 512 450 340 33600 1.1503 0.818976 8.33514 26.0277 36.4356 36.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 6.4e-05 512 290 1640 243200 16.1235 6.63571 310.65 206.285 539.909 540.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 0.000128 512 230 260 131200 6.29478 3.4049 27.4178 103.291 140.567 140.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000512 2048 480 6900 30400 2.89936 3.47565 499.605 104.728 610.779 610.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 0.001024 4096 115 2520 12000 3.2617 116.091 104.879 224.287 224.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.001024 4096 115 2520 12384 3.2727 120.719 104.881 228.926 228.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 3.2e-05 4096 200 6024 287744 6080.21 1488.49 8234.89 44944.8 60753 60756.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000512 512 450 336 34304 1.14691 0.829696 5.95437 26.26 34.2941 34.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 6.4e-05 512 290 1632 247808 16.2003 6.71242 231.624 208.94 463.696 463.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1360 0.000128 512 230 264 137216 6.22496 3.41254 34.806 104.903 149.506 149.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.000512 2048 480 6912 30656 2.89178 3.47565 368.822 104.765 480.027 480.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.001024 4096 115 2520 12360 3.26458 126.774 104.868 234.961 235.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 3.2e-05 4096 200 6024 288000 6348.41 1551.87 8721.05 46750.6 63376.7 63380.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000512 512 450 336 34240 1.14502 0.831488 6.30995 26.2657 34.6537 34.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 6.4e-05 512 290 1632 248320 16.3602 7.54499 245.533 209.863 479.513 479.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 0.000128 512 230 264 136960 6.2343 3.42035 22.444 104.985 137.241 137.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000512 2048 480 6912 30640 2.90406 3.47286 391.005 104.813 502.286 502.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.001024 4096 115 2520 12336 3.26451 124.453 104.757 232.528 232.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 3.2e-05 4096 200 6024 287232 6092.04 1489.23 8597.11 44941 61124.4 61128.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000512 512 450 336 34368 1.14893 0.833536 6.31386 26.3298 34.7258 34.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 6.4e-05 512 290 1632 245760 16.2398 6.68672 240.405 208.366 471.915 472.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 0.000128 512 230 264 136704 6.21795 3.41709 21.568 104.793 136.151 136.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000512 2048 480 6912 30624 2.89603 3.47488 384.671 104.858 495.973 496.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.001024 4096 115 2520 12288 3.26291 88.843 104.792 196.949 197.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 3.2e-05 4096 200 6024 285696 7858.39 1912.32 5543.63 57807.8 73127.9 73132.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000512 512 450 336 34176 1.15302 0.830176 4.21808 26.2397 32.5413 32.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 6.4e-05 512 290 1632 239616 16.3546 6.62509 153.187 206.407 382.784 382.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1360 0.000128 512 230 264 135168 6.22259 3.40582 15.1541 104.34 129.278 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000512 2048 480 6912 30336 2.87091 3.45584 246.571 104.499 357.468 357.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.001024 4096 115 2520 12320 3.25648 143.376 104.726 251.409 251.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 3.2e-05 4096 200 6024 286720 6847.31 1672.64 9866.71 50391.2 68782.8 68786.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000512 512 450 336 34272 1.15539 0.834048 7.37859 26.3371 35.8047 35.8857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 6.4e-05 512 290 1632 247296 16.3554 6.73152 280.336 209.427 513.062 513.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 0.000128 512 230 264 137088 6.21709 3.41722 25.3694 104.809 139.97 140.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000512 2048 480 6912 30688 2.89882 3.49235 447.002 104.883 558.35 558.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.001024 4096 115 2520 12208 3.25203 90.1785 104.433 197.919 197.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 3.2e-05 4096 200 6024 286720 6837.34 1671.33 6278.84 50406 65198.5 65202.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000512 512 450 336 33600 1.1448 0.8232 4.6999 26.0736 32.853 32.9367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 6.4e-05 512 290 1632 243712 16.1754 6.64154 174.932 207.086 405.049 405.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 0.000128 512 230 264 136192 6.24646 3.41331 17.6379 104.856 132.308 132.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000512 2048 480 6912 30464 2.87235 3.45702 279.428 104.45 390.28 390.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.001024 4096 115 2520 12352 3.26861 137.658 104.868 245.846 245.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 3.2e-05 4096 200 6024 286720 7111.95 1733.88 9411.1 52317.2 70579.3 70583.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000512 512 450 336 34304 1.14518 0.830528 7.12227 26.2822 35.4772 35.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 6.4e-05 512 290 1632 245760 16.3757 6.72957 253.552 208.94 485.81 485.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 0.000128 512 230 264 136192 6.21366 3.40794 24.4111 104.566 138.755 138.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000512 2048 480 6912 30592 2.88349 3.4673 405.835 104.661 516.918 516.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.001024 4096 115 2520 12288 3.26861 97.2509 104.862 205.435 205.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 3.2e-05 4096 200 6024 282624 8932.49 2166.38 6084.09 65380.1 82569.6 82574.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000512 512 450 336 34304 1.15069 0.833536 4.84992 26.3231 33.2549 33.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 6.4e-05 512 290 1632 245760 16.382 6.70515 164.673 208.979 396.956 397.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 0.000128 512 230 264 135168 6.2711 3.40582 16.4512 104.608 130.891 131.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000512 2048 480 6912 30464 2.89382 3.47952 259.55 104.83 370.829 370.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.001024 4096 115 2520 12312 3.26253 151.615 104.707 259.637 259.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 3.2e-05 4096 200 6024 288000 6341.08 1550.3 10588.3 46690.4 65174.8 65178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000512 512 450 336 34272 1.14995 0.8296 7.83757 26.2692 36.184 36.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 6.4e-05 512 290 1632 244224 16.2295 6.66173 295.346 207.328 525.782 525.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 0.000128 512 230 264 135936 6.23338 3.41898 26.7478 104.498 141.056 141.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000512 2048 480 6912 30528 2.88973 3.48218 474.322 104.612 585.381 585.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.001024 4096 115 2520 12240 3.26211 112.077 104.706 220.098 220.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 3.2e-05 4096 200 6024 285696 7822 1905.06 7404.86 57515.6 74653.4 74658.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000512 512 450 336 33984 1.14861 0.825536 5.51574 26.1244 33.7152 33.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 6.4e-05 512 290 1632 239616 16.0442 6.57763 202.565 204.203 429.604 429.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 0.000128 512 230 264 133632 6.22765 3.40954 18.5469 103.774 132.114 132.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000512 2048 480 6912 30528 2.88931 3.47395 331.674 104.808 442.917 442.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.001024 4096 115 2520 12320 3.26022 145.099 104.876 253.288 253.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 3.2e-05 4096 200 6024 286720 7124.37 1736.32 10047.6 52374.2 71287.7 71292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000512 512 450 336 33920 1.14733 0.82704 7.33936 26.1883 35.6 35.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 6.4e-05 512 290 1632 245760 16.4876 6.74611 280.015 209.83 513.288 513.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 0.000128 512 230 264 136960 6.23059 3.41958 25.3411 105.016 140.169 140.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000512 2048 480 6912 30560 2.88563 3.47043 449.37 104.715 560.512 560.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.001024 4096 115 2520 12160 3.2575 107.142 104.446 214.901 214.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 3.2e-05 4096 200 6024 286720 7105.22 1733.7 7188.68 52381.3 68414.3 68418.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000512 512 450 336 33280 1.14611 0.8192 5.26877 26.0252 33.3553 33.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 6.4e-05 512 290 1632 235520 16.6453 6.64576 193.22 206.451 423.176 423.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 0.000128 512 230 264 133120 6.17782 3.39146 17.955 103.35 131.03 131.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000512 2048 480 6912 30400 2.87334 3.46112 320.581 104.5 431.489 431.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.001024 4096 115 2520 12288 3.264 177.82 104.696 285.833 285.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 3.2e-05 4096 200 6024 285696 7856.79 1912 12751.4 57758.2 80284.2 80288.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000512 512 450 336 34176 1.14986 0.829024 9.5312 26.2148 37.8233 37.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 6.4e-05 512 290 1632 239616 16.3418 6.61709 349.121 206.215 578.509 578.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 0.000128 512 230 264 135168 6.21677 3.40208 32.2938 104.358 146.429 146.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000512 2048 480 6912 30336 2.87056 3.45702 567.547 104.402 678.352 678.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.001024 4096 115 2520 12096 3.25162 118.646 104.275 226.226 226.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 3.2e-05 4096 200 6024 282624 11653.6 2814.38 7941.73 85053 107471 107478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000512 512 450 336 33792 1.1391 0.820672 6.21363 26.0458 34.3215 34.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 6.4e-05 512 290 1632 233472 16.8441 6.61504 223.431 206.474 453.573 453.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 0.000128 512 230 264 132096 6.23306 3.40176 20.7924 103.378 133.96 134.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000512 2048 480 6912 30336 2.88355 3.47056 367.698 104.759 478.882 478.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.001024 4096 115 2520 12300 3.2584 177.394 104.763 285.468 285.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 3.2e-05 4096 200 6024 284800 7674.59 1865.89 12549.6 56140.3 78235.9 78240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000512 512 450 336 34000 1.1536 0.828736 9.39216 26.2227 37.6988 37.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 6.4e-05 512 290 1632 243200 16.1244 6.62995 351.927 206.196 581.091 581.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 0.000128 512 230 264 136000 6.22378 3.41245 32.238 104.274 146.303 146.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000512 2048 480 6912 30400 2.88771 3.46691 561.907 104.447 672.78 672.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.001024 4096 115 2520 12200 3.26176 124.846 104.804 232.964 233.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 3.2e-05 4096 200 6024 281600 11209.5 2706.59 8349.27 81675.5 103965 103972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000512 512 450 336 33600 1.14646 0.821408 6.36166 26.0335 34.4638 34.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 6.4e-05 512 290 1632 243200 16.1328 6.63142 236.556 206.312 465.846 466.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 0.000128 512 230 264 134400 6.16285 3.40733 21.6046 103.297 134.63 134.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000512 2048 480 6912 30400 2.89792 3.47178 380.656 104.743 491.843 491.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.001024 4096 115 2520 12208 3.25398 171.028 104.449 278.786 278.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 3.2e-05 4096 200 6024 286720 6838.29 1671.07 12356.6 50412.4 71283.4 71287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000512 512 450 336 33600 1.14435 0.823296 9.16218 26.0788 37.3218 37.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 6.4e-05 512 290 1632 243712 16.1635 6.64531 343.312 207.108 573.442 573.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 0.000128 512 230 264 136192 6.25392 3.41379 31.6372 104.868 146.323 146.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000512 2048 480 6912 30464 2.8713 3.4592 553.152 104.459 664.015 664.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 0.001024 4096 115 2520 12096 3.2537 117.912 104.345 225.564 225.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 3.2e-05 4096 200 6024 286720 10080.4 2447.01 8249.15 73885.8 94675.7 94681.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000512 512 450 336 33152 1.15034 0.826336 6.04086 26.1268 34.2444 34.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 6.4e-05 512 290 1632 229376 16.438 6.56976 214.238 202.17 439.627 439.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 0.000128 512 230 264 132608 6.24304 3.3977 20.3953 103.639 133.834 133.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000512 2048 480 6912 30016 2.86566 3.44134 359.39 104.059 469.832 469.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.001024 4096 115 2520 12240 3.26022 164.996 104.558 272.869 272.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 3.2e-05 4096 200 6024 284160 9391.94 2275.85 11859.3 68611.1 92145.2 92150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000512 512 450 336 34080 1.15402 0.830656 8.98355 26.2934 37.3628 37.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 6.4e-05 512 290 1632 238080 16.5189 6.63344 327.269 206.21 556.843 557.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 0.000128 512 230 264 136320 6.21584 3.41933 30.631 104.509 144.929 145.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000512 2048 480 6912 30480 2.90138 3.4744 533.779 104.715 644.942 645.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.001024 4096 115 2520 12000 3.23994 113.763 104.006 221.061 221.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 3.2e-05 4096 200 6024 284160 9379.07 2274.31 7788.39 68712.4 88161.2 88166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000512 512 450 336 33600 1.14282 0.822496 5.84563 26.077 33.9868 34.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 6.4e-05 512 290 1632 230400 17.0958 6.62426 205.107 206.481 435.521 435.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 0.000128 512 230 264 134400 6.1449 3.40173 19.831 103.4 132.934 133.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000512 2048 480 6912 29760 2.85328 3.42016 336.343 103.895 446.587 446.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.001024 4096 115 2520 12288 3.26864 160.354 104.877 268.55 268.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 3.2e-05 4096 200 6024 282624 8932.43 2166.4 11321.6 65391.4 87818.2 87823.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000512 512 450 336 34304 1.14845 0.833536 8.55482 26.3242 36.9633 37.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 6.4e-05 512 290 1632 245760 16.3797 6.7055 320.221 209.006 552.526 552.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 0.000128 512 230 264 135168 6.27072 3.40582 28.9486 104.621 143.403 143.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000512 2048 480 6912 30464 2.88717 3.47955 510.013 104.845 621.298 621.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 0.001024 4096 115 2520 12032 3.24627 113.971 104.198 221.468 221.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.001024 4096 115 2525 12352 3.26938 134.286 104.779 242.385 242.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 3.2e-05 4096 200 6025 289792 5299.13 1301.54 9400.33 39298.8 55303.8 55307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000512 512 450 325 34304 1.14467 0.83168 6.6481 26.2688 34.9991 35.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 6.4e-05 512 290 1625 245760 16.365 6.7073 259.069 208.941 491.296 491.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1360 0.000128 512 230 250 136704 6.22723 3.41133 37.5316 104.899 152.228 152.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.000512 2048 480 6900 30720 2.89021 3.47341 418.819 104.761 530.017 530.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.001024 4096 115 2525 12360 3.26451 123.101 104.943 231.365 231.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 3.2e-05 4096 200 6025 289280 5824.74 1426.84 8427.65 42986.4 58670 58673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000512 512 450 325 34240 1.14928 0.831488 5.95805 26.2677 34.3051 34.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 6.4e-05 512 290 1625 248320 16.3334 6.73283 235.385 209.787 468.45 468.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 0.000128 512 230 250 136320 6.27814 3.41744 20.9523 104.979 135.781 135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000512 2048 480 6900 30640 2.90573 3.47258 375.33 104.811 486.589 486.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.001024 4096 115 2525 12320 3.26298 85.2273 104.944 193.49 193.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 3.2e-05 4096 200 6025 289280 5810.62 1425.4 5453.99 42986 55688.2 55691.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000512 512 450 325 33920 1.148 0.825888 3.97226 26.1824 32.2281 32.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 6.4e-05 512 290 1625 245760 16.4958 6.72563 151.138 209.812 384.385 384.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1360 0.000128 512 230 250 135680 6.30454 3.42154 30.8193 105.006 145.704 145.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.000512 2048 480 6900 30560 2.88563 3.46448 241.553 104.714 352.707 352.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.001024 4096 115 2525 12336 3.26397 129.628 104.788 237.735 237.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 3.2e-05 4096 200 6025 288768 5307.67 1303.84 8969.51 39295.4 54880.4 54883.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000512 512 450 325 34368 1.15053 0.832992 6.40042 26.3181 34.8067 34.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 6.4e-05 512 290 1625 245760 16.2464 6.69091 248.533 208.266 479.958 480.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 0.000128 512 230 250 135936 6.24019 3.41741 21.586 104.739 136.144 136.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000512 2048 480 6900 30720 2.89699 3.47341 400.027 104.802 511.272 511.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.001024 4096 115 2525 12288 3.26211 92.6044 104.783 200.702 200.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 3.2e-05 4096 200 6025 288768 6043.77 1479.51 5800.58 44693.8 58022.1 58025.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000512 512 450 325 34176 1.14547 0.82912 4.2568 26.2175 32.5515 32.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 6.4e-05 512 290 1625 239616 16.3462 6.62026 158.159 206.244 387.581 387.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 0.000128 512 230 250 135168 6.21706 3.40342 15.2287 104.26 129.261 129.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000512 2048 480 6900 30528 2.86909 3.45325 256.728 104.416 367.54 367.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.001024 4096 115 2525 12320 3.25978 136.757 104.727 244.796 244.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 3.2e-05 4096 200 6025 288512 5822.06 1425.39 9564.32 42896.7 59712.8 59716.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000512 512 450 325 34272 1.1552 0.837632 6.97498 26.318 35.3834 35.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 6.4e-05 512 290 1625 247296 16.3585 6.72973 268.318 209.274 500.891 501.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 0.000128 512 230 250 136192 6.26154 3.41318 23.5882 104.735 138.158 138.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000512 2048 480 6900 30688 2.90483 3.48365 429.923 104.818 541.202 541.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.001024 4096 115 2525 12208 3.25274 93.4502 104.496 201.253 201.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 3.2e-05 4096 200 6025 286720 6837.7 1671.23 6032.17 50417.7 64963.8 64967.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000512 512 450 325 33600 1.14579 0.821792 4.4695 26.0762 32.6254 32.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 6.4e-05 512 290 1625 243712 16.164 6.64173 167.719 207.057 397.808 397.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 0.000128 512 230 250 136192 6.24611 3.41408 15.3189 104.847 129.978 130.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000512 2048 480 6900 30464 2.87539 3.46214 268.971 104.439 379.821 379.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.001024 4096 115 2525 12288 3.2592 140.235 104.696 248.246 248.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 3.2e-05 4096 200 6025 288768 6063.38 1485.04 9856.55 44845.1 62254.5 62258.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000512 512 450 325 34304 1.14598 0.82944 7.17965 26.3048 35.558 35.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 6.4e-05 512 290 1625 245760 16.3724 6.70733 263.106 209.136 495.541 495.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 0.000128 512 230 250 136192 6.21597 3.41197 24.4197 104.662 138.864 138.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000512 2048 480 6900 30592 2.88154 3.47107 425.645 104.759 536.83 536.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.001024 4096 115 2525 12160 3.25018 98.3859 104.348 206.038 206.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 3.2e-05 4096 200 6025 286720 6062.43 1484.65 6386.96 44852.6 58791.1 58794.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000512 512 450 325 34304 1.15226 0.831552 4.92134 26.3494 33.3528 33.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 6.4e-05 512 290 1625 245760 16.3854 6.7072 170.292 209.214 402.811 402.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 0.000128 512 230 250 135168 6.25901 3.4079 16.5159 104.705 131.044 131.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000512 2048 480 6900 30464 2.892 3.48515 269.521 104.931 380.902 380.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.001024 4096 115 2525 12312 3.26166 151.376 104.784 259.478 259.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 3.2e-05 4096 200 6025 288000 6339.55 1550.21 10615.8 46689.2 65199.4 65203.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000512 512 450 325 34272 1.15098 0.832608 7.6423 26.2672 35.9918 36.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 6.4e-05 512 290 1625 244224 16.2302 6.66413 291.665 207.261 522.033 522.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 0.000128 512 230 250 135936 6.2369 3.41811 25.7283 104.498 140.037 140.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000512 2048 480 6900 30528 2.89059 3.4816 471.56 104.612 582.62 582.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.001024 4096 115 2525 12240 3.26358 113.062 104.866 221.245 221.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 3.2e-05 4096 200 6025 285696 7822.27 1905.04 7566.2 57564.7 74863.9 74868.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000512 512 450 325 33984 1.14579 0.825344 5.5713 26.1414 33.7816 33.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 6.4e-05 512 290 1625 239616 16.0399 6.57747 206.942 204.383 434.155 434.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 0.000128 512 230 250 133632 6.22954 3.40992 18.4595 103.859 132.113 132.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000512 2048 480 6900 30528 2.89171 3.47165 339.159 104.892 450.488 450.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.001024 4096 115 2525 12320 3.26246 147.695 104.954 255.966 256.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 3.2e-05 4096 200 6025 289280 5810.75 1425.42 10338.3 42996.3 60575.2 60578.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000512 512 450 325 33920 1.14906 0.828512 7.41402 26.1879 35.6783 35.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 6.4e-05 512 290 1625 245760 16.4836 6.72563 285.11 209.833 518.366 518.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 0.000128 512 230 250 135680 6.29472 3.41568 25.2378 105.021 140.129 140.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000512 2048 480 6900 30560 2.88496 3.46522 461.088 104.72 572.234 572.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.001024 4096 115 2525 12160 3.25238 108.794 104.435 216.534 216.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 3.2e-05 4096 200 6025 286720 7105.34 1733.76 7228.05 52335.8 68408.1 68412.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000512 512 450 325 33280 1.14685 0.821248 5.20042 26.0021 33.2699 33.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 6.4e-05 512 290 1625 235520 16.6508 6.63757 193.219 206.286 423.006 423.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 0.000128 512 230 250 133120 6.17757 3.39533 17.5582 103.272 130.569 130.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000512 2048 480 6900 30400 2.87094 3.45498 320.542 104.418 431.356 431.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.001024 4096 115 2525 12288 3.26173 174.798 104.77 282.882 282.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 3.2e-05 4096 200 6025 288768 6043.63 1479.39 12549.9 44689.2 64766.6 64770.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000512 512 450 325 34176 1.14445 0.829472 9.17318 26.2115 37.4564 37.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 6.4e-05 512 290 1625 239616 16.3392 6.61971 340.647 206.214 570.034 570.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 0.000128 512 230 250 135168 6.21299 3.40378 30.6561 104.244 144.673 144.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000512 2048 480 6900 30528 2.87005 3.45923 556.139 104.404 666.95 667.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.001024 4096 115 2525 12096 3.2472 120.347 104.352 228 228.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 3.2e-05 4096 200 6025 282624 11643.5 2814.63 7984.83 85034.3 107486 107493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000512 512 450 325 33792 1.1392 0.8192 6.09334 26.0489 34.204 34.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 6.4e-05 512 290 1625 233472 16.8447 6.61552 223.061 206.47 453.202 453.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 0.000128 512 230 250 132096 6.23802 3.39968 20.3028 103.378 133.478 133.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000512 2048 480 6900 30336 2.88358 3.47062 372.847 104.761 484.039 484.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.001024 4096 115 2525 12300 3.26246 174.957 104.937 283.209 283.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 3.2e-05 4096 200 6025 288000 5827.87 1429.83 12544.4 43053.9 62861 62864.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000512 512 450 325 34000 1.15565 0.82944 9.13146 26.2486 37.467 37.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 6.4e-05 512 290 1625 243200 16.1104 6.63552 347.147 206.372 576.477 576.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 0.000128 512 230 250 134400 6.29328 3.4199 30.6657 104.362 144.89 145.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000512 2048 480 6900 30400 2.89344 3.46102 556.303 104.532 667.261 667.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.001024 4096 115 2525 12200 3.26058 122.898 104.856 231.067 231.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 3.2e-05 4096 200 6025 281600 11210.2 2706.77 8132.99 81629.4 103687 103694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000512 512 450 325 33600 1.14842 0.818752 6.20202 26.0281 34.293 34.3963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 6.4e-05 512 290 1625 243200 16.1195 6.63155 231.303 206.283 460.55 460.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 0.000128 512 230 250 131200 6.29523 3.40432 20.2723 103.284 133.411 133.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000512 2048 480 6900 30400 2.89501 3.47546 371.612 104.729 482.785 482.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.001024 4096 115 2525 12208 3.25238 166.922 104.5 274.727 274.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 3.2e-05 4096 200 6025 286720 6838.04 1671.4 12037.5 50401.4 70953.4 70957.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000512 512 450 325 33600 1.1479 0.83968 8.8184 26.0709 36.975 37.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 6.4e-05 512 290 1625 243712 16.1613 6.6399 337.728 207.056 567.805 567.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 0.000128 512 230 250 136192 6.24851 3.41325 30.0532 104.845 144.711 144.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000512 2048 480 6900 30464 2.87699 3.45907 538.294 104.432 649.135 649.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.001024 4096 115 2525 12096 3.25427 115.425 104.512 223.245 223.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 3.2e-05 4096 200 6025 286720 10081.6 2447.12 7975.58 73949.8 94461.5 94467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000512 512 450 325 33152 1.15507 0.829056 5.77168 26.1489 34.0044 34.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 6.4e-05 512 290 1625 229376 16.4266 6.56282 207.361 202.344 432.907 433.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 0.000128 512 230 250 132608 6.25267 3.40061 19.2688 103.727 132.807 132.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000512 2048 480 6900 30016 2.8672 3.44426 347.061 104.148 457.593 457.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.001024 4096 115 2525 12240 3.25427 162.22 104.64 270.171 270.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 3.2e-05 4096 200 6025 284160 9392.17 2275.67 11599.1 68630.7 91904.7 91910.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000512 512 450 325 34080 1.1495 0.83104 8.63846 26.2947 37.0118 37.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 6.4e-05 512 290 1625 238080 16.5173 6.62838 318.211 206.222 547.797 547.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 0.000128 512 230 250 134400 6.31008 3.41622 28.6609 104.513 143.057 143.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000512 2048 480 6900 30480 2.89587 3.46813 520.796 104.722 631.955 632.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.001024 4096 115 2525 12000 3.24144 113.31 104.064 220.667 220.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 3.2e-05 4096 200 6025 284160 9391.09 2274.37 7621.29 68711.8 88005.5 88011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000512 512 450 325 33600 1.1448 0.821248 5.7889 26.0724 33.9252 34.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 6.4e-05 512 290 1625 230400 17.1014 6.62733 206.753 206.442 437.144 437.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 0.000128 512 230 250 130560 6.31344 3.39962 18.7071 103.381 131.951 132.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000512 2048 480 6900 29760 2.86278 3.42093 339.494 103.83 449.68 449.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.001024 4096 115 2525 12160 3.25094 151.564 104.342 259.207 259.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 3.2e-05 4096 200 6025 286720 6064.17 1484.73 11186.5 44840.3 63580.3 63584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000512 512 450 325 34304 1.1487 0.83376 8.22595 26.3434 36.65 36.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 6.4e-05 512 290 1625 245760 16.3847 6.7071 313.527 209.156 545.985 546.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 0.000128 512 230 250 135168 6.27181 3.40992 27.5919 104.694 142.124 142.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000512 2048 480 6900 30464 2.88819 3.48355 496.615 104.925 607.986 608.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 0.001024 4096 115 2525 12032 3.2505 115.898 104.268 223.471 223.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 3.2e-05 4096 200 6025 286720 8810.51 2141.18 7688.81 64659.3 83306.4 83311.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000512 512 450 325 32768 1.13664 0.810496 5.70643 25.7254 33.4773 33.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 6.4e-05 512 290 1625 245760 16.3902 6.70771 223.058 209.098 455.467 455.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 0.000128 512 230 250 135168 6.27501 3.41235 19.6152 104.709 134.167 134.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000512 2048 480 6900 29696 2.8616 3.43222 345.131 103.815 455.315 455.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.001024 4096 115 2528 12352 3.26211 121.412 104.911 229.637 229.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 3.2e-05 4096 200 6048 288768 6058.82 1484.85 8219.95 44838.9 60606.9 60610.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000512 512 450 352 33792 1.14781 0.829408 6.24323 26.2823 34.6005 34.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 6.4e-05 512 290 1632 245760 16.3687 6.71334 227.406 209.117 459.823 459.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1360 0.000128 512 230 256 135680 6.28454 3.40966 31.6706 104.99 146.51 146.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.000512 2048 480 6912 30720 2.90045 3.47539 367.142 104.849 478.438 478.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 0.001024 4096 115 2528 12288 3.25946 81.5124 104.738 189.562 189.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 3.2e-05 4096 200 6048 288768 6063.72 1485.18 5309.87 44856.4 57719.8 57723.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000512 512 450 352 33792 1.15376 0.832832 9.34989 26.3082 37.7429 37.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 6.4e-05 512 290 1632 245760 16.3803 6.7072 147.183 209.136 379.624 379.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1360 0.000128 512 230 256 135168 6.27107 3.40957 34.6566 104.667 149.164 149.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.000512 2048 480 6912 30592 2.88762 3.47098 235.118 104.765 346.313 346.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.001024 4096 115 2528 12360 3.26662 122.348 104.901 230.569 230.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 3.2e-05 4096 200 6048 289280 5823.31 1426.87 8431.79 42935.3 58628.7 58632.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000512 512 450 352 33760 1.15216 0.830912 6.39654 26.2468 34.7246 34.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 6.4e-05 512 290 1632 248320 16.3405 6.7328 236.526 209.607 469.421 469.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 0.000128 512 230 256 135680 6.30032 3.41843 21.291 104.893 136.058 136.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000512 2048 480 6912 30640 2.90003 3.47571 373.493 104.726 484.671 484.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.001024 4096 115 2528 12320 3.26858 87.0717 104.896 195.287 195.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 3.2e-05 4096 200 6048 289280 5810.67 1425.53 5458.83 42954.6 55653.8 55657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000512 512 450 352 33600 1.14934 0.825568 4.20266 26.1646 32.4442 32.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 6.4e-05 512 290 1632 245760 16.5128 6.72704 152.64 209.634 385.724 385.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1360 0.000128 512 230 256 135680 6.29475 3.41658 31.5696 104.92 146.359 146.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000512 2048 480 6912 30560 2.88358 3.48698 241.238 104.625 352.306 352.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.001024 4096 115 2528 12336 3.26246 131.347 104.817 239.477 239.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 3.2e-05 4096 200 6048 287232 6824.29 1667.28 9068.03 50284.8 67849.3 67853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000512 512 450 352 33792 1.15616 0.830368 6.96192 26.3127 35.3745 35.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 6.4e-05 512 290 1632 245760 16.2383 6.69184 251.354 208.24 482.728 482.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 0.000128 512 230 256 135168 6.28659 3.4168 22.3062 104.725 136.89 137.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000512 2048 480 6912 30720 2.88768 3.49286 405.497 104.791 516.74 516.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.001024 4096 115 2528 12288 3.26656 90.532 104.801 198.657 198.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 3.2e-05 4096 200 6048 285696 7856.34 1912.46 5803.32 57766.2 73348.7 73353.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000512 512 450 352 33408 1.15555 0.827328 4.57731 26.2086 32.8715 32.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 6.4e-05 512 290 1632 239616 16.3372 6.61894 159.182 206.198 388.545 388.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 0.000128 512 230 256 133632 6.28941 3.404 15.7218 104.233 129.803 129.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000512 2048 480 6912 30528 2.8713 3.45696 258.29 104.395 369.085 369.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.001024 4096 115 2528 12320 3.26045 128.837 104.87 237.022 237.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 3.2e-05 4096 200 6048 286720 6848.15 1672.56 8891.4 50403.6 67820.7 67824.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000512 512 450 352 33824 1.15744 0.833664 6.88106 26.3412 35.3271 35.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 6.4e-05 512 290 1632 247296 16.3708 6.72797 249.615 209.468 482.395 482.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 0.000128 512 230 256 135296 6.30176 3.42003 22.0406 104.834 136.753 136.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000512 2048 480 6912 30688 2.90029 3.47955 398.523 104.909 509.885 509.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.001024 4096 115 2528 12208 3.25222 88.3466 104.554 196.206 196.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 3.2e-05 4096 200 6048 286720 6838.26 1671.21 5747.07 50437.9 64738.9 64742.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000512 512 450 352 33152 1.15197 0.819808 4.45216 26.0732 32.6156 32.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 6.4e-05 512 290 1632 243712 16.1678 6.6415 158.693 207.078 388.791 388.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 0.000128 512 230 256 134400 6.33245 3.41395 14.432 104.858 129.19 129.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000512 2048 480 6912 30464 2.87539 3.45776 253.886 104.449 364.74 364.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.001024 4096 115 2528 12096 3.24893 77.2314 104.244 184.777 184.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 3.2e-05 4096 200 6048 284928 13482.8 3251.11 4736.49 97949.8 119430 119438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000512 512 450 352 32928 1.1527 0.817312 3.77219 25.9604 31.7967 31.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 6.4e-05 512 290 1632 247296 16.3797 6.72739 132.869 209.497 365.686 365.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 0.000128 512 230 256 134400 6.34323 3.4184 13.2497 104.882 128.05 128.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000512 2048 480 6912 30240 2.87962 3.44598 206.839 104.288 317.523 317.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.001024 4096 115 2528 12288 3.25658 129.024 104.727 237.061 237.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 3.2e-05 4096 200 6048 288768 6064.96 1485.11 8926.88 44863.5 61345 61348.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000512 512 450 352 33792 1.15267 0.829792 7.0281 26.3005 35.412 35.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 6.4e-05 512 290 1632 245760 16.3985 6.70608 239.831 209.11 472.261 472.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 0.000128 512 230 256 135168 6.26726 3.41245 22.508 104.65 136.998 137.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000512 2048 480 6912 30592 2.88534 3.47027 384.119 104.749 495.295 495.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.001024 4096 115 2528 12160 3.25142 93.8967 104.271 201.47 201.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 3.2e-05 4096 200 6048 286720 6063.38 1484.72 5910.14 44796.4 58259.2 58263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000512 512 450 352 33792 1.15712 0.831808 4.83526 26.3166 33.2391 33.3339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 6.4e-05 512 290 1632 245760 16.3865 6.7031 154.844 208.928 387.082 387.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 0.000128 512 230 256 135168 6.27222 3.41184 15.5338 104.581 129.959 130.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000512 2048 480 6912 30464 2.89056 3.48653 244.939 104.807 356.198 356.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.001024 4096 115 2528 12096 3.25222 78.4842 104.302 186.089 186.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 3.2e-05 4096 200 6048 282624 11641.2 2814.29 4902.39 84958.9 104325 104332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000512 512 450 352 33024 1.14918 0.8192 4.02832 26.0239 32.1233 32.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 6.4e-05 512 290 1632 233472 16.8344 6.61526 123.477 206.293 353.427 353.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 0.000128 512 230 256 132096 6.236 3.39763 12.8304 103.285 125.903 126.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000512 2048 480 6912 30336 2.8841 3.46707 204.556 104.667 315.649 315.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.001024 4096 115 2528 12312 3.2625 177.762 104.809 285.889 285.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 3.2e-05 4096 200 6048 288000 6339.51 1550.31 12926.8 46705.7 67535.2 67539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000512 512 450 352 33696 1.15718 0.830176 9.95654 26.2642 38.3069 38.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 6.4e-05 512 290 1632 244224 16.2286 6.66422 354.996 207.219 585.323 585.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 0.000128 512 230 256 134784 6.29062 3.41747 31.6561 104.486 146.003 146.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000512 2048 480 6912 30528 2.89258 3.4857 571.614 104.596 682.66 682.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.001024 4096 115 2528 12240 3.26077 119.871 104.828 228.01 228.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 3.2e-05 4096 200 6048 285696 7821.68 1904.74 8254.48 57518.3 75504.9 75509.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000512 512 450 352 33408 1.15104 0.82512 6.48125 26.127 34.6849 34.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 6.4e-05 512 290 1632 239616 16.0521 6.59661 228.374 204.217 455.45 455.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 0.000128 512 230 256 133632 6.23011 3.40992 20.6406 103.779 134.211 134.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000512 2048 480 6912 30528 2.88768 3.47488 366.61 104.806 477.849 477.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 0.001024 4096 115 2528 12096 3.25539 102.117 104.51 209.937 209.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 3.2e-05 4096 200 6048 283392 10432 2521.99 6763.22 76134.8 95859.6 95865.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000512 512 450 352 32832 1.14176 0.810528 5.42794 25.8021 33.2804 33.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 6.4e-05 512 290 1632 235008 16.4417 6.58227 185.935 204.401 413.57 413.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 0.000128 512 230 256 134784 6.31264 3.41811 17.3947 104.671 131.953 132.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000512 2048 480 6912 29808 2.87274 3.42291 296.165 103.913 406.45 406.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.001024 4096 115 2528 12320 3.26602 168.567 104.91 276.795 276.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 3.2e-05 4096 200 6048 289280 5810.54 1425.53 12165.7 43035.2 62462.7 62466.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000512 512 450 352 33600 1.15008 0.825344 9.41856 26.1654 37.6609 37.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 6.4e-05 512 290 1632 245760 16.4974 6.72 337.203 209.668 570.298 570.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 0.000128 512 230 256 135680 6.28778 3.41744 30.1452 104.936 144.943 145.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000512 2048 480 6912 30560 2.88358 3.46986 535.403 104.637 646.469 646.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.001024 4096 115 2528 12160 3.25222 119.814 104.565 227.682 227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 3.2e-05 4096 200 6048 286720 7105.34 1733.79 8132.07 52382 69358.4 69362.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000512 512 450 352 33280 1.14723 0.817568 6.3767 26.0214 34.4608 34.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 6.4e-05 512 290 1632 235520 16.6448 6.63635 215.074 206.452 445.021 445.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 0.000128 512 230 256 133120 6.18317 3.39459 19.9469 103.353 133.038 133.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000512 2048 480 6912 30400 2.86406 3.45334 357.798 104.502 468.691 468.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.001024 4096 115 2528 12000 3.24813 99.5779 104.129 207.017 207.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 3.2e-05 4096 200 6048 284160 9379.75 2274.48 6713.21 68700.9 87075.3 87081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000512 512 450 352 32640 1.15242 0.820096 5.324 26.0781 33.4753 33.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 6.4e-05 512 290 1632 230400 17.0935 6.62733 177.539 206.479 407.949 408.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 0.000128 512 230 256 130560 6.30883 3.40182 16.4671 103.398 129.732 129.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000512 2048 480 6912 29760 2.85696 3.41629 293.952 103.844 404.143 404.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.001024 4096 115 2528 12288 3.26154 158.865 104.901 267.084 267.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 3.2e-05 4096 200 6048 285696 7867.14 1912.35 11362.6 57836.9 78988.5 78993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000512 512 450 352 33408 1.15702 0.8256 8.82794 26.2362 37.15 37.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 6.4e-05 512 290 1632 239616 16.344 6.61914 312.292 206.39 541.865 542.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 0.000128 512 230 256 133632 6.28291 3.40378 28.1527 104.33 142.325 142.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000512 2048 480 6912 30528 2.87222 3.45843 506.887 104.489 617.782 617.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.001024 4096 115 2528 12096 3.24995 111.042 104.294 218.638 218.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 3.2e-05 4096 200 6048 282624 11642.9 2814.13 7406.35 84960.7 106833 106839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000512 512 450 352 33024 1.15398 0.8192 5.81043 26.0202 33.9054 34.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 6.4e-05 512 290 1632 233472 16.8405 6.61722 200.332 206.276 430.275 430.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 0.000128 512 230 256 132096 6.23581 3.39763 18.5362 103.279 131.603 131.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000512 2048 480 6912 30336 2.88154 3.4857 330.311 104.661 441.417 441.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 0.001024 4096 115 2528 12096 3.26451 98.8324 104.83 206.979 207.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.001024 4096 115 2528 12300 3.264 158.208 104.914 266.437 266.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 3.2e-05 4096 200 6048 288000 7588.53 1846.36 11305.3 55646.2 76392.3 76397.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000512 512 450 352 33600 1.15757 0.831488 8.72112 26.2311 37.0411 37.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 6.4e-05 512 290 1632 243200 16.131 6.63427 310.788 206.244 540.017 540.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 0.000128 512 230 256 134400 6.28944 3.41955 27.9049 104.309 142.083 142.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000512 2048 480 6912 30400 2.89178 3.46208 496.642 104.471 607.54 607.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.001024 4096 115 2528 12200 3.26362 115.71 104.968 223.995 224.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 3.2e-05 4096 200 6048 281600 11209.1 2706.59 7633.79 81683.3 103241 103247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000512 512 450 352 32800 1.15021 0.818528 5.99763 26.0444 34.1136 34.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 6.4e-05 512 290 1632 243200 16.1368 6.63347 218.786 206.426 448.193 448.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 0.000128 512 230 256 131200 6.29853 3.40192 19.2275 103.357 132.44 132.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000512 2048 480 6912 30400 2.89005 3.47462 347.837 104.8 459.073 459.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 0.001024 4096 115 2528 12000 3.25293 98.904 104.36 206.572 206.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 3.2e-05 4096 200 6048 288000 7591.91 1846.77 6679.98 55672 71796.4 71801.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000512 512 450 352 32400 1.15914 0.82352 5.21494 26.094 33.3943 33.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 6.4e-05 512 290 1632 230400 17.1528 6.64163 172.228 206.348 402.588 402.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 0.000128 512 230 256 129600 6.37405 3.40342 16.0909 103.347 129.375 129.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000512 2048 480 6912 30000 2.88061 3.43661 284.999 103.924 395.314 395.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.001024 4096 115 2528 12208 3.25091 154.168 104.555 262.025 262.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 3.2e-05 4096 200 6048 286720 6851.69 1671.23 10972 50437 69937 69941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000512 512 450 352 33152 1.15088 0.841728 8.44464 26.0751 36.61 36.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 6.4e-05 512 290 1632 243712 16.1638 6.64541 304.444 207.144 534.609 534.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 0.000128 512 230 256 134400 6.3264 3.41197 27.1599 104.855 141.905 142.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000512 2048 480 6912 30464 2.87002 3.45498 489.095 104.448 599.938 600.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 0.001024 4096 115 2528 12096 3.25309 111.226 105.493 220.026 220.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 3.2e-05 4096 200 6048 286720 10080.5 2447.14 7540.48 74610.4 94685.9 94692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000512 512 450 352 33152 1.15536 0.82576 6.0048 26.3821 34.4667 34.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 6.4e-05 512 290 1632 229376 16.4457 6.56678 200.318 204.161 427.704 427.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 0.000128 512 230 256 132608 6.25213 3.39555 18.9445 104.655 133.4 133.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000512 2048 480 6912 30016 2.8696 3.44173 336.839 105.081 448.303 448.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 0.001024 4096 115 2528 11760 3.21331 95.4133 103.266 201.943 201.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.001024 4096 115 2528 12240 3.25837 153.087 104.704 261.1 261.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 3.2e-05 4096 200 6048 284160 9391.04 2275.43 10619.1 68642 90934.4 90939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000512 512 450 352 33600 1.15712 0.835584 8.52451 26.3032 36.9179 37.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 6.4e-05 512 290 1632 238080 16.519 6.63459 287.129 206.262 516.768 516.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 0.000128 512 230 256 134400 6.3095 3.42064 26.7002 104.536 141.123 141.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000512 2048 480 6912 30480 2.89888 3.47754 477.358 104.743 588.548 588.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.001024 4096 115 2528 12000 3.24774 111.706 104.138 219.142 219.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 3.2e-05 4096 200 6048 284160 9379.81 2274.14 7682.41 68721 88064.2 88069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000512 512 450 352 32640 1.15312 0.823296 5.83453 26.0778 33.9874 34.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 6.4e-05 512 290 1632 230400 17.1071 6.62365 200.66 206.506 431.111 431.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 0.000128 512 230 256 130560 6.31174 3.39763 18.341 103.415 131.622 131.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000512 2048 480 6912 29760 2.85901 3.41853 332.467 103.852 442.671 442.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 0.001024 4096 115 2528 11880 3.24806 97.0928 104.038 204.431 204.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.001024 4096 115 2528 12160 3.25018 150.217 104.374 257.894 257.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 3.2e-05 4096 200 6048 286720 6063.58 1484.7 10805.2 44845.7 63203.7 63207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000512 512 450 352 33792 1.1553 0.831616 8.33494 26.3414 36.7591 36.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 6.4e-05 512 290 1632 245760 16.3825 6.70694 300.494 209.133 532.929 533.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 0.000128 512 230 256 135168 6.25933 3.41197 26.7996 104.684 141.304 141.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000512 2048 480 6912 30464 2.88666 3.48157 478.19 104.904 589.538 589.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 0.001024 4096 115 2528 12032 3.25222 110.293 104.294 217.893 217.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 3.2e-05 4096 200 6048 286720 8810.46 2141.03 7380.71 64653.2 82991.9 82997.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000512 512 450 352 32768 1.13923 0.809856 5.66794 25.7235 33.4427 33.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 6.4e-05 512 290 1632 245760 16.4 6.71059 205.501 209.066 437.894 438.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 0.000128 512 230 256 135168 6.27933 3.41418 18.3609 104.694 132.908 133.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000512 2048 480 6912 29696 2.85635 3.42714 316.842 103.802 427.001 427.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 0.001024 4096 115 2528 11904 3.2497 98.6706 104.381 206.354 206.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.001024 4096 115 2520 12384 3.26854 122.171 104.954 230.446 230.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 3.2e-05 4096 200 6040 286720 7104.02 1733.83 8309.39 52357.7 69510.1 69514.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000512 512 450 360 34048 1.14822 0.831552 6.43286 26.2806 34.7908 34.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 6.4e-05 512 290 1640 245760 16.376 6.72768 233.582 209.095 465.989 466.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1360 0.000128 512 230 280 134656 6.32218 3.41002 34.9807 104.975 149.852 149.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.000512 2048 480 6920 30656 2.88528 3.47411 372.624 104.838 483.893 483.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.001024 4096 115 2520 12352 3.2696 86.5247 104.834 194.681 194.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 3.2e-05 4096 200 6040 286720 7112.22 1733.73 5397.74 52295.9 66544.8 66548.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000512 512 450 360 34048 1.15242 0.831488 4.26973 26.2779 32.6308 32.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 6.4e-05 512 290 1640 245760 16.3826 6.73526 151.437 208.888 383.652 383.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1360 0.000128 512 230 280 134144 6.33142 3.40957 33.3327 104.538 147.772 147.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.000512 2048 480 6920 30592 2.88381 3.46909 240.511 104.634 351.572 351.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.001024 4096 115 2520 12360 3.26224 137.13 104.967 245.414 245.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 3.2e-05 4096 200 6040 286720 7122.03 1738.27 9522.89 52366.1 70754.6 70758.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000512 512 450 360 34080 1.15142 0.82944 7.37693 26.264 35.7198 35.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 6.4e-05 512 290 1640 245760 16.528 6.7464 263.756 209.808 497.051 497.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 0.000128 512 230 280 135040 6.32563 3.41821 26.3865 104.992 141.281 141.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000512 2048 480 6920 30640 2.8999 3.46861 420.991 104.827 532.26 532.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.001024 4096 115 2520 12320 3.26202 94.254 104.778 202.347 202.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 3.2e-05 4096 200 6040 286720 7115.36 1736.39 6058.78 52316.7 67232.5 67236.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000512 512 450 360 33920 1.14941 0.828768 4.86544 26.1627 33.1056 33.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 6.4e-05 512 290 1640 245760 16.491 6.74621 170.219 209.637 403.31 403.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1360 0.000128 512 230 280 134400 6.32918 3.41446 17.6449 104.92 132.473 132.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000512 2048 480 6920 30560 2.88547 3.46522 268.405 104.616 379.447 379.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.001024 4096 115 2520 12240 3.25635 79.5857 105.57 188.465 188.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 3.2e-05 4096 200 6040 284160 9400.2 2275.49 4963.99 69329.8 85976.3 85982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000512 512 450 360 34080 1.15952 0.827904 4.12253 26.55 32.7597 32.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 6.4e-05 512 290 1640 238080 16.5355 6.63142 136.153 208.205 367.734 367.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1360 0.000128 512 230 280 134400 6.3199 3.41459 37.7877 105.521 153.199 153.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.000512 2048 480 6920 30480 2.89382 3.47526 219.777 105.73 331.95 332.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.001024 4096 115 2520 12336 3.26371 126.724 104.711 234.754 234.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 3.2e-05 4096 200 6040 285696 6887.58 1676 8709.21 50548.7 67844.9 67849.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000512 512 450 360 34176 1.15293 0.833344 6.77232 26.3179 35.1923 35.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 6.4e-05 512 290 1640 245760 16.2566 6.68554 244.892 208.273 476.326 476.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 0.000128 512 230 280 134400 6.32909 3.41955 23.2122 104.75 137.868 137.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000512 2048 480 6920 30624 2.89162 3.47446 390.855 104.807 502.106 502.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 0.001024 4096 115 2520 12288 3.26502 88.1588 104.697 196.172 196.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 3.2e-05 4096 200 6040 285696 7856.28 1912.17 5755.44 57748.8 73278.6 73283.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000512 512 450 360 33792 1.15507 0.830944 4.49603 26.214 32.7954 32.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 6.4e-05 512 290 1640 239616 16.3549 6.62118 155.513 206.215 384.92 385.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 0.000128 512 230 280 133632 6.28627 3.40787 15.4113 104.244 129.51 129.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.000512 2048 480 6920 30336 2.87757 3.46122 252.668 104.4 363.478 363.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 0.001024 4096 115 2520 12240 3.26042 76.6571 104.791 184.763 184.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 3.2e-05 4096 200 6040 281088 15565.4 3748.59 4701.35 113249 137275 137285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000512 512 450 360 33408 1.15213 0.827008 3.7679 26.1407 31.9835 32.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 6.4e-05 512 290 1640 239616 16.0454 6.58096 130.231 204.386 357.455 357.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 0.000128 512 230 280 131328 6.31805 3.41187 13.771 103.857 127.512 127.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000512 2048 480 6920 30528 2.88726 3.46832 210.082 104.891 321.399 321.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.001024 4096 115 2520 12320 3.25427 170.449 104.638 278.393 278.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 3.2e-05 4096 200 6040 284928 8160.3 1982.64 12427.3 59664.8 82241 82245.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000512 512 450 360 34048 1.15744 0.833536 9.71344 26.3166 38.12 38.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 6.4e-05 512 290 1640 247296 16.3695 6.73021 348.051 209.249 580.62 580.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 0.000128 512 230 280 134400 6.35114 3.43491 33.4756 104.721 148.139 148.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000512 2048 480 6920 30576 2.89613 3.4705 557.726 104.798 668.964 669.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 0.001024 4096 115 2520 12208 3.25226 112.3 104.44 220.042 220.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 3.2e-05 4096 200 6040 283136 10225.7 2476 7806.47 74667.1 95182.6 95188.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000512 512 450 360 33600 1.14166 0.820096 6.2375 26.0727 34.3703 34.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 6.4e-05 512 290 1640 243712 16.1779 6.63923 220.737 207.078 450.845 451.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 0.000128 512 230 280 134400 6.3327 3.41366 21.6344 104.856 136.391 136.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000512 2048 480 6920 30240 2.87539 3.45907 346.656 104.449 457.509 457.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 0.001024 4096 115 2520 12096 3.24602 95.6014 104.038 202.939 202.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 3.2e-05 4096 200 6040 284928 13481.5 3250.75 6410.43 97860.7 121013 121021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000512 512 450 360 32928 1.15373 0.820896 5.04266 25.9412 33.0583 33.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 6.4e-05 512 290 1640 247296 16.3684 6.73136 183.306 209.322 415.945 416.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 0.000128 512 230 280 134400 6.34666 3.436 17.7682 104.792 132.498 132.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000512 2048 480 6920 30240 2.87712 3.44883 282.274 104.197 392.87 392.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.001024 4096 115 2520 12352 3.26672 162.436 104.862 270.618 270.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 3.2e-05 4096 200 6040 286720 7110.83 1733.86 11603.1 52317.5 72770.6 72774.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000512 512 450 360 34048 1.15085 0.831616 9.09677 26.2798 37.4595 37.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 6.4e-05 512 290 1640 245760 16.3791 6.71334 323.373 208.938 555.626 555.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 0.000128 512 230 280 134144 6.32269 3.41149 31.3702 104.565 145.825 145.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000512 2048 480 6920 30592 2.88237 3.4687 512.322 104.657 623.402 623.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 0.001024 4096 115 2520 12288 3.2705 109.335 104.862 217.522 217.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 3.2e-05 4096 200 6040 282624 8933.69 2166.63 7182 65381.6 83670.5 83675.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000512 512 450 360 33792 1.15677 0.833536 5.86544 26.3208 34.2746 34.3675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 6.4e-05 512 290 1640 245760 16.3908 6.70925 201.285 208.972 433.569 433.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 0.000128 512 230 280 133120 6.35606 3.40986 20.2796 104.608 134.814 134.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000512 2048 480 6920 30464 2.88973 3.4816 311.257 104.831 422.533 422.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 0.001024 4096 115 2520 12096 3.24957 90.3669 104.283 197.954 198.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 3.2e-05 4096 200 6040 282624 11642.1 2814.62 5996.65 85035.4 105498 105505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000512 512 450 360 33024 1.15053 0.81952 4.79491 26.0505 32.9211 33.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 6.4e-05 512 290 1640 233472 16.8347 6.61709 155.236 206.474 385.371 385.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 0.000128 512 230 280 132096 6.23107 3.39581 16.5011 103.377 129.66 129.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000512 2048 480 6920 30336 2.88768 3.48995 256.282 104.763 367.496 367.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.001024 4096 115 2520 12312 3.2647 165.018 104.77 273.106 273.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 3.2e-05 4096 200 6040 285696 7908.19 1922.52 11872.1 57914.7 79623.4 79628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000512 512 450 360 33984 1.15866 0.829568 9.40678 26.2872 37.7808 37.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 6.4e-05 512 290 1640 244224 16.2255 6.66426 334.979 207.371 565.457 565.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 0.000128 512 230 280 133632 6.33584 3.42368 32.242 104.559 146.71 146.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000512 2048 480 6920 30528 2.89347 3.46768 530.858 104.673 641.966 642.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 0.001024 4096 115 2520 12240 3.26029 114.412 105.719 223.445 223.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 3.2e-05 4096 200 6040 281088 15565.4 3748.65 7814.66 114248 141389 141398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000512 512 450 360 33408 1.15392 0.8264 6.09283 26.3723 34.5455 34.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 6.4e-05 512 290 1640 239616 16.0553 6.57613 212.469 206.178 441.489 441.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 0.000128 512 230 280 131328 6.32886 3.42134 20.7175 104.776 135.402 135.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000512 2048 480 6920 30528 2.89206 3.47174 344.868 105.816 457.123 457.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 0.001024 4096 115 2520 12096 3.24832 102.743 104.295 210.34 210.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 3.2e-05 4096 200 6040 283392 10432.5 2522.09 6940.66 76060.5 95963.5 95969.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000512 512 450 360 32832 1.14838 0.813184 5.51968 25.7781 33.3608 33.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 6.4e-05 512 290 1640 235008 16.4324 6.58432 183.284 204.215 410.739 410.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 0.000128 512 230 280 131328 6.43277 3.41811 18.3627 104.574 132.942 133.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000512 2048 480 6920 29808 2.86771 3.4281 298.511 103.817 408.697 408.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 0.001024 4096 115 2520 12096 3.26451 93.4621 104.779 201.563 201.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.001024 4096 115 2520 12320 3.26861 157.921 104.779 266.021 266.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 3.2e-05 4096 200 6040 286720 7116.03 1736.33 11210.3 52307.3 72375.1 72379.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000512 512 450 360 33920 1.14736 0.825184 8.89712 26.161 37.1279 37.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 6.4e-05 512 290 1640 245760 16.4999 6.73075 314.331 209.679 547.45 547.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 0.000128 512 230 280 134400 6.3447 3.41811 30.329 104.917 145.162 145.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000512 2048 480 6920 30560 2.88371 3.46774 498.303 104.62 609.349 609.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 0.001024 4096 115 2520 12160 3.25482 112.241 104.444 219.996 220.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 3.2e-05 4096 200 6040 286720 7105.64 1733.86 7645.7 52382 68872.6 68877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000512 512 450 360 33280 1.14541 0.817152 6.02256 26.0223 34.1078 34.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 6.4e-05 512 290 1640 235520 16.6459 6.61578 208.352 206.454 438.283 438.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 0.000128 512 230 280 130560 6.296 3.39574 20.3403 103.357 133.545 133.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000512 2048 480 6920 30400 2.87334 3.45709 339.273 104.502 450.182 450.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 0.001024 4096 115 2520 12000 3.23968 97.5879 103.903 204.783 204.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 3.2e-05 4096 200 6040 284160 9378.56 2274.27 6502.01 68627.8 86789.5 86795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000512 512 450 360 33600 1.14771 0.820768 5.37027 26.0443 33.4828 33.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 6.4e-05 512 290 1640 230400 17.1066 6.62163 170.994 206.261 401.199 401.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 0.000128 512 230 280 130560 6.3192 3.40189 16.9929 103.291 130.16 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000512 2048 480 6920 29760 2.85901 3.41533 279.589 103.734 389.67 389.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 0.001024 4096 115 2520 11840 3.23142 93.244 103.587 200.114 200.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 3.2e-05 4096 200 6040 286720 7119.42 1735.2 6419.33 52414.6 67702 67706.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000512 512 450 360 33280 1.15258 0.824416 5.14758 26.1318 33.3547 33.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 6.4e-05 512 290 1640 225280 17.4858 6.62346 161.643 206.559 392.522 392.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 0.000128 512 230 280 128000 6.39395 3.39693 16.81 103.461 130.218 130.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000512 2048 480 6920 30080 2.8601 3.43834 279.324 104.075 389.767 389.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 0.001024 4096 115 2520 12288 3.26246 149.862 104.781 257.96 258.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 3.2e-05 4096 200 6040 285696 7866.29 1912.12 10676.7 57816 78277.1 78282.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000512 512 450 360 33792 1.15014 0.827264 8.3279 26.2358 36.6395 36.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 6.4e-05 512 290 1640 239616 16.335 6.61517 286.668 206.394 516.231 516.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 0.000128 512 230 280 133632 6.2841 3.4041 28.42 104.329 142.597 142.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000512 2048 480 6920 30336 2.87334 3.45939 469.536 104.492 580.436 580.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 0.001024 4096 115 2520 12096 3.25123 108.731 104.277 216.315 216.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 3.2e-05 4096 200 6040 282624 11642.9 2814.45 7488.13 85035.6 106990 106997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000512 512 450 360 33024 1.15066 0.821024 5.88016 26.0456 33.9962 34.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 6.4e-05 512 290 1640 233472 16.8437 6.61709 200.71 206.466 430.849 431.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 0.000128 512 230 280 132096 6.24346 3.40403 20.1861 103.379 133.369 133.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000512 2048 480 6920 30336 2.89142 3.48602 334.543 104.759 445.752 445.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 0.001024 4096 115 2520 12096 3.26042 95.294 104.71 203.322 203.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 0.001024 4096 115 2520 11904 3.25427 87.3449 104.181 194.834 194.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.001024 4096 115 2520 12300 3.26547 153.79 104.96 262.069 262.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 3.2e-05 4096 200 6040 284800 11463.9 2769.05 10911.9 83545 108699 108706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000512 512 450 360 34000 1.15587 0.826912 8.60362 26.2475 36.9415 37.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 6.4e-05 512 290 1640 236800 16.6412 6.63872 297.676 206.366 527.544 527.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 0.000128 512 230 280 132800 6.36198 3.41949 29.4481 104.367 143.761 143.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000512 2048 480 6920 30400 2.89456 3.46726 486.078 104.532 597.046 597.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 0.001024 4096 115 2520 12200 3.26131 113.57 104.781 221.665 221.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 3.2e-05 4096 200 6040 281600 11209.4 2706.87 7497.01 81628.6 103050 103057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000512 512 450 360 33600 1.14835 0.82064 6.02272 26.026 34.1213 34.2144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 6.4e-05 512 290 1640 230400 17.1384 6.63206 197.086 206.288 427.356 427.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 0.000128 512 230 280 131200 6.30461 3.40016 19.9852 103.283 133.124 133.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000512 2048 480 6920 30400 2.89587 3.47389 330.594 104.728 441.764 441.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 0.001024 4096 115 2520 12000 3.24778 99.584 104.345 207.229 207.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 0.001024 4096 115 2520 12000 3.26058 90.4943 104.782 198.591 198.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.001024 4096 115 2544 12320 3.26794 132.063 104.896 240.282 240.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 3.2e-05 4096 200 6048 287744 6572.39 1608.97 9017.62 48560 65772.6 65776.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000512 512 450 336 33792 1.14694 0.829216 6.85318 26.2647 35.1941 35.2853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 6.4e-05 512 290 1632 243712 16.5012 6.73178 249.105 208.947 481.503 481.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1360 0.000128 512 230 288 131584 6.42726 3.40806 38.7228 104.908 153.628 153.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.000512 2048 480 6912 30656 2.88768 3.47398 399.411 104.764 510.611 510.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.001024 4096 115 2544 12288 3.26534 90.028 104.968 198.314 198.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 3.2e-05 4096 200 6048 286720 7116.48 1733.78 5819.19 52418.3 67103.1 67107.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000512 512 450 336 33792 1.15654 0.82944 4.50205 26.3019 32.8886 32.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 6.4e-05 512 290 1632 241664 16.6766 6.7031 159.772 209.107 392.474 392.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1360 0.000128 512 230 288 131072 6.41498 3.40653 36.4023 104.653 151.035 151.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.000512 2048 480 6912 30592 2.88522 3.47482 257.435 104.749 368.615 368.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 0.001024 4096 115 2544 12192 3.25632 76.5809 104.624 184.517 184.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 3.2e-05 4096 200 6048 285696 7856.67 1912.16 4799.79 57803.4 72377.8 72382.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000512 512 450 336 33408 1.15101 0.82944 9.88394 26.2366 38.1978 38.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 6.4e-05 512 290 1632 239616 16.3465 6.62038 130.755 206.386 360.324 360.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1360 0.000128 512 230 288 130560 6.39738 3.4017 42.7252 104.33 157.01 157.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.000512 2048 480 6912 30336 2.87382 3.45498 211.36 104.492 322.257 322.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.001024 4096 115 2544 12280 3.26045 126.455 104.799 234.571 234.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 3.2e-05 4096 200 6048 288000 6344.67 1551.94 8749.64 46751.3 63403.3 63407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000512 512 450 336 33760 1.15571 0.829696 6.57536 26.2631 34.9246 35.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 6.4e-05 512 290 1632 245760 16.5176 6.73533 243.528 209.786 476.783 476.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 0.000128 512 230 288 131200 6.45894 3.41818 23.7843 104.981 138.8 138.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000512 2048 480 6912 30640 2.90202 3.48979 388.84 104.812 500.118 500.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.001024 4096 115 2544 12240 3.25507 88.858 104.782 196.948 197.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 3.2e-05 4096 200 6048 286720 7114.97 1736.39 5742.72 52360.2 66959.5 66963.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000512 512 450 336 33600 1.15306 0.827232 4.46698 26.1818 32.7284 32.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 6.4e-05 512 290 1632 245760 16.4851 6.72304 159.408 209.783 392.612 392.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 0.000128 512 230 288 130560 6.48243 3.41731 16.315 104.993 131.365 131.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000512 2048 480 6912 30560 2.88154 3.46454 254.07 104.694 365.183 365.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.001024 4096 115 2544 12120 3.24432 77.3643 104.375 185.039 185.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 3.2e-05 4096 200 6048 284160 9390.71 2275.83 4696.19 68717.5 85087.2 85093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000512 512 450 336 33600 1.15712 0.834048 3.77706 26.3212 32.1899 32.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 6.4e-05 512 290 1632 238080 16.5214 6.63283 129.155 206.424 358.955 359.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1360 0.000128 512 230 288 130560 6.44832 3.42221 33.1905 104.614 147.834 147.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000512 2048 480 6912 30480 2.89811 3.47306 208.251 104.824 319.52 319.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.001024 4096 115 2544 12288 3.25837 166.833 105.82 275.964 276.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 3.2e-05 4096 200 6048 287232 6823.23 1667.17 12145.5 50782.6 71432 71436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000512 512 450 336 33792 1.15322 0.84992 9.1727 26.5696 37.8455 37.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 6.4e-05 512 290 1632 242688 16.4918 6.68467 330.896 210.281 564.568 564.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 0.000128 512 230 288 131328 6.42189 3.41213 31.984 105.747 147.717 147.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000512 2048 480 6912 30624 2.8961 3.47517 541.342 105.816 653.603 653.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 0.001024 4096 115 2544 12192 3.25562 111.117 104.626 219.053 219.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 3.2e-05 4096 200 6048 285696 7857.35 1912.12 7646.86 57805.6 75227.8 75232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000512 512 450 336 33408 1.15408 0.82832 5.86499 26.2365 34.1808 34.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 6.4e-05 512 290 1632 239616 16.3533 6.6183 211.226 206.386 440.799 440.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 0.000128 512 230 288 130560 6.39251 3.40618 20.4969 104.329 134.779 134.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000512 2048 480 6912 30336 2.87533 3.45859 337.821 104.487 448.715 448.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 0.001024 4096 115 2544 12096 3.25222 94.5488 104.262 202.114 202.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 3.2e-05 4096 200 6048 285696 7820.67 1904.95 6225.71 57496.7 73456 73460.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000512 512 450 336 33408 1.15418 0.825824 4.85734 26.1103 33.0434 33.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 6.4e-05 512 290 1632 230400 16.7452 6.57683 166.318 204.147 394.001 394.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 0.000128 512 230 288 129024 6.39603 3.40992 18.7085 103.739 132.413 132.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000512 2048 480 6912 30528 2.89299 3.47216 275.829 104.77 387.036 387.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 0.001024 4096 115 2544 12096 3.25629 82.1876 104.514 190.01 190.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 3.2e-05 4096 200 6048 282624 11642.9 2814.65 5264.36 84951 104682 104689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000512 512 450 336 33024 1.15168 0.820928 4.12989 26.0136 32.2149 32.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 6.4e-05 512 290 1632 233472 16.8385 6.61811 142.849 206.234 372.76 372.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1360 0.000128 512 230 288 129024 6.34749 3.40112 16.2172 103.256 129.374 129.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000512 2048 480 6912 30336 2.88358 3.49011 231.636 104.637 342.724 342.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.001024 4096 115 2544 12264 3.25654 156.684 104.809 264.803 264.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 3.2e-05 4096 200 6048 286720 6847.44 1672.52 11183.3 50406 70114.3 70118.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000512 512 450 336 33824 1.15766 0.8512 8.64483 26.3441 37.0969 37.1769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 6.4e-05 512 290 1632 243712 16.6353 6.72854 309.214 209.478 542.276 542.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 0.000128 512 230 288 130816 6.46586 3.41334 29.8314 104.832 144.696 144.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000512 2048 480 6912 30688 2.91021 3.48086 500.628 104.911 612.006 612.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 0.001024 4096 115 2544 12208 3.25891 106.594 104.709 214.616 214.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 3.2e-05 4096 200 6048 286720 6837.33 1671.36 7146.37 50363.4 66023.5 66027.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000512 512 450 336 33152 1.15398 0.841728 5.65658 26.0524 33.8012 33.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 6.4e-05 512 290 1632 236544 16.6919 6.64355 198.077 206.91 428.537 428.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 0.000128 512 230 288 130816 6.44637 3.41466 19.9108 104.765 134.695 134.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000512 2048 480 6912 30464 2.87798 3.45498 315.05 104.358 425.817 425.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 0.001024 4096 115 2544 12096 3.25024 90.3232 104.494 198.119 198.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 3.2e-05 4096 200 6048 284928 13481.8 3250.86 5912.56 97961.4 120616 120624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000512 512 450 336 32928 1.15472 0.8192 4.71584 25.9628 32.7497 32.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 6.4e-05 512 290 1632 236544 17.1729 6.72813 160.98 209.53 394.624 394.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 0.000128 512 230 288 129024 6.56182 3.43846 16.0793 104.898 131.132 131.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000512 2048 480 6912 30240 2.88147 3.45238 257.878 104.298 368.581 368.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 0.001024 4096 115 2544 12096 3.25818 81.6708 105.736 190.716 190.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 3.2e-05 4096 200 6048 286720 10079.9 2447.05 5353.93 74610.6 92499 92504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000512 512 450 336 33152 1.15507 0.827936 4.44272 26.3822 32.905 32.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 6.4e-05 512 290 1632 229376 16.452 6.56554 141.076 204.159 368.466 368.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 0.000128 512 230 288 129024 6.38998 3.39763 16.1962 104.66 130.799 130.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000512 2048 480 6912 30016 2.86925 3.44454 231.494 105.078 342.958 343.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.001024 4096 115 2544 12288 3.26829 150.929 104.882 259.13 259.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 3.2e-05 4096 200 6048 286720 7111.18 1733.7 10735.3 52318.6 71904 71908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000512 512 450 336 33792 1.15107 0.828832 8.42918 26.2806 36.7955 36.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 6.4e-05 512 290 1632 241664 16.6704 6.7113 296.561 208.943 529.095 529.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 0.000128 512 230 288 131072 6.41194 3.40787 29.56 104.564 144.103 144.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000512 2048 480 6912 30592 2.88506 3.46931 468.477 104.658 579.564 579.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 0.001024 4096 115 2544 12160 3.25562 104.468 104.644 212.421 212.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 3.2e-05 4096 200 6048 282624 8932.72 2166.32 6903.35 65445.8 83454.6 83459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000512 512 450 336 33792 1.15994 0.832288 5.47808 26.347 33.9157 34.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 6.4e-05 512 290 1632 237568 17.0092 6.71126 186.983 209.182 420.095 420.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 0.000128 512 230 288 131072 6.41277 3.41299 19.2152 104.708 133.899 134.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000512 2048 480 6912 30464 2.88723 3.4857 295.622 104.935 407.001 407.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 0.001024 4096 115 2544 12096 3.25626 89.4976 104.638 197.445 197.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 3.2e-05 4096 200 6048 282624 11642.2 2814.16 5765.9 85038.6 105269 105276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000512 512 450 336 33024 1.15194 0.817568 4.64083 26.0478 32.7559 32.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 6.4e-05 512 290 1632 233472 16.847 6.61504 147.766 206.472 377.913 378.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 0.000128 512 230 288 129024 6.34822 3.40173 15.9857 103.375 129.266 129.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000512 2048 480 6912 30336 2.88173 3.48614 241.655 104.761 352.859 352.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 0.001024 4096 115 2544 12032 3.25523 81.7824 104.631 189.724 189.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.001024 4096 115 2544 12240 3.25485 152.166 104.664 260.137 260.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 3.2e-05 4096 200 6048 288000 6340.86 1550.22 10860 46683 65438.8 65442.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000512 512 450 336 33696 1.15462 0.832704 8.44656 26.2671 36.8181 36.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 6.4e-05 512 290 1632 239616 16.5949 6.6601 294.512 207.226 525.21 525.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 0.000128 512 230 288 130176 6.46672 3.41811 28.5245 104.482 143.045 143.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000512 2048 480 6912 30528 2.89792 3.48499 476.152 104.598 587.206 587.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 0.001024 4096 115 2544 12096 3.24608 109.6 104.358 217.254 217.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 3.2e-05 4096 200 6048 285696 7822.39 1904.87 7522.05 57533.8 74788.9 74793.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000512 512 450 336 33408 1.15642 0.825344 5.77334 26.1396 33.9909 34.0821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 6.4e-05 512 290 1632 230400 16.7382 6.57789 197.37 204.374 425.267 425.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 0.000128 512 230 288 129024 6.39789 3.40765 19.7655 103.835 133.562 133.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000512 2048 480 6912 30528 2.88973 3.4752 330.544 104.867 441.847 441.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 0.001024 4096 115 2544 12096 3.25344 96.2028 104.754 204.262 204.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 3.2e-05 4096 200 6048 283392 10431.2 2521.96 6440.13 76115.7 95516.5 95522.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000512 512 450 336 32832 1.14499 0.810336 5.00851 25.8044 32.868 32.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 6.4e-05 512 290 1632 235008 16.4318 6.58387 170.573 204.403 398.206 398.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 0.000128 512 230 288 127872 6.59107 3.42038 16.901 104.667 131.734 131.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000512 2048 480 6912 29808 2.86746 3.4296 274.97 103.916 385.254 385.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 0.001024 4096 115 2544 11808 3.22784 93.1758 103.505 199.966 200.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.001024 4096 115 2544 12240 3.26304 151.155 104.807 259.279 259.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 3.2e-05 4096 200 6048 286720 7115.7 1736.55 10665.5 52352.4 71875.5 71879.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000512 512 450 336 33600 1.1537 0.82576 8.35562 26.1883 36.6218 36.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 6.4e-05 512 290 1632 245760 16.4855 6.72038 295.124 209.837 528.38 528.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 0.000128 512 230 288 130560 6.47587 3.4119 28.1837 105.019 143.247 143.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000512 2048 480 6912 30560 2.88656 3.46688 472.378 104.72 583.526 583.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 0.001024 4096 115 2544 12160 3.25987 111.436 104.795 219.543 219.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 3.2e-05 4096 200 6048 286720 7105.66 1733.8 7672.6 52376.7 68894 68898.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000512 512 450 336 33280 1.14461 0.8192 5.90899 26.0207 33.9936 34.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 6.4e-05 512 290 1632 235520 16.6479 6.61709 203.812 206.43 433.719 433.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 0.000128 512 230 288 128000 6.38387 3.39738 19.9311 103.351 133.218 133.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000512 2048 480 6912 30400 2.87312 3.45584 336.692 104.488 447.582 447.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 0.001024 4096 115 2544 12000 3.24608 96.8622 104.296 204.458 204.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 3.2e-05 4096 200 6048 284160 9378.84 2274.18 6394 68665.7 86719.6 86724.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000512 512 450 336 32640 1.15667 0.823392 4.6312 26.0569 32.7668 32.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 6.4e-05 512 290 1632 230400 17.0902 6.628 166.893 206.345 397.174 397.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 0.000128 512 230 288 126720 6.45107 3.40214 16.345 103.328 129.683 129.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000512 2048 480 6912 29760 2.85901 3.42016 273.177 103.777 383.307 383.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 0.001024 4096 115 2544 11840 3.24115 89.6628 103.852 196.807 196.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.001024 4096 115 2550 12288 3.26614 135.297 104.887 243.504 243.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 3.2e-05 4096 200 6050 288768 6055.15 1484.99 9527.1 44843 61914.7 61918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000512 512 450 350 33536 1.15018 0.833152 7.37488 26.2805 35.7383 35.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 6.4e-05 512 290 1650 241664 16.6608 6.71363 258.217 209.091 490.898 491.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1360 0.000128 512 230 250 131072 6.45158 3.41392 35.1735 104.974 150.174 150.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.000512 2048 480 6900 30656 2.88666 3.47306 421.986 104.837 533.256 533.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.001024 4096 115 2550 12224 3.25696 94.14 104.622 202.073 202.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 3.2e-05 4096 200 6050 288768 6062.3 1485.02 6084.76 44811.8 58448.3 58451.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000512 512 450 350 33536 1.15616 0.829664 4.81059 26.2801 33.1748 33.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 6.4e-05 512 290 1650 241664 16.6675 6.70746 167.388 208.919 399.898 400.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1360 0.000128 512 230 250 130048 6.46502 3.40989 32.7746 104.56 147.368 147.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.000512 2048 480 6900 30592 2.8832 3.46835 266.435 104.654 377.513 377.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 0.001024 4096 115 2550 12192 3.26035 79.9073 104.642 187.861 187.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 3.2e-05 4096 200 6050 285696 7856.33 1912.29 4964.85 57757.9 72497.1 72501.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000512 512 450 350 33408 1.15894 0.82752 10.4003 26.2187 38.7051 38.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 6.4e-05 512 290 1650 233472 16.8164 6.61504 133.49 206.241 363.379 363.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1360 0.000128 512 230 250 129024 6.45597 3.40627 38.0695 104.253 152.346 152.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.000512 2048 480 6900 30336 2.87603 3.45533 217.494 104.421 328.32 328.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.001024 4096 115 2550 12280 3.26342 127.427 104.901 235.644 235.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 3.2e-05 4096 200 6050 288000 6344.67 1551.88 8819.19 46748.2 63468.5 63472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000512 512 450 350 33440 1.15616 0.833632 6.8985 26.2659 35.2556 35.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 6.4e-05 512 290 1650 243200 16.7241 6.72934 244.46 209.808 477.931 478.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 0.000128 512 230 250 130560 6.48483 3.42064 21.8423 104.991 136.896 137.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000512 2048 480 6900 30640 2.89952 3.47341 390.782 104.826 502.049 502.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.001024 4096 115 2550 12240 3.26285 87.5923 104.774 195.68 195.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 3.2e-05 4096 200 6050 286720 7115.93 1736.57 5683.64 52307.4 66848.7 66852.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000512 512 450 350 33280 1.15683 0.825856 4.53936 26.1581 32.7779 32.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 6.4e-05 512 290 1650 240640 16.8915 6.72189 156.359 209.58 389.767 389.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 0.000128 512 230 250 130560 6.4841 3.41606 14.9794 104.891 129.927 130.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000512 2048 480 6900 30560 2.88723 3.46963 250.605 104.591 361.626 361.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 0.001024 4096 115 2550 12120 3.25152 77.3336 104.444 185.082 185.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 3.2e-05 4096 200 6050 284160 9390.2 2275.66 4718.84 68679.6 85071.1 85076.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000512 512 450 350 33120 1.16323 0.829984 3.93248 26.3169 32.343 32.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 6.4e-05 512 290 1650 238080 16.5308 6.62982 130.022 206.37 359.767 359.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1360 0.000128 512 230 250 128640 6.56246 3.4184 29.2236 104.593 143.953 144.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000512 2048 480 6900 30480 2.8985 3.47194 209.193 104.802 320.439 320.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 0.001024 4096 115 2550 12160 3.26541 68.5604 104.801 176.679 176.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 3.2e-05 4096 200 6050 286720 14145.2 3416.13 4174.78 103106 124853 124861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000512 512 450 350 32640 1.14605 0.820512 3.29306 25.9978 31.3569 31.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 6.4e-05 512 290 1650 235520 16.6482 6.61299 110.908 206.253 340.636 340.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1360 0.000128 512 230 250 128000 6.38525 3.39558 27.8604 103.259 141.058 141.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.000512 2048 480 6900 30400 2.8728 3.45702 179.512 104.402 290.317 290.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.001024 4096 115 2550 12288 3.27133 164.945 104.973 273.244 273.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 3.2e-05 4096 200 6050 287232 6823.45 1667.23 11977 50327.6 70800.3 70804.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000512 512 450 350 33600 1.15776 0.850624 9.34186 26.3337 37.7844 37.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 6.4e-05 512 290 1650 239616 16.6996 6.69114 323.252 208.421 555.277 555.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 0.000128 512 230 250 130560 6.45235 3.41674 28.5414 104.815 143.385 143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000512 2048 480 6900 30624 2.88918 3.47546 533.747 104.877 645.061 645.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 0.001024 4096 115 2550 12192 3.2583 109.251 104.706 217.265 217.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 3.2e-05 4096 200 6050 285696 7857.07 1912.19 7444.71 57799 75018.6 75023.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000512 512 450 350 33408 1.15264 0.828064 5.93482 26.2328 34.2475 34.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 6.4e-05 512 290 1650 233472 16.8032 6.61299 201.414 206.361 431.406 431.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 0.000128 512 230 250 129024 6.44637 3.40787 18.106 104.32 132.431 132.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000512 2048 480 6900 30336 2.87024 3.45405 328.433 104.478 439.306 439.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 0.001024 4096 115 2550 12096 3.25632 91.5112 104.445 199.266 199.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 3.2e-05 4096 200 6050 285696 7822.37 1904.9 6108.67 57535.2 73377.2 73382.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000512 512 450 350 32832 1.15466 0.824064 4.9329 26.1348 33.1469 33.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 6.4e-05 512 290 1650 230400 16.7377 6.57843 163.035 204.323 390.888 391.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 0.000128 512 230 250 129024 6.39891 3.40992 16.8325 103.834 130.629 130.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000512 2048 480 6900 30528 2.88563 3.47578 270.981 104.861 382.28 382.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 0.001024 4096 115 2550 12096 3.25677 80.8058 104.63 188.746 188.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 3.2e-05 4096 200 6050 282624 11642.5 2814.38 5100.27 84957.5 104523 104531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000512 512 450 350 33024 1.15302 0.819392 4.24714 26.0231 32.3432 32.4414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 6.4e-05 512 290 1650 233472 16.849 6.61453 141.53 206.276 371.486 371.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1360 0.000128 512 230 250 125952 6.47677 3.40176 14.6092 103.278 127.925 128.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000512 2048 480 6900 30336 2.88778 3.49114 229.425 104.663 340.54 340.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.001024 4096 115 2550 12264 3.26246 153.971 104.9 262.183 262.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 3.2e-05 4096 200 6050 286720 6847.39 1672.65 10953.5 50404.4 69883 69886.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000512 512 450 350 33600 1.15888 0.851968 8.79667 26.3435 37.2508 37.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 6.4e-05 512 290 1650 243712 16.6177 6.73382 302.382 209.476 535.42 535.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 0.000128 512 230 250 130816 6.4623 3.41606 26.7737 104.937 141.746 141.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000512 2048 480 6900 30576 2.89792 3.47546 489.026 104.911 600.381 600.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 0.001024 4096 115 2550 12208 3.25917 102.981 104.815 211.109 211.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 3.2e-05 4096 200 6050 286720 6837.81 1671.29 7019.15 50368.8 65902.2 65906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000512 512 450 350 33152 1.15482 0.841408 5.79104 26.0577 33.9414 34.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 6.4e-05 512 290 1650 236544 16.7091 6.64173 196.124 206.94 426.638 426.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 0.000128 512 230 250 130816 6.44483 3.41011 17.8665 104.785 132.66 132.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000512 2048 480 6900 30240 2.87658 3.45523 307.081 104.376 417.862 417.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 0.001024 4096 115 2550 12096 3.25338 88.6105 104.573 196.492 196.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 3.2e-05 4096 200 6050 284928 13481.7 3251.23 5680.78 97949.5 120373 120381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000512 512 450 350 32928 1.15498 0.819712 4.78544 25.9609 32.8172 32.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 6.4e-05 512 290 1650 236544 17.1615 6.72838 158.207 209.501 391.81 391.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 0.000128 512 230 250 129024 6.55946 3.43926 14.4536 104.882 129.487 129.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000512 2048 480 6900 30240 2.8847 3.45702 251.482 104.287 362.183 362.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 0.001024 4096 115 2550 12096 3.264 79.2038 104.979 187.499 187.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 3.2e-05 4096 200 6050 286720 10080.5 2447.02 5151.26 73956.3 91646.2 91652.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000512 512 450 350 33152 1.15254 0.827296 4.49229 26.1528 32.7277 32.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 6.4e-05 512 290 1650 229376 16.4415 6.56998 138.153 202.348 363.728 363.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 0.000128 512 230 250 129024 6.38538 3.39626 14.6988 103.729 128.365 128.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000512 2048 480 6900 30016 2.86794 3.43997 226.287 104.148 336.819 336.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.001024 4096 115 2550 12224 3.25837 150.79 104.63 258.733 258.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 3.2e-05 4096 200 6050 288768 6063.1 1485.11 10846.9 44818.3 63220.1 63223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000512 512 450 350 33536 1.15312 0.830432 8.61709 26.2825 36.9844 37.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 6.4e-05 512 290 1650 241664 16.682 6.7072 299.957 208.941 532.502 532.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 0.000128 512 230 250 130048 6.45178 3.41078 26.6951 104.563 141.278 141.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000512 2048 480 6900 30592 2.88269 3.46746 469.682 104.664 580.771 580.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 0.001024 4096 115 2550 12160 3.25837 105.316 104.73 213.356 213.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 3.2e-05 4096 200 6050 286720 6062.99 1484.75 7034.61 44853.8 59440.7 59444.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000512 512 450 350 33280 1.15334 0.835584 5.63523 26.3472 34.072 34.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 6.4e-05 512 290 1650 237568 16.9949 6.70925 189.101 209.182 422.196 422.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 0.000128 512 230 250 129024 6.51955 3.40992 17.506 104.708 132.298 132.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000512 2048 480 6900 30464 2.89178 3.47712 303.931 104.933 415.307 415.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 0.001024 4096 115 2550 12096 3.2609 91.2188 104.73 199.264 199.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 3.2e-05 4096 200 6050 282624 11643.2 2814.47 5795.16 85039.8 105301 105309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000512 512 450 350 33024 1.15155 0.8192 4.89606 26.0488 33.0148 33.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 6.4e-05 512 290 1650 233472 16.8348 6.61747 154.651 206.468 384.788 384.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 0.000128 512 230 250 125952 6.47533 3.39558 14.6036 103.379 128.008 128.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000512 2048 480 6900 30336 2.88576 3.48461 249.471 104.759 360.677 360.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 0.001024 4096 115 2550 12032 3.26042 83.7755 104.71 191.796 191.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 3.2e-05 4096 200 6050 286720 8810.01 2141.15 5157.71 64706.1 80821.3 80826.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000512 512 450 350 31744 1.14499 0.807456 4.09805 25.7392 31.893 31.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 6.4e-05 512 290 1650 229376 17.6242 6.70858 132.171 209.215 365.934 366.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 0.000128 512 230 250 126976 6.59085 3.41402 13.176 104.77 128.103 128.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000512 2048 480 6900 29696 2.8631 3.4305 213.498 103.874 323.737 323.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 0.001024 4096 115 2550 12240 3.26445 157.631 104.845 265.794 265.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 3.2e-05 4096 200 6050 288000 6340.72 1550.39 11250.8 46729 65875.7 65879.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000512 512 450 350 33408 1.1599 0.8312 8.91536 26.2848 37.3095 37.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 6.4e-05 512 290 1650 239616 16.5837 6.66157 305.93 207.397 536.788 536.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 0.000128 512 230 250 130176 6.4584 3.41974 27.1225 104.568 141.724 141.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000512 2048 480 6900 30528 2.89341 3.4897 495.156 104.684 606.295 606.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 0.001024 4096 115 2550 12096 3.25798 116.207 104.439 223.957 224.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 3.2e-05 4096 200 6050 285696 7822.28 1905.05 7959 57546.5 75238.6 75243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000512 512 450 350 32832 1.15472 0.823296 6.34339 26.1348 34.5575 34.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 6.4e-05 512 290 1650 230400 16.7433 6.57408 210.152 204.319 438.004 438.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 0.000128 512 230 250 129024 6.40323 4.65715 19.2061 103.828 134.249 134.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000512 2048 480 6900 30528 2.88979 3.47107 353.482 104.857 464.773 464.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 0.001024 4096 115 2550 12096 3.25664 100.351 104.759 208.417 208.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 3.2e-05 4096 200 6050 283392 10431.5 2522.3 6641.45 76069.3 95672.2 95678.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000512 512 450 350 31968 1.14915 0.809728 5.39619 25.7801 33.2371 33.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 6.4e-05 512 290 1650 235008 16.4418 6.58422 178.44 204.233 405.91 406.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 0.000128 512 230 250 127872 6.58086 3.41734 16.0997 104.583 130.836 130.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000512 2048 480 6900 29808 2.87539 3.42835 285.943 103.829 396.15 396.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 0.001024 4096 115 2550 11808 3.23629 90.7822 103.686 197.755 197.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 0.001024 4096 115 2550 11880 3.25754 87.8582 104.437 195.607 195.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.001024 4096 115 2550 12240 3.26694 152.737 104.802 260.86 260.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 3.2e-05 4096 200 6050 286720 7115.5 1736.47 10845.9 52358.4 72074.8 72079.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000512 512 450 350 33280 1.15398 0.827808 8.64243 26.1639 36.8873 36.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 6.4e-05 512 290 1650 240640 16.8825 6.72202 303.275 209.684 536.787 536.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 0.000128 512 230 250 130560 6.48218 3.41968 26.3573 104.919 141.336 141.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000512 2048 480 6900 30560 2.88496 3.4713 482.555 104.62 593.606 593.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 0.001024 4096 115 2550 12160 3.26595 113.34 104.871 221.529 221.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 3.2e-05 4096 200 6050 286720 14143.8 3416.13 7543.28 103179 128293 128301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000512 512 450 350 32640 1.15078 0.820448 5.83392 26.0169 33.9195 34.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 6.4e-05 512 290 1650 235520 16.6485 6.61709 201.097 206.403 430.983 431.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 0.000128 512 230 250 128000 6.38576 3.39354 17.7828 103.328 131.046 131.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000512 2048 480 6900 30400 2.87334 3.45702 328.299 104.479 439.18 439.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 0.001024 4096 115 2550 12000 3.25907 97.6307 104.347 205.289 205.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 3.2e-05 4096 200 6050 284160 9380.28 2274.29 6447.92 68639.4 86748.7 86754.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000512 512 450 350 32640 1.15613 0.821952 4.88035 26.0489 33.0053 33.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 6.4e-05 512 290 1650 230400 17.1118 6.62586 169.492 206.26 399.708 399.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 0.000128 512 230 250 126720 6.45168 3.40538 15.143 103.288 128.441 128.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000512 2048 480 6900 29760 2.86022 3.42426 276.407 103.737 386.498 386.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 0.001024 4096 115 2550 11840 3.24717 90.6097 103.941 197.853 197.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 0.001024 4096 115 2550 11600 3.21418 86.7756 103.08 193.123 193.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.001024 4096 115 2520 12384 3.27066 125.452 104.867 233.645 233.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 3.2e-05 4096 200 6060 285696 8899.1 2158.4 8693.28 65194.8 84958 84963.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000512 512 450 360 33408 1.15437 0.831968 6.74698 26.2576 35.0912 35.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 6.4e-05 512 290 1680 245760 16.3896 6.71331 246.735 208.917 478.964 479.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1360 0.000128 512 230 300 132096 6.40749 3.41155 36.4845 104.89 151.35 151.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000512 2048 480 6900 30720 2.88758 3.47917 387.927 104.753 499.122 499.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.001024 4096 115 2520 12352 3.26656 88.5432 104.861 196.724 196.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 3.2e-05 4096 200 6060 284672 11981.5 2886.29 5681.69 87264.7 107823 107830
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000512 512 450 360 33280 1.15738 0.831904 4.48586 26.2849 32.8617 32.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 6.4e-05 512 290 1680 245760 16.3942 6.70371 162.055 208.932 394.323 394.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1360 0.000128 512 230 300 131072 6.44294 3.41254 34.262 104.563 148.841 148.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.000512 2048 480 6900 30592 2.88054 3.46656 252.336 104.663 363.419 363.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 0.001024 4096 115 2520 12288 3.25888 75.8412 104.676 183.83 183.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 3.2e-05 4096 200 6060 282624 11739.4 2837.47 4639.77 85679.8 104905 104913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000512 512 450 360 33024 1.15494 0.832928 3.88707 26.2102 32.1844 32.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 6.4e-05 512 290 1680 239616 16.3521 6.61978 131.41 206.175 360.781 360.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1360 0.000128 512 230 300 130560 6.4016 3.40579 33.1323 104.224 147.323 147.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.000512 2048 480 6900 30528 2.8721 3.45507 205.219 104.385 316.007 316.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 0.001024 4096 115 2520 12288 3.26803 67.3179 104.859 175.497 175.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 3.2e-05 4096 200 6060 282624 17573 4220.15 4108.91 127399 153314 153324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000512 512 450 360 33280 1.1567 0.833184 9.27075 26.3225 37.6959 37.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 6.4e-05 512 290 1680 245760 16.3901 6.84851 115.769 208.976 348.202 348.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1360 0.000128 512 230 300 131072 6.43482 3.41197 39.1473 104.602 153.755 153.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.000512 2048 480 6900 30464 2.89043 3.4849 177.229 104.833 288.509 288.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.001024 4096 115 2520 12360 3.26288 163.944 104.751 272.016 272.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 3.2e-05 4096 200 6060 285440 9686.33 2345.9 11923 70678.6 94641.1 94647.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000512 512 450 360 33440 1.1568 0.829888 9.26064 26.2366 37.5822 37.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 6.4e-05 512 290 1680 245760 16.5222 6.73872 334.411 209.553 567.438 567.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 0.000128 512 230 300 131840 6.43158 3.41574 33.7069 104.865 148.578 148.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000512 2048 480 6900 30720 2.89926 3.47488 534.216 104.696 645.358 645.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 0.001024 4096 115 2520 12320 3.26861 108.221 104.878 216.419 216.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 3.2e-05 4096 200 6060 284160 14281.1 3440.31 7517.69 103934 129183 129191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000512 512 450 360 33280 1.15763 0.826528 6.05037 26.186 34.3148 34.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 6.4e-05 512 290 1680 245760 16.4917 6.72448 214.629 209.833 447.895 448.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 0.000128 512 230 300 131840 6.4184 3.41427 22.597 105.017 137.603 137.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.000512 2048 480 6900 30560 2.88771 3.46333 330.61 104.717 441.753 441.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 0.001024 4096 115 2520 12240 3.25718 92.6413 104.557 200.512 200.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 3.2e-05 4096 200 6060 280320 18688.1 4489.78 6026.1 135377 164595 164607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000512 512 450 360 33120 1.1592 0.833536 5.06291 26.2953 33.4498 33.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 6.4e-05 512 290 1680 238080 16.5381 6.63341 170.378 206.213 399.984 400.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1360 0.000128 512 230 300 130560 6.44186 3.42131 18.2128 104.51 132.746 132.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000512 2048 480 6900 30480 2.89869 3.4736 267.778 104.717 378.946 379.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 0.001024 4096 115 2520 12160 3.25645 81.1128 104.365 188.789 188.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.001024 4096 115 2520 12336 3.26515 153.064 104.77 261.154 261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 3.2e-05 4096 200 6060 284160 9431.82 2285.49 10865.6 68954.5 91544.2 91549.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000512 512 450 360 33408 1.15757 0.832544 8.60381 26.3318 37.0207 37.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 6.4e-05 512 290 1680 242688 16.4924 6.68746 302.859 208.395 534.647 534.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 0.000128 512 230 300 132096 6.39085 3.42016 30.1129 104.808 144.884 145.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000512 2048 480 6900 30720 2.88563 3.46931 488.681 104.869 599.976 600.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 0.001024 4096 115 2520 12288 3.26096 102.902 104.696 210.911 210.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 3.2e-05 4096 200 6060 282624 11739 2837.71 6910.63 85693.9 107190 107197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000512 512 450 360 33024 1.15693 0.827392 5.75238 26.2125 34.0475 34.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 6.4e-05 512 290 1680 239616 16.3488 6.61459 199.729 206.212 429.116 429.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 0.000128 512 230 300 130560 6.39645 3.40694 19.6785 104.239 133.876 134.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.000512 2048 480 6900 30528 2.8713 3.47187 306.215 104.403 417.034 417.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 0.001024 4096 115 2520 12240 3.26266 88.18 104.681 196.174 196.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 3.2e-05 4096 200 6060 281088 15565.6 3748.78 5602.48 113121 138049 138058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000512 512 450 360 32832 1.1528 0.827136 4.6825 26.1111 32.8728 32.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 6.4e-05 512 290 1680 230400 16.7599 6.57597 154.583 204.146 382.285 382.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 0.000128 512 230 300 129024 6.39901 3.41139 15.9444 103.741 129.653 129.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.000512 2048 480 6900 30528 2.8937 3.46762 250.176 104.776 361.388 361.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 0.001024 4096 115 2520 12096 3.25018 76.8781 104.181 184.361 184.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 0.001024 4096 115 2520 12000 3.24198 72.0486 103.935 179.281 179.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 0.001024 4096 115 2520 12320 3.26045 146.07 104.738 254.124 254.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 3.2e-05 4096 200 6060 283136 10240.9 2478.26 10445.7 74645.3 97817.5 97823.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000512 512 450 360 33376 1.17968 0.835072 8.32205 26.3398 36.7776 36.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 6.4e-05 512 290 1680 243712 16.6383 6.72842 299.203 209.447 532.231 532.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 0.000128 512 230 300 131712 6.42928 3.416 29.5012 104.818 144.319 144.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000512 2048 480 6900 30688 2.89827 3.47949 466.762 104.9 578.113 578.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 0.001024 4096 115 2520 12208 3.25632 100.992 104.367 208.667 208.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 3.2e-05 4096 200 6060 283136 10225.5 2476.46 6698.24 74624.5 94032 94037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000512 512 450 360 32704 1.1544 0.822528 5.42656 26.0555 33.5582 33.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 6.4e-05 512 290 1680 236544 16.7031 6.64765 186.03 206.94 416.531 416.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 0.000128 512 230 300 130816 6.45178 3.41427 19.1399 104.785 133.948 134.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000512 2048 480 6900 30464 2.86925 3.45702 294.216 104.376 404.99 405.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 0.001024 4096 115 2520 12096 3.24666 86.8168 104.135 194.251 194.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 0.001024 4096 115 2520 12096 3.25632 77.6374 104.434 185.382 185.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 0.001024 4096 115 2520 12040 3.25632 70.3997 104.432 178.14 178.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.001024 4096 115 2520 12352 3.27178 140.02 104.833 248.178 248.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 3.2e-05 4096 200 6060 284672 11979.4 2885.83 9718.45 87238.3 111831 111838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000512 512 450 360 33280 1.15613 0.832256 7.93594 26.2721 36.2946 36.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 6.4e-05 512 290 1680 245760 16.3796 6.71123 282.258 208.88 514.458 514.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 0.000128 512 230 300 131072 6.40614 3.41254 28.4429 104.538 142.956 143.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000512 2048 480 6900 30592 2.88214 3.46931 423.262 104.632 534.318 534.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 0.001024 4096 115 2520 12288 3.26861 101.021 104.853 209.193 209.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 3.2e-05 4096 200 6060 282624 17571.1 4219.92 6615.87 127383 155802 155812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000512 512 450 360 33280 1.15942 0.833792 5.35674 26.318 33.7863 33.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 6.4e-05 512 290 1680 245760 16.3818 6.7072 184.661 208.949 416.911 417.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 0.000128 512 230 300 131072 6.42227 3.41238 19.3151 104.597 133.902 134.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000512 2048 480 6900 30464 2.89274 3.48067 280.97 104.818 392.233 392.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 0.001024 4096 115 2520 12096 3.25222 86.2907 104.159 193.757 193.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 0.001024 4096 115 2520 12032 3.25427 81.0386 104.179 188.525 188.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 0.001024 4096 115 2520 11840 3.23206 73.6297 103.59 180.503 180.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.001024 4096 115 2560 12256 3.26451 124.379 104.78 232.479 232.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 3.2e-05 4096 200 6080 286720 8853.76 2149.48 8586.59 65005.2 84601.6 84606.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000512 512 450 384 33024 1.15475 0.830592 7.07776 26.2577 35.4187 35.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 6.4e-05 512 290 1664 245760 16.3749 6.71334 243.584 208.916 475.809 475.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1360 0.000128 512 230 256 131072 6.44115 3.41258 31.2066 104.889 146.106 146.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000512 2048 480 6912 30656 2.88624 3.476 381.448 104.754 492.639 492.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.001024 4096 115 2560 12224 3.2671 87.6588 104.878 195.856 195.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 3.2e-05 4096 200 6080 286720 8863.9 2149.76 5581.08 65065.3 81666.4 81671.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000512 512 450 384 33024 1.15789 0.831488 4.65395 26.3073 33.0468 33.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 6.4e-05 512 290 1664 245760 16.3785 6.708 157.414 209.138 389.846 390.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1360 0.000128 512 230 256 130048 6.45696 3.41581 28.8389 104.667 143.532 143.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.000512 2048 480 6912 30592 2.88509 3.46931 244.82 104.761 356.007 356.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 0.001024 4096 115 2560 12192 3.26253 75.4055 104.754 183.474 183.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 3.2e-05 4096 200 6080 285696 11876.6 2874.31 4655.1 86738.1 106153 106159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000512 512 450 384 32640 1.15715 0.829088 3.8577 26.2053 32.1495 32.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 6.4e-05 512 290 1664 239616 16.3299 6.61392 128.369 206.16 357.702 357.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1360 0.000128 512 230 256 129024 6.46387 3.40378 28.1011 104.215 142.342 142.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.000512 2048 480 6912 30336 2.87344 3.45558 200.365 104.377 311.144 311.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 0.001024 4096 115 2560 12160 3.26397 67.7169 104.779 175.817 175.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 3.2e-05 4096 200 6080 282624 17572.5 4220.17 4068.86 127391 153265 153276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000512 512 450 384 32768 1.15997 0.835552 9.47968 26.3232 37.9135 37.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 6.4e-05 512 290 1664 245760 16.4006 6.70474 112.865 208.972 345.158 345.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1360 0.000128 512 230 256 129024 6.53126 3.40787 34.1124 104.605 148.818 148.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.000512 2048 480 6912 30464 2.89421 3.47898 173.967 104.836 285.249 285.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.001024 4096 115 2560 12240 3.26512 160.818 104.749 268.889 268.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 3.2e-05 4096 200 6080 286720 8132.27 1976.26 11576.5 59580 81271.2 81276.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000512 512 450 384 32960 1.15696 0.832672 9.38854 26.2493 37.728 37.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 6.4e-05 512 290 1664 245760 16.507 6.72989 321.175 209.636 554.27 554.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 0.000128 512 230 256 131200 6.46493 3.43245 29.5536 104.909 144.512 144.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000512 2048 480 6912 30640 2.89421 3.47261 514.386 104.74 625.568 625.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 0.001024 4096 115 2560 12160 3.25949 104.101 104.6 212.014 212.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 3.2e-05 4096 200 6080 286720 9621.02 2334.09 7121.76 70497.1 89580.9 89586.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000512 512 450 384 32640 1.15667 0.82528 5.81056 26.1794 34.0681 34.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 6.4e-05 512 290 1664 245760 16.5025 6.72554 205.924 209.792 439.155 439.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 0.000128 512 230 256 130560 6.47651 3.41453 19.5068 104.996 134.55 134.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000512 2048 480 6912 30560 2.88646 3.47059 312.687 104.694 423.809 423.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 0.001024 4096 115 2560 12120 3.2553 89.6038 104.598 197.51 197.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 3.2e-05 4096 200 6080 284160 9390.18 2275.68 5890.07 68678.4 86241.2 86246.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000512 512 450 384 32640 1.16333 0.831488 4.73155 26.3149 33.1409 33.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 6.4e-05 512 290 1664 238080 16.5316 6.63366 162.379 206.373 392.134 392.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1360 0.000128 512 230 256 130560 6.4465 3.41981 16.0158 104.595 130.63 130.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000512 2048 480 6912 30480 2.90202 3.47462 258.57 104.805 369.824 369.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 0.001024 4096 115 2560 12000 3.2496 80.5666 104.19 188.06 188.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 3.2e-05 4096 200 6080 286720 14144.7 3416.37 5091.7 103197 125860 125869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000512 512 450 384 32000 1.15421 0.822336 4.21923 26.0275 32.3236 32.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 6.4e-05 512 290 1664 235520 16.6536 6.61709 139.93 206.456 369.887 370.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1360 0.000128 512 230 256 128000 6.3864 3.39763 37.0147 103.354 150.312 150.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000512 2048 480 6912 30400 2.87514 3.45789 220.949 104.5 331.855 331.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 0.001024 4096 115 2560 12000 3.25014 73.2549 104.369 180.926 180.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 3.2e-05 4096 200 6080 281600 11209.2 2706.68 4553.84 81678.2 100156 100162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000512 512 450 384 32000 1.15741 0.8192 4.09194 26.0421 32.2138 32.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 6.4e-05 512 290 1664 230400 17.1332 6.6296 123.826 206.397 354.198 354.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1360 0.000128 512 230 256 128000 6.41606 3.40378 40.173 103.342 153.491 153.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.000512 2048 480 6912 30400 2.89613 3.48365 201.821 104.788 313.061 313.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.001024 4096 115 2560 12240 3.2681 150.103 104.863 258.29 258.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 3.2e-05 4096 200 6080 285696 9622.32 2334.08 10605.2 70500.3 93069.1 93075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000512 512 450 384 33024 1.15718 0.831712 8.77206 26.3354 37.1915 37.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 6.4e-05 512 290 1664 242688 16.4889 6.69248 292.606 208.413 524.424 524.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 0.000128 512 230 256 130560 6.45952 3.41574 26.1039 104.813 140.95 141.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000512 2048 480 6912 30624 2.89379 3.47194 473.412 104.876 584.731 584.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 0.001024 4096 115 2560 12192 3.26675 101.008 104.753 209.084 209.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 3.2e-05 4096 200 6080 285696 11878.5 2874.35 6757.79 86740.1 108270 108277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000512 512 450 384 32640 1.16115 0.82944 5.63283 26.2087 33.9301 34.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 6.4e-05 512 290 1664 239616 16.3365 6.61731 192.989 206.158 422.329 422.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 0.000128 512 230 256 129024 6.4576 3.40582 17.3055 104.215 131.539 131.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000512 2048 480 6912 30336 2.87126 3.45498 293.729 104.374 404.502 404.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 0.001024 4096 115 2560 12096 3.2624 86.1085 104.524 193.947 194.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 3.2e-05 4096 200 6080 281088 15565.3 3748.45 5417.38 113144 137887 137896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000512 512 450 384 32256 1.15709 0.825632 4.68502 26.1206 32.885 32.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 6.4e-05 512 290 1664 230400 16.7454 6.57613 149.439 204.185 377.158 377.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 0.000128 512 230 256 129024 6.39994 3.40685 14.1597 103.756 127.88 128.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000512 2048 480 6912 30528 2.88806 3.47526 244.017 104.789 355.243 355.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 0.001024 4096 115 2560 12096 3.26547 78.2524 104.766 186.337 186.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 3.2e-05 4096 200 6080 282624 11641.6 2814.07 4924.41 84943.7 104332 104339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000512 512 450 384 32256 1.15603 0.8192 4.21914 26.0187 32.3125 32.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 6.4e-05 512 290 1664 233472 16.8428 6.61478 132.784 206.258 362.708 362.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 0.000128 512 230 256 125952 6.46992 3.39549 13.3708 103.264 126.652 126.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000512 2048 480 6912 30336 2.88736 3.48416 214.422 104.65 325.516 325.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 0.001024 4096 115 2560 12000 3.25866 69.2537 104.585 177.152 177.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 3.2e-05 4096 200 6080 284160 9379.05 2274.32 4259.4 68693 84612.6 84618.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000512 512 450 384 31680 1.15904 0.822464 3.47734 26.0707 31.6306 31.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 6.4e-05 512 290 1664 230400 17.1022 6.62173 117.077 206.432 347.455 347.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1360 0.000128 512 230 256 126720 6.45709 3.40582 12.1923 103.371 125.586 125.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000512 2048 480 6912 29760 2.85888 3.42544 186.204 103.822 296.381 296.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 0.001024 4096 115 2560 12208 3.25699 141.896 104.626 249.832 249.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 3.2e-05 4096 200 6080 284928 10167.8 2460.7 10025.4 74220 96890.3 96896.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000512 512 450 384 33152 1.1601 0.83312 8.43955 26.311 36.8464 36.9398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 6.4e-05 512 290 1664 243712 16.6323 6.7297 283.681 209.22 516.477 516.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 0.000128 512 230 256 130816 6.46915 3.41165 25.57 104.708 140.314 140.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000512 2048 480 6912 30576 2.90202 3.47475 444.522 104.785 555.759 555.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 0.001024 4096 115 2560 12096 3.25507 97.5814 104.425 205.316 205.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 3.2e-05 4096 200 6080 283136 20160.1 4838.99 6394.3 145965 177373 177386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000512 512 450 384 32704 1.15168 0.8224 5.51075 26.071 33.6596 33.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 6.4e-05 512 290 1664 236544 16.7099 6.64758 177.228 207.065 407.86 408.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 0.000128 512 230 256 130816 6.45283 3.41686 16.7443 104.846 131.617 131.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000512 2048 480 6912 30240 2.87875 3.46243 277.545 104.436 388.397 388.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 0.001024 4096 115 2560 12096 3.25709 84.9483 104.667 192.926 192.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 3.2e-05 4096 200 6080 284928 13481.7 3250.93 5408.6 97883.9 120035 120043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000512 512 450 384 32256 1.15517 0.817152 4.51178 25.9424 32.5268 32.6184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 6.4e-05 512 290 1664 236544 17.1634 6.73178 149.531 209.379 383.022 383.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 0.000128 512 230 256 129024 6.56326 3.4345 13.9402 104.819 128.915 129.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000512 2048 480 6912 30240 2.87744 3.44493 236.044 104.224 346.668 346.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 0.001024 4096 115 2560 11872 3.2352 75.2363 103.752 182.277 182.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 0.001024 4096 115 2560 11760 3.22787 67.8644 103.534 174.68 174.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.001024 4096 115 2560 12224 3.26656 140.3 104.865 248.486 248.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 3.2e-05 4096 200 6080 286720 8864.36 2149.56 9816.85 65063.1 85900.3 85905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000512 512 450 384 33024 1.15638 0.829792 8.36102 26.3088 36.7587 36.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 6.4e-05 512 290 1664 245760 16.3805 6.7088 277.69 209.109 510.104 510.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 0.000128 512 230 256 130048 6.4513 3.40944 25.2826 104.662 139.957 140.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000512 2048 480 6912 30592 2.88918 3.46672 423.234 104.75 534.413 534.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 0.001024 4096 115 2560 12160 3.26746 101.212 104.779 209.312 209.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 3.2e-05 4096 200 6080 282624 17569.6 4219.76 6489.99 127393 155685 155696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000512 512 450 384 32768 1.16282 0.831584 5.57267 26.3229 34.0044 34.0879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 6.4e-05 512 290 1664 245760 16.3823 6.71174 179.268 208.975 411.549 411.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 0.000128 512 230 256 129024 6.51661 3.41139 16.8796 104.608 131.574 131.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000512 2048 480 6912 30464 2.89629 3.48461 273.41 104.832 384.696 384.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 0.001024 4096 115 2560 12096 3.26394 87.2776 104.759 195.353 195.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 3.2e-05 4096 200 6080 282624 11642.1 2814.3 5320.43 84939.8 104725 104732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000512 512 450 384 32256 1.15405 0.819904 4.80477 26.0178 32.8957 32.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 6.4e-05 512 290 1664 233472 16.8363 6.61219 140.911 206.241 370.815 370.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 0.000128 512 230 256 125952 6.47389 3.39757 13.9229 103.258 127.205 127.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000512 2048 480 6912 30336 2.88771 3.49107 226.176 104.641 337.269 337.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 0.001024 4096 115 2560 12032 3.26451 77.9893 104.754 186.062 186.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 0.001024 4096 115 2560 11840 3.24829 72.9694 104.177 180.449 180.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 0.001024 4096 115 2560 11904 3.26598 72.0376 104.876 180.231 180.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 530 0.001024 4096 115 2560 12288 3.2729 125.021 104.879 233.224 233.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 3.2e-05 4096 200 6144 283648 23739.9 5695.13 8690.92 171666 209809 209823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1910 0.000512 512 450 384 33216 1.15917 0.833536 11.1306 26.3392 39.5652 39.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 6.4e-05 512 290 1664 243712 16.6517 6.72358 239.571 209.617 472.776 472.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1360 0.000128 512 230 256 123136 6.76998 3.41197 32.943 104.89 148.184 148.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 0.000512 2048 480 6912 30592 2.89261 3.48403 380.73 104.891 492.072 492.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 0.001024 4096 115 2560 12256 3.26861 137.429 104.853 245.602 245.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 3.2e-05 4096 200 6144 283648 23707.3 5687.24 9762.88 171768 210942 210956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000512 512 450 384 33024 1.1568 0.833536 7.80291 26.2751 36.1674 36.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 6.4e-05 512 290 1664 241664 16.6573 6.70813 259.2 209.062 491.835 491.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1360 0.000128 512 230 256 122880 6.76294 3.41363 23.4462 104.962 138.743 138.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000512 2048 480 6912 30528 2.88768 3.4792 426.962 104.821 538.221 538.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 0.001024 4096 115 2560 12224 3.26493 95.9107 104.758 203.989 204.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 3.2e-05 4096 200 6144 282624 35241.4 8440.44 6659.46 254671 305038 305058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000512 512 450 384 33024 1.16019 0.829952 5.26115 26.2729 33.6264 33.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 6.4e-05 512 290 1664 241664 16.6843 6.70755 177.337 208.887 409.832 409.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1360 0.000128 512 230 256 121856 6.792 3.40704 29.1188 104.539 144.012 144.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000512 2048 480 6912 30464 2.88714 3.47011 275.891 104.641 386.962 387.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 0.001024 4096 115 2560 12192 3.26797 81.3234 104.768 189.413 189.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 3.2e-05 4096 200 6144 282624 23454.1 5626.73 5367.88 169831 204297 204311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000512 512 450 384 32640 1.15917 0.84736 4.42381 26.2157 32.7443 32.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 6.4e-05 512 290 1664 233472 16.8172 6.62118 139.127 206.191 368.969 369.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1360 0.000128 512 230 256 121344 6.75322 3.40486 27.964 104.233 142.511 142.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.000512 2048 480 6912 30336 2.86925 3.45738 223.964 104.394 334.758 334.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 0.001024 4096 115 2560 12160 3.26042 72.4521 104.878 180.642 180.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 0.001024 4096 115 2560 12000 3.25174 70.3399 104.09 177.733 177.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 0.001024 4096 115 2560 12096 3.26976 65.0108 104.784 173.116 173.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 530 0.001024 4096 115 2560 11872 3.23789 61.2754 103.852 168.42 168.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 530 0.001024 4096 115 2560 12032 3.26746 59.1749 104.865 167.364 167.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 530 0.001024 4096 115 2520 12096 3.2567 59.7335 104.444 167.488 167.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 530 0.001024 4096 115 2560 11872 3.23619 59.4079 103.762 166.457 166.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 530 0.001024 4096 115 2550 12040 3.26656 60.2032 104.814 168.336 168.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 530 0.001024 4096 115 2544 12040 3.25674 59.8051 104.724 167.841 167.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 530 0.001024 4096 115 2528 12160 3.25446 66.1032 104.3 173.71 173.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 3.2e-05 4096 200 6048 286720 6062.46 1484.62 3835.37 44807.9 56195 56198.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 0.000512 512 450 352 33792 1.15277 0.834336 10.2586 26.329 38.6769 38.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 6.4e-05 512 290 1632 245760 16.4045 6.7072 107.04 208.974 339.348 339.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1360 0.000128 512 230 256 135168 6.27904 3.41184 34.8175 104.611 149.277 149.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.000512 2048 480 6912 30464 2.89184 3.4816 169.489 104.835 280.776 280.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 530 0.001024 4096 115 2528 11520 3.19686 84.7381 102.838 190.824 190.88
