# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux gm2kerr@ecelinux5.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Tue Jul 22 01:38:02 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
# Info: [9575]: Results directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: USING DESIGN ARCH
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_utility_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd" ...
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_kirsch(main): Pre-processing...
# Info: [44506]: Module work.uw_uart(main): Pre-processing...
# Info: [44506]: Module work.UARTS(RTL): Pre-processing...
# Info: [45143]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 133: Enumerated type TxFSM_State with 5 elements encoded as onehot.
# Info: [45144]: Encodings for TxFSM_State values.
# Info: [40000]: value                              	                   TxFSM_State[4-0]
# Info: [40000]: Idle                               	                         ----1
# Info: [40000]: Load_Tx                            	                         ---1-
# Info: [40000]: Shift_TX                           	                         --1--
# Info: [40000]: Parity_Tx                          	                         -1---
# Info: [40000]: Stop_Tx                            	                         1----
# Info: [45143]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 136: Enumerated type RxFSM_State with 8 elements encoded as onehot.
# Info: [45144]: Encodings for RxFSM_State values.
# Info: [40000]: value                              	                   RxFSM_State[7-0]
# Info: [40000]: Idle                               	                      -------1
# Info: [40000]: Start_Rx                           	                      ------1-
# Info: [40000]: Shift_RX                           	                      -----1--
# Info: [40000]: Edge_Rx                            	                      ----1---
# Info: [40000]: Parity_Rx                          	                      ---1----
# Info: [40000]: Parity_2                           	                      --1-----
# Info: [40000]: Stop_Rx                            	                      -1------
# Info: [40000]: RxOVF                              	                      1-------
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.UARTS(RTL), with state variable = TxFSM[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           Idle	                              00001	                            00
# Info: [40000]: FSM:	    1	        Load_Tx	                              00010	                            01
# Info: [40000]: FSM:	    2	       Shift_TX	                              00100	                            10
# Info: [40000]: FSM:	    3	        Stop_Tx	                              10000	                            11
# Info: [40000]: FSM: Removing state for un-assigned literal   00010000
# Info: [45144]: Extracted FSM in module work.UARTS(RTL), with state variable = RxFSM[7:0], async set/reset state(s) = 00000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           Idle	                           00000001	                       0000001
# Info: [40000]: FSM:	    1	       Start_Rx	                           00000010	                       0000010
# Info: [40000]: FSM:	    2	        Edge_Rx	                           00001000	                       0000100
# Info: [40000]: FSM:	    3	       Shift_RX	                           00000100	                       0001000
# Info: [40000]: FSM:	    4	       Parity_2	                           00100000	                       0010000
# Info: [40000]: FSM:	    5	        Stop_Rx	                           01000000	                       0100000
# Info: [40000]: FSM:	    6	          RxOVF	                           10000000	                       1000000
# Info: [44506]: Module work.kirsch(main): Pre-processing...
# Info: [44506]: Module work.memory(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
# Info: [44506]: Module work.flow(main): Pre-processing...
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 69: signal p50 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 23: Input port debug_key has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 24: Input port debug_switch has never been used.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 29: Output port debug_num_0 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 30: Output port debug_num_1 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 31: Output port debug_num_2 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 32: Output port debug_num_3 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 33: Output port debug_num_4 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 34: Output port debug_num_5 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 35: Output port debug_num_6 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 36: Output port debug_num_7 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 37: Output port debug_num_8 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 28: Output port debug_sevenseg_0 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 29: Output port debug_sevenseg_1 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 30: Output port debug_sevenseg_2 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 31: Output port debug_sevenseg_3 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 32: Output port debug_sevenseg_4 has never been assigned a value.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 33: Output port debug_sevenseg_5 has never been assigned a value.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 50: signal debug_num_0 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 51: signal debug_num_1 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 52: signal debug_num_2 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 53: signal debug_num_3 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 54: signal debug_num_4 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 55: signal debug_num_5 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 56: signal debug_num_6 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 57: signal debug_num_7 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 58: signal debug_num_8 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 61: signal NC has never been used.
# Info: [44508]: Module work.UARTS(RTL): Compiling...
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(9) with TxDivisor(9)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(7) with TxDivisor(7)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(4) with TxDivisor(4)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(3) with TxDivisor(3)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(1) with TxDivisor(1)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register TxDivisor(0) with TxDivisor(0)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(10) with RxDivisor(10)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(8) with RxDivisor(8)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(7) with RxDivisor(7)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(6) with RxDivisor(6)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(4) with RxDivisor(4)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(3) with RxDivisor(3)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(2) with RxDivisor(2)
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Sharing register RxDivisor(0) with RxDivisor(0)
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 219: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_11" inferred for node "RxDiv".
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 241: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_12" inferred for node "TxDiv".
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 287: Macro Modgen_Counter "counter_dn_sload_aclear_clock_clk_en_cnt_en_0_4" inferred for node "TxBitCnt".
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "RxBitCnt".
# Info: [44508]: Module work.uw_uart(main): Compiling...
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 525: Sharing register mdata[7] with mdata[6]
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 525: Sharing register mdata[5] with mdata[4]
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 563: Sharing register sdout[7] with sdout[6]
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 563: Sharing register sdout[5] with sdout[4]
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 535: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_16" inferred for node "waitcount".
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44508]: Module work.memory(main): Compiling...
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 110: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 110: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 102: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 214: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 204: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 52: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 208: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 134: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row".
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 138: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "column".
# Info: [44508]: Module work.flow(main): Compiling...
# Info: [44508]: Module work.kirsch(main): Compiling...
# Info: [44523]: Root Module work.top_kirsch(main): Compiling...
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[9] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[5] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[1] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[10] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[6] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[2] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/lib_kirsch.vhd", line 317: Optimizing state bit(s) RxFSM[4] to constant 0
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[15] to constant 1
# Warning: [45733]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[7] to constant 1
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 7, Inferred (Modgen/Selcounter/AddSub) : 7 (7 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 1414.
# Info: [44513]: Overall running time 2.0 secs.
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix248' of type 'cell:shiftregister_reg_p5r(7)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix249' of type 'cell:shiftregister_reg_p5r(6)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix250' of type 'cell:shiftregister_reg_p5r(5)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix251' of type 'cell:shiftregister_reg_p5r(4)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix252' of type 'cell:shiftregister_reg_p5r(3)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix253' of type 'cell:shiftregister_reg_p5r(2)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix254' of type 'cell:shiftregister_reg_p5r(1)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix255' of type 'cell:shiftregister_reg_p5r(0)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix256' of type 'cell:shiftregister_reg_p5m(1)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register Instance 'instance:u_kirsch.u_flow.ix257' of type 'cell:shiftregister_reg_p5m(0)_clk_reset_set_0_1_1_1_0_4'
# Info: [9032]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register with taps Instance 'instance:u_kirsch.u_flow.ix258' of type 'cell:shiftregister_with_taps_8_4_1'
# Info: [9032]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 110: : Inferred shift register with taps Instance 'instance:u_kirsch.u_flow.ix259' of type 'cell:shiftregister_with_taps_2_4_1'
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/top_kirsch_gate.xdb
# Info: [3026]: Writing file: uw_tmp/top_kirsch_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [4552]: 3 Instances are flattened in hierarchical block .work.memory.main_unfold_1492.
# Info: [15002]: Optimizing design view:.work.UARTS.RTL_unfold_1358
# Info: [15002]: Optimizing design view:.work.uw_uart.main
# Info: [15002]: Optimizing design view:.work.memory.main_unfold_1492
# Info: [15002]: Optimizing design view:.work.flow.main
# Info: [15002]: Optimizing design view:.work.kirsch.main_unfold_1777
# Info: [15002]: Optimizing design view:.work.top_kirsch.main
# Warning: [1621]: Port debug_sevenseg_0(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_0(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_0(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_0(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_1(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_1(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_1(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_1(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_2(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_2(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_2(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_2(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_3(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_3(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_3(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_3(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_4(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_4(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_4(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_4(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_5(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_5(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_5(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_sevenseg_5(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Info: [12041]: -- Running timing characterization...
# Info: [15002]: Optimizing design view:.work.UARTS.RTL_unfold_1358
# Info: [15002]: Optimizing design view:.work.uw_uart.main
# Info: [15002]: Optimizing design view:.work.memory.main_unfold_1492
# Info: [15002]: Optimizing design view:.work.flow.main
# Info: [15002]: Optimizing design view:.work.kirsch.main_unfold_1777
# Info: [15112]: 1 DFFs were moved to top level for I/O mapping.
# Info: [15111]: 15 I/O registers on critical path unpacked.
# Info: -- Saving the design database in /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch.xdb
# Info: [3026]: Writing file: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch.edf.
# Info: Info, Writing xrf file '/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch.xrf'
# Info: [3026]: Writing file: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch.xrf.
# Info: -- Writing file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch.tcl
# Info: exq_pr_compile_project gen_vcf top_kirsch 1
# Info: [644]: Finished synthesizing design.
# Info: [11019]: Total CPU time taken for synthesis: 6.8 secs.
# Info: [11020]: Overall running time 7.1 secs.
# Info: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/precision_tech.sdc
# Info: -- Saving the design database in uw_tmp/top_kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/top_kirsch_logic.vhd.
# Info: Info, Writing xrf file 'uw_tmp/top_kirsch_logic.xrf'
# Info: [3026]: Writing file: uw_tmp/top_kirsch_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: clk
# Info: -- Saving the design database in uw_tmp/top_kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/top_kirsch_logic.v.
# Info: Warning, Moving uw_tmp/top_kirsch_logic.xrf to uw_tmp/mgc_old_top_kirsch_logic.xrf as uw_tmp/top_kirsch_logic.xrf exists
# Info: [3026]: Writing file: uw_tmp/top_kirsch_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** logic synthesis succeeded ***
