/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [14:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  reg [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[59] ? in_data[77] : in_data[13];
  assign celloutsig_1_15z = celloutsig_1_9z ? celloutsig_1_7z : celloutsig_1_14z[8];
  assign celloutsig_0_12z = celloutsig_0_8z ? _01_ : _00_;
  assign celloutsig_0_14z = !(_02_ ? celloutsig_0_0z : in_data[15]);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_8z[3] : celloutsig_1_6z[8]);
  assign celloutsig_0_8z = ~((_00_ | _03_) & (celloutsig_0_4z[8] | celloutsig_0_3z[0]));
  assign celloutsig_1_18z = ~(celloutsig_1_15z ^ celloutsig_1_6z[6]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[2] ^ celloutsig_0_3z[1]);
  assign celloutsig_1_2z = { celloutsig_1_1z[8:4], celloutsig_1_0z, celloutsig_1_1z } + in_data[139:124];
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_2z[1:0], celloutsig_0_5z };
  assign { _04_[2], _00_, _03_ } = _15_;
  reg [14:0] _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 15'h0000;
    else _16_ <= { celloutsig_0_1z[2:1], celloutsig_0_6z, celloutsig_0_4z };
  assign { _05_[14:11], _01_, _05_[9:5], _02_, _05_[3:0] } = _16_;
  assign celloutsig_1_8z = celloutsig_1_2z[6:0] & celloutsig_1_6z[8:2];
  assign celloutsig_0_6z = { celloutsig_0_3z[7:6], celloutsig_0_5z, celloutsig_0_1z } > { in_data[61:59], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[163:154] % { 1'h1, in_data[162:155], in_data[96] };
  assign celloutsig_1_14z = - { celloutsig_1_1z[3:1], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z[8:1], celloutsig_1_1z, celloutsig_1_2z } !== { celloutsig_1_2z[13:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[59:57] | in_data[52:50];
  assign celloutsig_1_19z = celloutsig_1_2z[3] & celloutsig_1_7z;
  assign celloutsig_0_13z = _05_[2] & celloutsig_0_12z;
  assign celloutsig_1_0z = in_data[129] & in_data[99];
  assign celloutsig_1_5z = | celloutsig_1_1z[9:4];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >> celloutsig_1_2z[15:2];
  assign celloutsig_1_6z = { celloutsig_1_4z[8:4], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } - { celloutsig_1_1z[8:0], celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[49:43], celloutsig_0_2z } ~^ { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = in_data[34:32];
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_0z) | (in_data[117] & celloutsig_1_5z));
  assign _04_[1:0] = { _00_, _03_ };
  assign { _05_[10], _05_[4] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
