[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F18857 ]
[d frameptr 6 ]
"464 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\pic\eeprom.c
[v _eecpymem eecpymem `(v  1 e 1 0 ]
"39
[v _memcpyee memcpyee `(v  1 e 1 0 ]
"43 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\main.c
[v _adc_init adc_init `(v  1 e 1 0 ]
"65
[v _set_pwm_duty set_pwm_duty `(v  1 e 1 0 ]
"77
[v _everything_init everything_init `(v  1 e 1 0 ]
"124
[v _wait_while_strobe wait_while_strobe `(v  1 e 1 0 ]
"134
[v _send_nibble send_nibble `(v  1 e 1 0 ]
"144
[v _sensor_ping sensor_ping `(v  1 e 1 0 ]
"159
[v _sensor_reset sensor_reset `(v  1 e 1 0 ]
"181
[v _send_adc_results send_adc_results `(v  1 e 1 0 ]
"231
[v _turn_30 turn_30 `(v  1 e 1 0 ]
"250
[v _turn_90 turn_90 `(v  1 e 1 0 ]
"269
[v _turn_120 turn_120 `(v  1 e 1 0 ]
"305
[v _rotate_90_enable rotate_90_enable `(v  1 e 1 0 ]
"324
[v _rotate_180_enable rotate_180_enable `(v  1 e 1 0 ]
"343
[v _disable_rotate disable_rotate `(v  1 e 1 0 ]
"361
[v _return_bus_nibble return_bus_nibble `(uc  1 e 1 0 ]
"369
[v _receive_msg receive_msg `(uc  1 e 1 0 ]
"397
[v _handle_scan handle_scan `(v  1 e 1 0 ]
"422
[v _main main `(v  1 e 1 0 ]
"55 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
"77
[v _EUSART_Read EUSART_Read `(uc  1 e 1 0 ]
"97
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
"111
[v _putch putch `(v  1 e 1 0 ]
"82 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"90
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"50 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
[s S240 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"405 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic16f18857.h
[u S249 . 1 `S240 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES249  1 e 1 @12 ]
[s S203 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"529
[u S212 . 1 `S203 1 . 1 0 ]
[v _PORTCbits PORTCbits `VES212  1 e 1 @14 ]
"595
[v _TRISA TRISA `VEuc  1 e 1 @17 ]
[s S134 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"612
[u S143 . 1 `S134 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES143  1 e 1 @17 ]
"657
[v _TRISB TRISB `VEuc  1 e 1 @18 ]
"719
[v _TRISC TRISC `VEuc  1 e 1 @19 ]
"781
[v _LATA LATA `VEuc  1 e 1 @22 ]
"843
[v _LATB LATB `VEuc  1 e 1 @23 ]
"905
[v _LATC LATC `VEuc  1 e 1 @24 ]
"1359
[v _T0CON0 T0CON0 `VEuc  1 e 1 @30 ]
"1424
[v _T0CON1 T0CON1 `VEuc  1 e 1 @31 ]
"1542
[v _ADRESL ADRESL `VEuc  1 e 1 @140 ]
"1562
[v _ADRESH ADRESH `VEuc  1 e 1 @141 ]
"1863
[v _ADCON0 ADCON0 `VEuc  1 e 1 @147 ]
"1962
[v _ADCON1 ADCON1 `VEuc  1 e 1 @148 ]
"2001
[v _ADCON2 ADCON2 `VEuc  1 e 1 @149 ]
"2078
[v _ADCON3 ADCON3 `VEuc  1 e 1 @150 ]
"2149
[v _ADSTAT ADSTAT `VEuc  1 e 1 @151 ]
"2277
[v _ADACT ADACT `VEuc  1 e 1 @153 ]
"2329
[v _ADREF ADREF `VEuc  1 e 1 @154 ]
"2370
[v _ADCAP ADCAP `VEuc  1 e 1 @155 ]
"2422
[v _ADPRE ADPRE `VEuc  1 e 1 @156 ]
"2562
[v _ADPCH ADPCH `VEuc  1 e 1 @158 ]
"3495
[v _RC1REG RC1REG `VEuc  1 e 1 @281 ]
"3549
[v _TX1REG TX1REG `VEuc  1 e 1 @282 ]
"3610
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @283 ]
"3680
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @284 ]
"3734
[v _RC1STA RC1STA `VEuc  1 e 1 @285 ]
[s S24 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3760
[u S33 . 1 `S24 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES33  1 e 1 @285 ]
"3914
[v _TX1STA TX1STA `VEuc  1 e 1 @286 ]
"4094
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @287 ]
"8917
[v _CCPTMRS0 CCPTMRS0 `VEuc  1 e 1 @542 ]
"9118
[v _PR2 PR2 `VEuc  1 e 1 @653 ]
"9151
[v _T2CON T2CON `VEuc  1 e 1 @654 ]
"9430
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @656 ]
"10882
[v _CCPR1L CCPR1L `VEuc  1 e 1 @780 ]
"10902
[v _CCPR1H CCPR1H `VEuc  1 e 1 @781 ]
"10922
[v _CCP1CON CCP1CON `VEuc  1 e 1 @782 ]
[s S226 . 1 `uc 1 INTF 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"21116
[u S231 . 1 `S226 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES231  1 e 1 @1804 ]
[s S45 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
"21223
[u S52 . 1 `S45 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES52  1 e 1 @1807 ]
"21258
[v _PIR4 PIR4 `VEuc  1 e 1 @1808 ]
"23284
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @2189 ]
"23424
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @2191 ]
"23464
[v _OSCSTAT OSCSTAT `VEuc  1 e 1 @2192 ]
"23521
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"23572
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"23630
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"29543
[v _PPSLOCK PPSLOCK `VEuc  1 e 1 @7823 ]
[s S119 . 1 `uc 1 PPSLOCKED 1 0 :1:0 
]
"29553
[u S121 . 1 `S119 1 . 1 0 ]
[v _PPSLOCKbits PPSLOCKbits `VES121  1 e 1 @7823 ]
"31475
[v _RXPPS RXPPS `VEuc  1 e 1 @7883 ]
"32529
[v _RC3PPS RC3PPS `VEuc  1 e 1 @7971 ]
"32679
[v _RC6PPS RC6PPS `VEuc  1 e 1 @7974 ]
"32779
[v _ANSELA ANSELA `VEuc  1 e 1 @7992 ]
[s S155 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 ANSA6 1 0 :1:6 
`uc 1 ANSA7 1 0 :1:7 
]
"32796
[u S164 . 1 `S155 1 . 1 0 ]
"32796
"32796
[v _ANSELAbits ANSELAbits `VES164  1 e 1 @7992 ]
"32841
[v _WPUA WPUA `VEuc  1 e 1 @7993 ]
"33399
[v _ANSELB ANSELB `VEuc  1 e 1 @8003 ]
"33461
[v _WPUB WPUB `VEuc  1 e 1 @8004 ]
"34019
[v _ANSELC ANSELC `VEuc  1 e 1 @8014 ]
"34081
[v _WPUC WPUC `VEuc  1 e 1 @8015 ]
"36565
"36565
[v _GIE GIE `VEb  1 e 0 @95 ]
"33 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\main.c
[v _isScanning isScanning `i  1 e 2 0 ]
"35
[v _scanCounter scanCounter `i  1 e 2 0 ]
"36
[v _isScanningUp isScanningUp `i  1 e 2 0 ]
"37
[v _scanUpperLimit scanUpperLimit `i  1 e 2 0 ]
"38
[v _scanLowerLimit scanLowerLimit `i  1 e 2 0 ]
"422
[v _main main `(v  1 e 1 0 ]
{
"429
[v main@msg msg `uc  1 a 1 7 ]
"483
} 0
"250
[v _turn_90 turn_90 `(v  1 e 1 0 ]
{
"266
} 0
"231
[v _turn_30 turn_30 `(v  1 e 1 0 ]
{
"247
} 0
"269
[v _turn_120 turn_120 `(v  1 e 1 0 ]
{
"285
} 0
"159
[v _sensor_reset sensor_reset `(v  1 e 1 0 ]
{
"178
} 0
"144
[v _sensor_ping sensor_ping `(v  1 e 1 0 ]
{
"156
} 0
"181
[v _send_adc_results send_adc_results `(v  1 e 1 0 ]
{
"184
[v send_adc_results@results results `ui  1 a 2 3 ]
"185
[v send_adc_results@nib3 nib3 `uc  1 a 1 2 ]
[v send_adc_results@nib2 nib2 `uc  1 a 1 1 ]
[v send_adc_results@nib1 nib1 `uc  1 a 1 0 ]
"228
} 0
"305
[v _rotate_90_enable rotate_90_enable `(v  1 e 1 0 ]
{
"322
} 0
"324
[v _rotate_180_enable rotate_180_enable `(v  1 e 1 0 ]
{
"341
} 0
"369
[v _receive_msg receive_msg `(uc  1 e 1 0 ]
{
"371
[v receive_msg@results results `ui  1 a 2 6 ]
"394
} 0
"361
[v _return_bus_nibble return_bus_nibble `(uc  1 e 1 0 ]
{
"367
} 0
"397
[v _handle_scan handle_scan `(v  1 e 1 0 ]
{
"419
} 0
"77
[v _everything_init everything_init `(v  1 e 1 0 ]
{
"120
} 0
"65
[v _set_pwm_duty set_pwm_duty `(v  1 e 1 0 ]
{
"67
[v set_pwm_duty@pr pr `ui  1 a 2 12 ]
"65
[v set_pwm_duty@duty duty `ui  1 p 2 8 ]
"74
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 5 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 7 ]
"6
[v ___lwdiv@divisor divisor `ui  1 p 2 0 ]
[v ___lwdiv@dividend dividend `ui  1 p 2 2 ]
"31
} 0
"43 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\main.c
[v _adc_init adc_init `(v  1 e 1 0 ]
{
"62
} 0
"343
[v _disable_rotate disable_rotate `(v  1 e 1 0 ]
{
"358
} 0
"124
[v _wait_while_strobe wait_while_strobe `(v  1 e 1 0 ]
{
[v wait_while_strobe@state state `i  1 p 2 0 ]
"130
} 0
"134
[v _send_nibble send_nibble `(v  1 e 1 0 ]
{
[v send_nibble@nibble nibble `uc  1 a 1 wreg ]
[v send_nibble@nibble nibble `uc  1 a 1 wreg ]
"136
[v send_nibble@nibble nibble `uc  1 a 1 2 ]
"141
} 0
"464 C:\Program Files (x86)\Microchip\xc8\v1.42\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
{
"499
[v printf@c c `c  1 a 1 8 ]
"466
[v printf@ap ap `[1]*.1v  1 a 1 7 ]
"464
[v printf@f f `*.25DCCuc  1 p 2 2 ]
"1541
} 0
"111 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/eusart.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"113
[v putch@txData txData `uc  1 a 1 1 ]
"114
} 0
"97
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
{
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 0 ]
"104
} 0
"82 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"88
} 0
"50 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"68
[v PIN_MANAGER_Initialize@state state `uc  1 a 1 0 ]
"85
} 0
"90 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"106
} 0
"55 C:\Users\Andrew_MacGregor\Documents\micro2\Lab4\PIC_code\Lab4_Pic_proj.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
{
"74
} 0
