{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622470521862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622470521864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 10:15:21 2021 " "Processing started: Mon May 31 10:15:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622470521864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622470521864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MicrocomputerPCB -c MicrocomputerPCB " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MicrocomputerPCB -c MicrocomputerPCB" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622470521864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_8_1200mv_85c_slow.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_8_1200mv_85c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470524380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_8_1200mv_0c_slow.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_8_1200mv_0c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470525304 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_min_1200mv_0c_fast.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_min_1200mv_0c_fast.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470526173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470527190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_8_1200mv_85c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470527964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_8_1200mv_0c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470528513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_min_1200mv_0c_vhd_fast.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470529032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicrocomputerPCB_vhd.sdo C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/ simulation " "Generated file MicrocomputerPCB_vhd.sdo in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/MultiComp_6809_by_Neal_C-2019-04-08/MicrocomputerPCB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622470529548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622470529720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 10:15:29 2021 " "Processing ended: Mon May 31 10:15:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622470529720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622470529720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622470529720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622470529720 ""}
