
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000afa0  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001dc  20000000  0000afa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021d4  200001dc  0000b17c  000201dc  2**2
                  ALLOC
  3 .stack        00002000  200023b0  0000d350  000201dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006870d  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008bc7  00000000  00000000  0008899d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e897  00000000  00000000  00091564  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cc8  00000000  00000000  0009fdfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000014c0  00000000  00000000  000a0ac3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023296  00000000  00000000  000a1f83  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e7b0  00000000  00000000  000c5219  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a604  00000000  00000000  000e39c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f94  00000000  00000000  0016dfd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 43 00 20 91 2b 00 00 8d 2b 00 00 8d 2b 00 00     .C. .+...+...+..
	...
      2c:	8d 2b 00 00 00 00 00 00 00 00 00 00 8d 2b 00 00     .+...........+..
      3c:	8d 2b 00 00 8d 2b 00 00 8d 2b 00 00 8d 2b 00 00     .+...+...+...+..
      4c:	8d 2b 00 00 d1 0e 00 00 8d 2b 00 00 8d 2b 00 00     .+.......+...+..
      5c:	8d 2b 00 00 8d 2b 00 00 bd 14 00 00 cd 14 00 00     .+...+..........
      6c:	dd 14 00 00 ed 14 00 00 fd 14 00 00 0d 15 00 00     ................
      7c:	f9 08 00 00 09 09 00 00 19 09 00 00 6d 28 00 00     ............m(..
      8c:	7d 28 00 00 8d 28 00 00 00 00 00 00 00 00 00 00     }(...(..........
      9c:	8d 2b 00 00 8d 2b 00 00 00 00 00 00 8d 2b 00 00     .+...+.......+..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001dc 	.word	0x200001dc
      d4:	00000000 	.word	0x00000000
      d8:	0000afa0 	.word	0x0000afa0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e0 	.word	0x200001e0
     108:	0000afa0 	.word	0x0000afa0
     10c:	0000afa0 	.word	0x0000afa0
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
*/

#include "Maze.h"

void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2103      	movs	r1, #3
     116:	23d9      	movs	r3, #217	; 0xd9
     118:	4a01      	ldr	r2, [pc, #4]	; (120 <artist_init_maze+0xc>)
     11a:	54d1      	strb	r1, [r2, r3]
}
     11c:	4770      	bx	lr
     11e:	46c0      	nop			; (mov r8, r8)
     120:	200008c4 	.word	0x200008c4

00000124 <artist_do_maze>:
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	else printf("%s\n", "BACK\0");
}
*/

void artist_do_maze (void) {
     124:	b510      	push	{r4, lr}
	if(artist_front.maze_status == RIGHT && past_distance.right_distance + 2 < artist_front.right_distance){
     126:	23d9      	movs	r3, #217	; 0xd9
     128:	4a56      	ldr	r2, [pc, #344]	; (284 <artist_do_maze+0x160>)
     12a:	5cd3      	ldrb	r3, [r2, r3]
     12c:	2b02      	cmp	r3, #2
     12e:	d048      	beq.n	1c2 <artist_do_maze+0x9e>
		artist_front.maze_status = LEFT;
	}
	else if(artist_front.maze_status != STOP 
     130:	2b03      	cmp	r3, #3
     132:	d016      	beq.n	162 <artist_do_maze+0x3e>
		&& artist_front.right_distance < past_distance.right_distance 
     134:	23d4      	movs	r3, #212	; 0xd4
     136:	4a53      	ldr	r2, [pc, #332]	; (284 <artist_do_maze+0x160>)
     138:	58d4      	ldr	r4, [r2, r3]
     13a:	4b53      	ldr	r3, [pc, #332]	; (288 <artist_do_maze+0x164>)
     13c:	6899      	ldr	r1, [r3, #8]
     13e:	1c20      	adds	r0, r4, #0
     140:	4b52      	ldr	r3, [pc, #328]	; (28c <artist_do_maze+0x168>)
     142:	4798      	blx	r3
     144:	2800      	cmp	r0, #0
     146:	d00c      	beq.n	162 <artist_do_maze+0x3e>
		&& MAZE_RIGHT_DISTANCE_LOWERBOUND < artist_front.right_distance 
     148:	4951      	ldr	r1, [pc, #324]	; (290 <artist_do_maze+0x16c>)
     14a:	1c20      	adds	r0, r4, #0
     14c:	4b51      	ldr	r3, [pc, #324]	; (294 <artist_do_maze+0x170>)
     14e:	4798      	blx	r3
     150:	2800      	cmp	r0, #0
     152:	d006      	beq.n	162 <artist_do_maze+0x3e>
		&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     154:	2182      	movs	r1, #130	; 0x82
     156:	05c9      	lsls	r1, r1, #23
     158:	1c20      	adds	r0, r4, #0
     15a:	4b4c      	ldr	r3, [pc, #304]	; (28c <artist_do_maze+0x168>)
     15c:	4798      	blx	r3
     15e:	2800      	cmp	r0, #0
     160:	d10d      	bne.n	17e <artist_do_maze+0x5a>
		artist_front.maze_status = artist_front.maze_status;
	}
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     162:	23d4      	movs	r3, #212	; 0xd4
     164:	4a47      	ldr	r2, [pc, #284]	; (284 <artist_do_maze+0x160>)
     166:	58d4      	ldr	r4, [r2, r3]
     168:	2182      	movs	r1, #130	; 0x82
     16a:	05c9      	lsls	r1, r1, #23
     16c:	1c20      	adds	r0, r4, #0
     16e:	4b49      	ldr	r3, [pc, #292]	; (294 <artist_do_maze+0x170>)
     170:	4798      	blx	r3
     172:	2800      	cmp	r0, #0
     174:	d037      	beq.n	1e6 <artist_do_maze+0xc2>
		artist_front.maze_status = RIGHT;
     176:	2102      	movs	r1, #2
     178:	23d9      	movs	r3, #217	; 0xd9
     17a:	4a42      	ldr	r2, [pc, #264]	; (284 <artist_do_maze+0x160>)
     17c:	54d1      	strb	r1, [r2, r3]
	}
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.left_distance = artist_front.left_distance;
     17e:	4b42      	ldr	r3, [pc, #264]	; (288 <artist_do_maze+0x164>)
     180:	4c40      	ldr	r4, [pc, #256]	; (284 <artist_do_maze+0x160>)
     182:	22d0      	movs	r2, #208	; 0xd0
     184:	58a2      	ldr	r2, [r4, r2]
     186:	601a      	str	r2, [r3, #0]
	past_distance.center_distance = artist_front.center_distance;
     188:	22cc      	movs	r2, #204	; 0xcc
     18a:	58a2      	ldr	r2, [r4, r2]
     18c:	605a      	str	r2, [r3, #4]
	past_distance.right_distance = artist_front.right_distance;
     18e:	22d4      	movs	r2, #212	; 0xd4
     190:	58a2      	ldr	r2, [r4, r2]
     192:	609a      	str	r2, [r3, #8]
	
	artist_print_ultrasonic_value();
     194:	4b40      	ldr	r3, [pc, #256]	; (298 <artist_do_maze+0x174>)
     196:	4798      	blx	r3
	if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
     198:	23d9      	movs	r3, #217	; 0xd9
     19a:	5ce3      	ldrb	r3, [r4, r3]
     19c:	2b00      	cmp	r3, #0
     19e:	d040      	beq.n	222 <artist_do_maze+0xfe>
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
     1a0:	2b01      	cmp	r3, #1
     1a2:	d042      	beq.n	22a <artist_do_maze+0x106>
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
     1a4:	2b02      	cmp	r3, #2
     1a6:	d045      	beq.n	234 <artist_do_maze+0x110>
	else printf("%s\n", "BACK\0");
     1a8:	483c      	ldr	r0, [pc, #240]	; (29c <artist_do_maze+0x178>)
     1aa:	3018      	adds	r0, #24
     1ac:	4b3c      	ldr	r3, [pc, #240]	; (2a0 <artist_do_maze+0x17c>)
     1ae:	4798      	blx	r3

	switch (artist_front.maze_status){
     1b0:	4a34      	ldr	r2, [pc, #208]	; (284 <artist_do_maze+0x160>)
     1b2:	23d9      	movs	r3, #217	; 0xd9
     1b4:	5cd1      	ldrb	r1, [r2, r3]
     1b6:	2904      	cmp	r1, #4
     1b8:	d847      	bhi.n	24a <artist_do_maze+0x126>
     1ba:	008b      	lsls	r3, r1, #2
     1bc:	4a39      	ldr	r2, [pc, #228]	; (2a4 <artist_do_maze+0x180>)
     1be:	58d3      	ldr	r3, [r2, r3]
     1c0:	469f      	mov	pc, r3
	if(artist_front.maze_status == RIGHT && past_distance.right_distance + 2 < artist_front.right_distance){
     1c2:	2180      	movs	r1, #128	; 0x80
     1c4:	05c9      	lsls	r1, r1, #23
     1c6:	4b30      	ldr	r3, [pc, #192]	; (288 <artist_do_maze+0x164>)
     1c8:	6898      	ldr	r0, [r3, #8]
     1ca:	4b37      	ldr	r3, [pc, #220]	; (2a8 <artist_do_maze+0x184>)
     1cc:	4798      	blx	r3
     1ce:	23d4      	movs	r3, #212	; 0xd4
     1d0:	4a2c      	ldr	r2, [pc, #176]	; (284 <artist_do_maze+0x160>)
     1d2:	58d1      	ldr	r1, [r2, r3]
     1d4:	4b2d      	ldr	r3, [pc, #180]	; (28c <artist_do_maze+0x168>)
     1d6:	4798      	blx	r3
     1d8:	2800      	cmp	r0, #0
     1da:	d0ab      	beq.n	134 <artist_do_maze+0x10>
		artist_front.maze_status = LEFT;
     1dc:	2101      	movs	r1, #1
     1de:	23d9      	movs	r3, #217	; 0xd9
     1e0:	4a28      	ldr	r2, [pc, #160]	; (284 <artist_do_maze+0x160>)
     1e2:	54d1      	strb	r1, [r2, r3]
     1e4:	e7cb      	b.n	17e <artist_do_maze+0x5a>
	else if(artist_front.center_distance <= MAZE_FRONT_WALL_EXIST_DETERMINATE){
     1e6:	2182      	movs	r1, #130	; 0x82
     1e8:	05c9      	lsls	r1, r1, #23
     1ea:	23cc      	movs	r3, #204	; 0xcc
     1ec:	4a25      	ldr	r2, [pc, #148]	; (284 <artist_do_maze+0x160>)
     1ee:	58d0      	ldr	r0, [r2, r3]
     1f0:	4b2e      	ldr	r3, [pc, #184]	; (2ac <artist_do_maze+0x188>)
     1f2:	4798      	blx	r3
     1f4:	2800      	cmp	r0, #0
     1f6:	d004      	beq.n	202 <artist_do_maze+0xde>
		artist_front.maze_status = LEFT;
     1f8:	2101      	movs	r1, #1
     1fa:	23d9      	movs	r3, #217	; 0xd9
     1fc:	4a21      	ldr	r2, [pc, #132]	; (284 <artist_do_maze+0x160>)
     1fe:	54d1      	strb	r1, [r2, r3]
     200:	e7bd      	b.n	17e <artist_do_maze+0x5a>
	else if(artist_front.right_distance < MAZE_RIGHT_DISTANCE_LOWERBOUND){
     202:	4923      	ldr	r1, [pc, #140]	; (290 <artist_do_maze+0x16c>)
     204:	1c20      	adds	r0, r4, #0
     206:	4b21      	ldr	r3, [pc, #132]	; (28c <artist_do_maze+0x168>)
     208:	4798      	blx	r3
     20a:	2800      	cmp	r0, #0
     20c:	d004      	beq.n	218 <artist_do_maze+0xf4>
		artist_front.maze_status = LEFT;
     20e:	2101      	movs	r1, #1
     210:	23d9      	movs	r3, #217	; 0xd9
     212:	4a1c      	ldr	r2, [pc, #112]	; (284 <artist_do_maze+0x160>)
     214:	54d1      	strb	r1, [r2, r3]
     216:	e7b2      	b.n	17e <artist_do_maze+0x5a>
		artist_front.maze_status = STRAIGHT;
     218:	2100      	movs	r1, #0
     21a:	23d9      	movs	r3, #217	; 0xd9
     21c:	4a19      	ldr	r2, [pc, #100]	; (284 <artist_do_maze+0x160>)
     21e:	54d1      	strb	r1, [r2, r3]
     220:	e7ad      	b.n	17e <artist_do_maze+0x5a>
	if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
     222:	481e      	ldr	r0, [pc, #120]	; (29c <artist_do_maze+0x178>)
     224:	4b1e      	ldr	r3, [pc, #120]	; (2a0 <artist_do_maze+0x17c>)
     226:	4798      	blx	r3
     228:	e7c2      	b.n	1b0 <artist_do_maze+0x8c>
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
     22a:	481c      	ldr	r0, [pc, #112]	; (29c <artist_do_maze+0x178>)
     22c:	3008      	adds	r0, #8
     22e:	4b1c      	ldr	r3, [pc, #112]	; (2a0 <artist_do_maze+0x17c>)
     230:	4798      	blx	r3
     232:	e7bd      	b.n	1b0 <artist_do_maze+0x8c>
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
     234:	4819      	ldr	r0, [pc, #100]	; (29c <artist_do_maze+0x178>)
     236:	3010      	adds	r0, #16
     238:	4b19      	ldr	r3, [pc, #100]	; (2a0 <artist_do_maze+0x17c>)
     23a:	4798      	blx	r3
     23c:	e7b8      	b.n	1b0 <artist_do_maze+0x8c>
		case STRAIGHT :
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     23e:	2205      	movs	r2, #5
     240:	4916      	ldr	r1, [pc, #88]	; (29c <artist_do_maze+0x178>)
     242:	3120      	adds	r1, #32
     244:	481a      	ldr	r0, [pc, #104]	; (2b0 <artist_do_maze+0x18c>)
     246:	4b1b      	ldr	r3, [pc, #108]	; (2b4 <artist_do_maze+0x190>)
     248:	4798      	blx	r3
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     24a:	bd10      	pop	{r4, pc}
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\n", MAX_RX_BUFFER_LENGTH);
     24c:	2205      	movs	r2, #5
     24e:	4913      	ldr	r1, [pc, #76]	; (29c <artist_do_maze+0x178>)
     250:	3128      	adds	r1, #40	; 0x28
     252:	4817      	ldr	r0, [pc, #92]	; (2b0 <artist_do_maze+0x18c>)
     254:	4b17      	ldr	r3, [pc, #92]	; (2b4 <artist_do_maze+0x190>)
     256:	4798      	blx	r3
		break;
     258:	e7f7      	b.n	24a <artist_do_maze+0x126>
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\n", MAX_RX_BUFFER_LENGTH);
     25a:	2205      	movs	r2, #5
     25c:	490f      	ldr	r1, [pc, #60]	; (29c <artist_do_maze+0x178>)
     25e:	3130      	adds	r1, #48	; 0x30
     260:	4813      	ldr	r0, [pc, #76]	; (2b0 <artist_do_maze+0x18c>)
     262:	4b14      	ldr	r3, [pc, #80]	; (2b4 <artist_do_maze+0x190>)
     264:	4798      	blx	r3
		break;
     266:	e7f0      	b.n	24a <artist_do_maze+0x126>
		usart_write_buffer_job(&(artist_front.usart_instance), "ms\0\0\n", MAX_RX_BUFFER_LENGTH);
     268:	2205      	movs	r2, #5
     26a:	490c      	ldr	r1, [pc, #48]	; (29c <artist_do_maze+0x178>)
     26c:	3138      	adds	r1, #56	; 0x38
     26e:	4810      	ldr	r0, [pc, #64]	; (2b0 <artist_do_maze+0x18c>)
     270:	4b10      	ldr	r3, [pc, #64]	; (2b4 <artist_do_maze+0x190>)
     272:	4798      	blx	r3
		break;
     274:	e7e9      	b.n	24a <artist_do_maze+0x126>
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     276:	2205      	movs	r2, #5
     278:	4908      	ldr	r1, [pc, #32]	; (29c <artist_do_maze+0x178>)
     27a:	3140      	adds	r1, #64	; 0x40
     27c:	480c      	ldr	r0, [pc, #48]	; (2b0 <artist_do_maze+0x18c>)
     27e:	4b0d      	ldr	r3, [pc, #52]	; (2b4 <artist_do_maze+0x190>)
     280:	4798      	blx	r3
}
     282:	e7e2      	b.n	24a <artist_do_maze+0x126>
     284:	200008c4 	.word	0x200008c4
     288:	20002210 	.word	0x20002210
     28c:	00008201 	.word	0x00008201
     290:	40900000 	.word	0x40900000
     294:	00008229 	.word	0x00008229
     298:	00000699 	.word	0x00000699
     29c:	0000a9e0 	.word	0x0000a9e0
     2a0:	00005db9 	.word	0x00005db9
     2a4:	0000a9cc 	.word	0x0000a9cc
     2a8:	000082a5 	.word	0x000082a5
     2ac:	00008215 	.word	0x00008215
     2b0:	2000093c 	.word	0x2000093c
     2b4:	00001d55 	.word	0x00001d55

000002b8 <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     2b8:	2200      	movs	r2, #0
     2ba:	4b01      	ldr	r3, [pc, #4]	; (2c0 <sendDonePKT+0x8>)
     2bc:	701a      	strb	r2, [r3, #0]
}
     2be:	4770      	bx	lr
     2c0:	200001f8 	.word	0x200001f8

000002c4 <sendLNOK>:

void sendLNOK(void) {
     2c4:	b510      	push	{r4, lr}
	if(sendBusy)
     2c6:	4b0b      	ldr	r3, [pc, #44]	; (2f4 <sendLNOK+0x30>)
     2c8:	781b      	ldrb	r3, [r3, #0]
     2ca:	2b00      	cmp	r3, #0
     2cc:	d000      	beq.n	2d0 <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     2ce:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     2d0:	4809      	ldr	r0, [pc, #36]	; (2f8 <sendLNOK+0x34>)
     2d2:	330a      	adds	r3, #10
     2d4:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     2d6:	2401      	movs	r4, #1
     2d8:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     2da:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     2dc:	4b07      	ldr	r3, [pc, #28]	; (2fc <sendLNOK+0x38>)
     2de:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     2e0:	2305      	movs	r3, #5
     2e2:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     2e4:	4b06      	ldr	r3, [pc, #24]	; (300 <sendLNOK+0x3c>)
     2e6:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     2e8:	4b06      	ldr	r3, [pc, #24]	; (304 <sendLNOK+0x40>)
     2ea:	4798      	blx	r3
	sendBusy = true;
     2ec:	4b01      	ldr	r3, [pc, #4]	; (2f4 <sendLNOK+0x30>)
     2ee:	701c      	strb	r4, [r3, #0]
     2f0:	e7ed      	b.n	2ce <sendLNOK+0xa>
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	200001f8 	.word	0x200001f8
     2f8:	200009a0 	.word	0x200009a0
     2fc:	20002208 	.word	0x20002208
     300:	000002b9 	.word	0x000002b9
     304:	00002e3d 	.word	0x00002e3d

00000308 <sendNACK>:
void sendNACK(void) {
     308:	b510      	push	{r4, lr}
	if(sendBusy)
     30a:	4b0b      	ldr	r3, [pc, #44]	; (338 <sendNACK+0x30>)
     30c:	781b      	ldrb	r3, [r3, #0]
     30e:	2b00      	cmp	r3, #0
     310:	d000      	beq.n	314 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     312:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     314:	4809      	ldr	r0, [pc, #36]	; (33c <sendNACK+0x34>)
     316:	330a      	adds	r3, #10
     318:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     31a:	2401      	movs	r4, #1
     31c:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     31e:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     320:	4b07      	ldr	r3, [pc, #28]	; (340 <sendNACK+0x38>)
     322:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     324:	2305      	movs	r3, #5
     326:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     328:	4b06      	ldr	r3, [pc, #24]	; (344 <sendNACK+0x3c>)
     32a:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     32c:	4b06      	ldr	r3, [pc, #24]	; (348 <sendNACK+0x40>)
     32e:	4798      	blx	r3
	sendBusy = true;
     330:	4b01      	ldr	r3, [pc, #4]	; (338 <sendNACK+0x30>)
     332:	701c      	strb	r4, [r3, #0]
     334:	e7ed      	b.n	312 <sendNACK+0xa>
     336:	46c0      	nop			; (mov r8, r8)
     338:	200001f8 	.word	0x200001f8
     33c:	200009a0 	.word	0x200009a0
     340:	20002220 	.word	0x20002220
     344:	000002b9 	.word	0x000002b9
     348:	00002e3d 	.word	0x00002e3d

0000034c <sendMDOK>:
void sendMDOK(void) {
     34c:	b510      	push	{r4, lr}
	if(sendBusy)
     34e:	4b0b      	ldr	r3, [pc, #44]	; (37c <sendMDOK+0x30>)
     350:	781b      	ldrb	r3, [r3, #0]
     352:	2b00      	cmp	r3, #0
     354:	d000      	beq.n	358 <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     356:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     358:	4809      	ldr	r0, [pc, #36]	; (380 <sendMDOK+0x34>)
     35a:	330a      	adds	r3, #10
     35c:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     35e:	2401      	movs	r4, #1
     360:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     362:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     364:	4b07      	ldr	r3, [pc, #28]	; (384 <sendMDOK+0x38>)
     366:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     368:	2305      	movs	r3, #5
     36a:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     36c:	4b06      	ldr	r3, [pc, #24]	; (388 <sendMDOK+0x3c>)
     36e:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     370:	4b06      	ldr	r3, [pc, #24]	; (38c <sendMDOK+0x40>)
     372:	4798      	blx	r3
	sendBusy = true;
     374:	4b01      	ldr	r3, [pc, #4]	; (37c <sendMDOK+0x30>)
     376:	701c      	strb	r4, [r3, #0]
     378:	e7ed      	b.n	356 <sendMDOK+0xa>
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	200001f8 	.word	0x200001f8
     380:	200009a0 	.word	0x200009a0
     384:	200009c0 	.word	0x200009c0
     388:	000002b9 	.word	0x000002b9
     38c:	00002e3d 	.word	0x00002e3d

00000390 <artist_radio_configure>:
void artist_radio_configure() {
     390:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     392:	4c0c      	ldr	r4, [pc, #48]	; (3c4 <artist_radio_configure+0x34>)
     394:	2205      	movs	r2, #5
     396:	0021      	movs	r1, r4
     398:	480b      	ldr	r0, [pc, #44]	; (3c8 <artist_radio_configure+0x38>)
     39a:	4d0c      	ldr	r5, [pc, #48]	; (3cc <artist_radio_configure+0x3c>)
     39c:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     39e:	0021      	movs	r1, r4
     3a0:	3108      	adds	r1, #8
     3a2:	2205      	movs	r2, #5
     3a4:	480a      	ldr	r0, [pc, #40]	; (3d0 <artist_radio_configure+0x40>)
     3a6:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     3a8:	0021      	movs	r1, r4
     3aa:	3110      	adds	r1, #16
     3ac:	2205      	movs	r2, #5
     3ae:	4809      	ldr	r0, [pc, #36]	; (3d4 <artist_radio_configure+0x44>)
     3b0:	47a8      	blx	r5
	receivedLine = 0;
     3b2:	2300      	movs	r3, #0
     3b4:	4a08      	ldr	r2, [pc, #32]	; (3d8 <artist_radio_configure+0x48>)
     3b6:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     3b8:	4a08      	ldr	r2, [pc, #32]	; (3dc <artist_radio_configure+0x4c>)
     3ba:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     3bc:	4a08      	ldr	r2, [pc, #32]	; (3e0 <artist_radio_configure+0x50>)
     3be:	7013      	strb	r3, [r2, #0]
}
     3c0:	bd70      	pop	{r4, r5, r6, pc}
     3c2:	46c0      	nop			; (mov r8, r8)
     3c4:	0000aa28 	.word	0x0000aa28
     3c8:	20002220 	.word	0x20002220
     3cc:	00005399 	.word	0x00005399
     3d0:	20002208 	.word	0x20002208
     3d4:	200009c0 	.word	0x200009c0
     3d8:	2000221c 	.word	0x2000221c
     3dc:	200001f8 	.word	0x200001f8
     3e0:	20002206 	.word	0x20002206

000003e4 <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     3e4:	b510      	push	{r4, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3e6:	6883      	ldr	r3, [r0, #8]
     3e8:	781a      	ldrb	r2, [r3, #0]
     3ea:	2a01      	cmp	r2, #1
     3ec:	d000      	beq.n	3f0 <handle_recvMode+0xc>
}
     3ee:	bd10      	pop	{r4, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3f0:	785a      	ldrb	r2, [r3, #1]
     3f2:	2a02      	cmp	r2, #2
     3f4:	d1fb      	bne.n	3ee <handle_recvMode+0xa>
		switch(ind->data[4]) { 
     3f6:	791b      	ldrb	r3, [r3, #4]
     3f8:	2b03      	cmp	r3, #3
     3fa:	d00c      	beq.n	416 <handle_recvMode+0x32>
     3fc:	2b04      	cmp	r3, #4
     3fe:	d1f6      	bne.n	3ee <handle_recvMode+0xa>
				printf("MAZE MODE\n");
     400:	480c      	ldr	r0, [pc, #48]	; (434 <handle_recvMode+0x50>)
     402:	4b0d      	ldr	r3, [pc, #52]	; (438 <handle_recvMode+0x54>)
     404:	4798      	blx	r3
				artist_front.state = DOING_MAZE; 
     406:	2101      	movs	r1, #1
     408:	23d8      	movs	r3, #216	; 0xd8
     40a:	4a0c      	ldr	r2, [pc, #48]	; (43c <handle_recvMode+0x58>)
     40c:	54d1      	strb	r1, [r2, r3]
				SYS_TimerStart(&sendM);
     40e:	480c      	ldr	r0, [pc, #48]	; (440 <handle_recvMode+0x5c>)
     410:	4b0c      	ldr	r3, [pc, #48]	; (444 <handle_recvMode+0x60>)
     412:	4798      	blx	r3
}
     414:	e7eb      	b.n	3ee <handle_recvMode+0xa>
				printf("DRAW MODE\n");
     416:	480c      	ldr	r0, [pc, #48]	; (448 <handle_recvMode+0x64>)
     418:	4b07      	ldr	r3, [pc, #28]	; (438 <handle_recvMode+0x54>)
     41a:	4798      	blx	r3
				my_state = RECVFRAME;
     41c:	2201      	movs	r2, #1
     41e:	4b0b      	ldr	r3, [pc, #44]	; (44c <handle_recvMode+0x68>)
     420:	701a      	strb	r2, [r3, #0]
				artist_front.state = TRACING_LINE;
     422:	2102      	movs	r1, #2
     424:	23d8      	movs	r3, #216	; 0xd8
     426:	4a05      	ldr	r2, [pc, #20]	; (43c <handle_recvMode+0x58>)
     428:	54d1      	strb	r1, [r2, r3]
				SYS_TimerStart(&sendM);
     42a:	4805      	ldr	r0, [pc, #20]	; (440 <handle_recvMode+0x5c>)
     42c:	4b05      	ldr	r3, [pc, #20]	; (444 <handle_recvMode+0x60>)
     42e:	4798      	blx	r3
				break;
     430:	e7dd      	b.n	3ee <handle_recvMode+0xa>
     432:	46c0      	nop			; (mov r8, r8)
     434:	0000aa58 	.word	0x0000aa58
     438:	00005db9 	.word	0x00005db9
     43c:	200008c4 	.word	0x200008c4
     440:	20000210 	.word	0x20000210
     444:	000042ed 	.word	0x000042ed
     448:	0000aa4c 	.word	0x0000aa4c
     44c:	20002206 	.word	0x20002206

00000450 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     450:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     452:	6883      	ldr	r3, [r0, #8]
     454:	7819      	ldrb	r1, [r3, #0]
     456:	4c0c      	ldr	r4, [pc, #48]	; (488 <handle_recvFrame+0x38>)
     458:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];	
     45a:	785a      	ldrb	r2, [r3, #1]
     45c:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     45e:	480b      	ldr	r0, [pc, #44]	; (48c <handle_recvFrame+0x3c>)
     460:	4b0b      	ldr	r3, [pc, #44]	; (490 <handle_recvFrame+0x40>)
     462:	4798      	blx	r3
	if(image_frame.height == 30 || image_frame.width == 30) {
     464:	7823      	ldrb	r3, [r4, #0]
     466:	2b1e      	cmp	r3, #30
     468:	d007      	beq.n	47a <handle_recvFrame+0x2a>
     46a:	4b07      	ldr	r3, [pc, #28]	; (488 <handle_recvFrame+0x38>)
     46c:	785b      	ldrb	r3, [r3, #1]
     46e:	2b1e      	cmp	r3, #30
     470:	d003      	beq.n	47a <handle_recvFrame+0x2a>
	receivedLine = 0;
     472:	2200      	movs	r2, #0
     474:	4b07      	ldr	r3, [pc, #28]	; (494 <handle_recvFrame+0x44>)
     476:	601a      	str	r2, [r3, #0]
}
     478:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     47a:	4807      	ldr	r0, [pc, #28]	; (498 <handle_recvFrame+0x48>)
     47c:	4b07      	ldr	r3, [pc, #28]	; (49c <handle_recvFrame+0x4c>)
     47e:	4798      	blx	r3
     480:	2202      	movs	r2, #2
     482:	4b07      	ldr	r3, [pc, #28]	; (4a0 <handle_recvFrame+0x50>)
     484:	701a      	strb	r2, [r3, #0]
     486:	e7f4      	b.n	472 <handle_recvFrame+0x22>
     488:	200008c0 	.word	0x200008c0
     48c:	0000aa40 	.word	0x0000aa40
     490:	00005c9d 	.word	0x00005c9d
     494:	2000221c 	.word	0x2000221c
     498:	200001fc 	.word	0x200001fc
     49c:	000042ed 	.word	0x000042ed
     4a0:	20002206 	.word	0x20002206

000004a4 <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4a6:	46ce      	mov	lr, r9
     4a8:	4647      	mov	r7, r8
     4aa:	b580      	push	{r7, lr}
	int packet_num = ind->data[0];
     4ac:	6883      	ldr	r3, [r0, #8]
     4ae:	781c      	ldrb	r4, [r3, #0]
     4b0:	0161      	lsls	r1, r4, #5
     4b2:	1b09      	subs	r1, r1, r4
     4b4:	4b22      	ldr	r3, [pc, #136]	; (540 <handle_recvLine+0x9c>)
     4b6:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     4b8:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     4ba:	6882      	ldr	r2, [r0, #8]
     4bc:	5cd2      	ldrb	r2, [r2, r3]
     4be:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     4c0:	3301      	adds	r3, #1
     4c2:	2b1f      	cmp	r3, #31
     4c4:	d1f9      	bne.n	4ba <handle_recvLine+0x16>
	if(packet_num == receivedLine) {
     4c6:	4b1f      	ldr	r3, [pc, #124]	; (544 <handle_recvLine+0xa0>)
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	429c      	cmp	r4, r3
     4cc:	d00c      	beq.n	4e8 <handle_recvLine+0x44>
	else if(packet_num == receivedLine - 1) {
     4ce:	3b01      	subs	r3, #1
     4d0:	429c      	cmp	r4, r3
     4d2:	d011      	beq.n	4f8 <handle_recvLine+0x54>
	if(receivedLine == image_frame.height) {
     4d4:	4b1c      	ldr	r3, [pc, #112]	; (548 <handle_recvLine+0xa4>)
     4d6:	781b      	ldrb	r3, [r3, #0]
     4d8:	4a1a      	ldr	r2, [pc, #104]	; (544 <handle_recvLine+0xa0>)
     4da:	6812      	ldr	r2, [r2, #0]
     4dc:	4293      	cmp	r3, r2
     4de:	d00f      	beq.n	500 <handle_recvLine+0x5c>
}
     4e0:	bc0c      	pop	{r2, r3}
     4e2:	4690      	mov	r8, r2
     4e4:	4699      	mov	r9, r3
     4e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     4e8:	4818      	ldr	r0, [pc, #96]	; (54c <handle_recvLine+0xa8>)
     4ea:	4b19      	ldr	r3, [pc, #100]	; (550 <handle_recvLine+0xac>)
     4ec:	4798      	blx	r3
		receivedLine++;
     4ee:	4a15      	ldr	r2, [pc, #84]	; (544 <handle_recvLine+0xa0>)
     4f0:	6813      	ldr	r3, [r2, #0]
     4f2:	3301      	adds	r3, #1
     4f4:	6013      	str	r3, [r2, #0]
     4f6:	e7ed      	b.n	4d4 <handle_recvLine+0x30>
		SYS_TimerStart(&sendN);
     4f8:	4816      	ldr	r0, [pc, #88]	; (554 <handle_recvLine+0xb0>)
     4fa:	4b15      	ldr	r3, [pc, #84]	; (550 <handle_recvLine+0xac>)
     4fc:	4798      	blx	r3
     4fe:	e7e9      	b.n	4d4 <handle_recvLine+0x30>
		my_state = RECVMODE;
     500:	2100      	movs	r1, #0
     502:	4a15      	ldr	r2, [pc, #84]	; (558 <handle_recvLine+0xb4>)
     504:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     506:	2b00      	cmp	r3, #0
     508:	ddea      	ble.n	4e0 <handle_recvLine+0x3c>
     50a:	4c0d      	ldr	r4, [pc, #52]	; (540 <handle_recvLine+0x9c>)
     50c:	2300      	movs	r3, #0
     50e:	4698      	mov	r8, r3
				printf("%2d", r_data[i][j]);
     510:	4e12      	ldr	r6, [pc, #72]	; (55c <handle_recvLine+0xb8>)
     512:	4f13      	ldr	r7, [pc, #76]	; (560 <handle_recvLine+0xbc>)
			printf("\n");
     514:	4b13      	ldr	r3, [pc, #76]	; (564 <handle_recvLine+0xc0>)
     516:	4699      	mov	r9, r3
     518:	0025      	movs	r5, r4
     51a:	351f      	adds	r5, #31
				printf("%2d", r_data[i][j]);
     51c:	7821      	ldrb	r1, [r4, #0]
     51e:	0030      	movs	r0, r6
     520:	47b8      	blx	r7
     522:	3401      	adds	r4, #1
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     524:	42ac      	cmp	r4, r5
     526:	d1f9      	bne.n	51c <handle_recvLine+0x78>
			printf("\n");
     528:	200a      	movs	r0, #10
     52a:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     52c:	2301      	movs	r3, #1
     52e:	469c      	mov	ip, r3
     530:	44e0      	add	r8, ip
     532:	002c      	movs	r4, r5
     534:	4b04      	ldr	r3, [pc, #16]	; (548 <handle_recvLine+0xa4>)
     536:	781b      	ldrb	r3, [r3, #0]
     538:	4543      	cmp	r3, r8
     53a:	dced      	bgt.n	518 <handle_recvLine+0x74>
     53c:	e7d0      	b.n	4e0 <handle_recvLine+0x3c>
     53e:	46c0      	nop			; (mov r8, r8)
     540:	200009c8 	.word	0x200009c8
     544:	2000221c 	.word	0x2000221c
     548:	200008c0 	.word	0x200008c0
     54c:	200001fc 	.word	0x200001fc
     550:	000042ed 	.word	0x000042ed
     554:	20000224 	.word	0x20000224
     558:	20002206 	.word	0x20002206
     55c:	0000aa48 	.word	0x0000aa48
     560:	00005c9d 	.word	0x00005c9d
     564:	00005cd1 	.word	0x00005cd1

00000568 <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     568:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     56a:	2280      	movs	r2, #128	; 0x80
     56c:	0312      	lsls	r2, r2, #12
     56e:	4b0a      	ldr	r3, [pc, #40]	; (598 <receivePKT+0x30>)
     570:	61da      	str	r2, [r3, #28]
	switch (my_state) {
     572:	4b0a      	ldr	r3, [pc, #40]	; (59c <receivePKT+0x34>)
     574:	781b      	ldrb	r3, [r3, #0]
     576:	2b01      	cmp	r3, #1
     578:	d008      	beq.n	58c <receivePKT+0x24>
     57a:	2b00      	cmp	r3, #0
     57c:	d003      	beq.n	586 <receivePKT+0x1e>
     57e:	2b02      	cmp	r3, #2
     580:	d007      	beq.n	592 <receivePKT+0x2a>
}
     582:	2001      	movs	r0, #1
     584:	bd10      	pop	{r4, pc}
			handle_recvMode(ind);
     586:	4b06      	ldr	r3, [pc, #24]	; (5a0 <receivePKT+0x38>)
     588:	4798      	blx	r3
			break;
     58a:	e7fa      	b.n	582 <receivePKT+0x1a>
			handle_recvFrame(ind);
     58c:	4b05      	ldr	r3, [pc, #20]	; (5a4 <receivePKT+0x3c>)
     58e:	4798      	blx	r3
			break;
     590:	e7f7      	b.n	582 <receivePKT+0x1a>
			handle_recvLine(ind);
     592:	4b05      	ldr	r3, [pc, #20]	; (5a8 <receivePKT+0x40>)
     594:	4798      	blx	r3
			break;
     596:	e7f4      	b.n	582 <receivePKT+0x1a>
     598:	41004400 	.word	0x41004400
     59c:	20002206 	.word	0x20002206
     5a0:	000003e5 	.word	0x000003e5
     5a4:	00000451 	.word	0x00000451
     5a8:	000004a5 	.word	0x000004a5

000005ac <radioInit>:

void radioInit(void) {
     5ac:	b510      	push	{r4, lr}
	artist_radio_configure();
     5ae:	4b12      	ldr	r3, [pc, #72]	; (5f8 <radioInit+0x4c>)
     5b0:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     5b2:	200b      	movs	r0, #11
     5b4:	4b11      	ldr	r3, [pc, #68]	; (5fc <radioInit+0x50>)
     5b6:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     5b8:	4811      	ldr	r0, [pc, #68]	; (600 <radioInit+0x54>)
     5ba:	4b12      	ldr	r3, [pc, #72]	; (604 <radioInit+0x58>)
     5bc:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     5be:	200e      	movs	r0, #14
     5c0:	4b11      	ldr	r3, [pc, #68]	; (608 <radioInit+0x5c>)
     5c2:	4798      	blx	r3
	PHY_SetRxState(true);
     5c4:	2001      	movs	r0, #1
     5c6:	4b11      	ldr	r3, [pc, #68]	; (60c <radioInit+0x60>)
     5c8:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     5ca:	4911      	ldr	r1, [pc, #68]	; (610 <radioInit+0x64>)
     5cc:	2001      	movs	r0, #1
     5ce:	4b11      	ldr	r3, [pc, #68]	; (614 <radioInit+0x68>)
     5d0:	4798      	blx	r3
	
	sendL.interval = 100;
     5d2:	4b11      	ldr	r3, [pc, #68]	; (618 <radioInit+0x6c>)
     5d4:	2164      	movs	r1, #100	; 0x64
     5d6:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     5d8:	2200      	movs	r2, #0
     5da:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     5dc:	480f      	ldr	r0, [pc, #60]	; (61c <radioInit+0x70>)
     5de:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     5e0:	4b0f      	ldr	r3, [pc, #60]	; (620 <radioInit+0x74>)
     5e2:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     5e4:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     5e6:	480f      	ldr	r0, [pc, #60]	; (624 <radioInit+0x78>)
     5e8:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     5ea:	4b0f      	ldr	r3, [pc, #60]	; (628 <radioInit+0x7c>)
     5ec:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     5ee:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     5f0:	4a0e      	ldr	r2, [pc, #56]	; (62c <radioInit+0x80>)
     5f2:	611a      	str	r2, [r3, #16]
}
     5f4:	bd10      	pop	{r4, pc}
     5f6:	46c0      	nop			; (mov r8, r8)
     5f8:	00000391 	.word	0x00000391
     5fc:	00002d99 	.word	0x00002d99
     600:	00004567 	.word	0x00004567
     604:	00002dad 	.word	0x00002dad
     608:	00004015 	.word	0x00004015
     60c:	00004001 	.word	0x00004001
     610:	00000569 	.word	0x00000569
     614:	00002dc1 	.word	0x00002dc1
     618:	200001fc 	.word	0x200001fc
     61c:	000002c5 	.word	0x000002c5
     620:	20000224 	.word	0x20000224
     624:	00000309 	.word	0x00000309
     628:	20000210 	.word	0x20000210
     62c:	0000034d 	.word	0x0000034d

00000630 <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     630:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     632:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     634:	2300      	movs	r3, #0
     636:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     638:	2300      	movs	r3, #0
     63a:	6043      	str	r3, [r0, #4]
}
     63c:	4770      	bx	lr
	...

00000640 <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     640:	b5f0      	push	{r4, r5, r6, r7, lr}
     642:	b085      	sub	sp, #20
	config->input_pull = PORT_PIN_PULL_UP;
     644:	a903      	add	r1, sp, #12
     646:	2201      	movs	r2, #1
     648:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     64a:	2300      	movs	r3, #0
     64c:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     64e:	ad02      	add	r5, sp, #8
     650:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     652:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     654:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     656:	4668      	mov	r0, sp
     658:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     65a:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     65c:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     65e:	ac01      	add	r4, sp, #4
     660:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     662:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     664:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     666:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     668:	4f09      	ldr	r7, [pc, #36]	; (690 <artist_ultrasonic_gpio_init+0x50>)
     66a:	33b5      	adds	r3, #181	; 0xb5
     66c:	5cf8      	ldrb	r0, [r7, r3]
     66e:	4e09      	ldr	r6, [pc, #36]	; (694 <artist_ultrasonic_gpio_init+0x54>)
     670:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     672:	23b4      	movs	r3, #180	; 0xb4
     674:	5cf8      	ldrb	r0, [r7, r3]
     676:	0029      	movs	r1, r5
     678:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     67a:	23bc      	movs	r3, #188	; 0xbc
     67c:	5cf8      	ldrb	r0, [r7, r3]
     67e:	0021      	movs	r1, r4
     680:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     682:	23c4      	movs	r3, #196	; 0xc4
     684:	5cf8      	ldrb	r0, [r7, r3]
     686:	4669      	mov	r1, sp
     688:	47b0      	blx	r6
}
     68a:	b005      	add	sp, #20
     68c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     68e:	46c0      	nop			; (mov r8, r8)
     690:	200008c4 	.word	0x200008c4
     694:	00001035 	.word	0x00001035

00000698 <artist_print_ultrasonic_value>:
	else if (FILTER_VAL < 0)	FILTER_VAL = 0;

	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
}

void artist_print_ultrasonic_value() {
     698:	b5f0      	push	{r4, r5, r6, r7, lr}
     69a:	b085      	sub	sp, #20
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
     69c:	4d0b      	ldr	r5, [pc, #44]	; (6cc <artist_print_ultrasonic_value+0x34>)
	printf("%5.2f, %5.2f, %5.2f\n", 
     69e:	4c0c      	ldr	r4, [pc, #48]	; (6d0 <artist_print_ultrasonic_value+0x38>)
     6a0:	23d0      	movs	r3, #208	; 0xd0
     6a2:	58e8      	ldr	r0, [r5, r3]
     6a4:	47a0      	blx	r4
     6a6:	0006      	movs	r6, r0
     6a8:	000f      	movs	r7, r1
				artist_front.center_distance, 
				artist_front.right_distance);  
     6aa:	23d4      	movs	r3, #212	; 0xd4
	printf("%5.2f, %5.2f, %5.2f\n", 
     6ac:	58e8      	ldr	r0, [r5, r3]
     6ae:	47a0      	blx	r4
     6b0:	9002      	str	r0, [sp, #8]
     6b2:	9103      	str	r1, [sp, #12]
				artist_front.center_distance, 
     6b4:	23cc      	movs	r3, #204	; 0xcc
	printf("%5.2f, %5.2f, %5.2f\n", 
     6b6:	58e8      	ldr	r0, [r5, r3]
     6b8:	47a0      	blx	r4
     6ba:	9000      	str	r0, [sp, #0]
     6bc:	9101      	str	r1, [sp, #4]
     6be:	0032      	movs	r2, r6
     6c0:	003b      	movs	r3, r7
     6c2:	4804      	ldr	r0, [pc, #16]	; (6d4 <artist_print_ultrasonic_value+0x3c>)
     6c4:	4904      	ldr	r1, [pc, #16]	; (6d8 <artist_print_ultrasonic_value+0x40>)
     6c6:	4788      	blx	r1
}
     6c8:	b005      	add	sp, #20
     6ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6cc:	200008c4 	.word	0x200008c4
     6d0:	0000a7d9 	.word	0x0000a7d9
     6d4:	0000aa64 	.word	0x0000aa64
     6d8:	00005c9d 	.word	0x00005c9d

000006dc <artist_ultrasonic_get_value>:
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     6de:	b083      	sub	sp, #12
     6e0:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     6e2:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6e4:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     6e6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     6e8:	2900      	cmp	r1, #0
     6ea:	d104      	bne.n	6f6 <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     6ec:	0953      	lsrs	r3, r2, #5
     6ee:	01db      	lsls	r3, r3, #7
     6f0:	495c      	ldr	r1, [pc, #368]	; (864 <artist_ultrasonic_get_value+0x188>)
     6f2:	468c      	mov	ip, r1
     6f4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     6f6:	211f      	movs	r1, #31
     6f8:	4011      	ands	r1, r2
     6fa:	2201      	movs	r2, #1
     6fc:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     6fe:	615a      	str	r2, [r3, #20]
	delay_us(40);
     700:	2028      	movs	r0, #40	; 0x28
     702:	4b59      	ldr	r3, [pc, #356]	; (868 <artist_ultrasonic_get_value+0x18c>)
     704:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     706:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     708:	09d1      	lsrs	r1, r2, #7
		return NULL;
     70a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     70c:	2900      	cmp	r1, #0
     70e:	d104      	bne.n	71a <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     710:	0953      	lsrs	r3, r2, #5
     712:	01db      	lsls	r3, r3, #7
     714:	4953      	ldr	r1, [pc, #332]	; (864 <artist_ultrasonic_get_value+0x188>)
     716:	468c      	mov	ip, r1
     718:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     71a:	211f      	movs	r1, #31
     71c:	4011      	ands	r1, r2
     71e:	2201      	movs	r2, #1
     720:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     722:	619a      	str	r2, [r3, #24]
	delay_us(10);
     724:	200a      	movs	r0, #10
     726:	4b50      	ldr	r3, [pc, #320]	; (868 <artist_ultrasonic_get_value+0x18c>)
     728:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     72a:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     72c:	09d1      	lsrs	r1, r2, #7
		return NULL;
     72e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     730:	2900      	cmp	r1, #0
     732:	d104      	bne.n	73e <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     734:	0953      	lsrs	r3, r2, #5
     736:	01db      	lsls	r3, r3, #7
     738:	494a      	ldr	r1, [pc, #296]	; (864 <artist_ultrasonic_get_value+0x188>)
     73a:	468c      	mov	ip, r1
     73c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     73e:	211f      	movs	r1, #31
     740:	4011      	ands	r1, r2
     742:	2201      	movs	r2, #1
     744:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     746:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     748:	4b48      	ldr	r3, [pc, #288]	; (86c <artist_ultrasonic_get_value+0x190>)
     74a:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     74c:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     74e:	b25b      	sxtb	r3, r3
     750:	2b00      	cmp	r3, #0
     752:	dbfb      	blt.n	74c <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     754:	2300      	movs	r3, #0
     756:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     758:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     75a:	b25b      	sxtb	r3, r3
     75c:	2b00      	cmp	r3, #0
     75e:	dbfb      	blt.n	758 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     760:	2340      	movs	r3, #64	; 0x40
     762:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     764:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     766:	221f      	movs	r2, #31
     768:	401a      	ands	r2, r3
     76a:	2001      	movs	r0, #1
     76c:	4090      	lsls	r0, r2
     76e:	09da      	lsrs	r2, r3, #7
     770:	2100      	movs	r1, #0
     772:	2a00      	cmp	r2, #0
     774:	d104      	bne.n	780 <artist_ultrasonic_get_value+0xa4>
     776:	0959      	lsrs	r1, r3, #5
     778:	01c9      	lsls	r1, r1, #7
     77a:	4b3a      	ldr	r3, [pc, #232]	; (864 <artist_ultrasonic_get_value+0x188>)
     77c:	469c      	mov	ip, r3
     77e:	4461      	add	r1, ip
     780:	4b3b      	ldr	r3, [pc, #236]	; (870 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     782:	6a0a      	ldr	r2, [r1, #32]
     784:	4202      	tst	r2, r0
     786:	d105      	bne.n	794 <artist_ultrasonic_get_value+0xb8>
     788:	3b01      	subs	r3, #1
     78a:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     78c:	2b00      	cmp	r3, #0
     78e:	d1f8      	bne.n	782 <artist_ultrasonic_get_value+0xa6>
     790:	6860      	ldr	r0, [r4, #4]
     792:	e062      	b.n	85a <artist_ultrasonic_get_value+0x17e>
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     794:	4835      	ldr	r0, [pc, #212]	; (86c <artist_ultrasonic_get_value+0x190>)
     796:	4b37      	ldr	r3, [pc, #220]	; (874 <artist_ultrasonic_get_value+0x198>)
     798:	4798      	blx	r3
     79a:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     79c:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     79e:	221f      	movs	r2, #31
     7a0:	401a      	ands	r2, r3
     7a2:	2001      	movs	r0, #1
     7a4:	4090      	lsls	r0, r2
     7a6:	09da      	lsrs	r2, r3, #7
     7a8:	2100      	movs	r1, #0
     7aa:	2a00      	cmp	r2, #0
     7ac:	d104      	bne.n	7b8 <artist_ultrasonic_get_value+0xdc>
     7ae:	0959      	lsrs	r1, r3, #5
     7b0:	01c9      	lsls	r1, r1, #7
     7b2:	4b2c      	ldr	r3, [pc, #176]	; (864 <artist_ultrasonic_get_value+0x188>)
     7b4:	469c      	mov	ip, r3
     7b6:	4461      	add	r1, ip
     7b8:	4b2d      	ldr	r3, [pc, #180]	; (870 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     7ba:	6a0a      	ldr	r2, [r1, #32]
     7bc:	4202      	tst	r2, r0
     7be:	d005      	beq.n	7cc <artist_ultrasonic_get_value+0xf0>
     7c0:	3b01      	subs	r3, #1
     7c2:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     7c4:	2b00      	cmp	r3, #0
     7c6:	d1f8      	bne.n	7ba <artist_ultrasonic_get_value+0xde>
     7c8:	6860      	ldr	r0, [r4, #4]
     7ca:	e046      	b.n	85a <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     7cc:	4e27      	ldr	r6, [pc, #156]	; (86c <artist_ultrasonic_get_value+0x190>)
     7ce:	0030      	movs	r0, r6
     7d0:	4b28      	ldr	r3, [pc, #160]	; (874 <artist_ultrasonic_get_value+0x198>)
     7d2:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7d4:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7d6:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     7d8:	b25b      	sxtb	r3, r3
     7da:	2b00      	cmp	r3, #0
     7dc:	dbfb      	blt.n	7d6 <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     7de:	2380      	movs	r3, #128	; 0x80
     7e0:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     7e2:	0400      	lsls	r0, r0, #16
     7e4:	0c00      	lsrs	r0, r0, #16
     7e6:	042d      	lsls	r5, r5, #16
     7e8:	0c2d      	lsrs	r5, r5, #16
     7ea:	1b40      	subs	r0, r0, r5
     7ec:	4f22      	ldr	r7, [pc, #136]	; (878 <artist_ultrasonic_get_value+0x19c>)
     7ee:	47b8      	blx	r7
     7f0:	4b22      	ldr	r3, [pc, #136]	; (87c <artist_ultrasonic_get_value+0x1a0>)
     7f2:	4798      	blx	r3
     7f4:	4a22      	ldr	r2, [pc, #136]	; (880 <artist_ultrasonic_get_value+0x1a4>)
     7f6:	4b23      	ldr	r3, [pc, #140]	; (884 <artist_ultrasonic_get_value+0x1a8>)
     7f8:	4d23      	ldr	r5, [pc, #140]	; (888 <artist_ultrasonic_get_value+0x1ac>)
     7fa:	47a8      	blx	r5
     7fc:	4b23      	ldr	r3, [pc, #140]	; (88c <artist_ultrasonic_get_value+0x1b0>)
     7fe:	4798      	blx	r3
     800:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     802:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     804:	78a6      	ldrb	r6, [r4, #2]
     806:	0030      	movs	r0, r6
     808:	47b8      	blx	r7
     80a:	1c07      	adds	r7, r0, #0
     80c:	1c01      	adds	r1, r0, #0
     80e:	1c28      	adds	r0, r5, #0
     810:	4b1f      	ldr	r3, [pc, #124]	; (890 <artist_ultrasonic_get_value+0x1b4>)
     812:	4798      	blx	r3
     814:	1c01      	adds	r1, r0, #0
     816:	9801      	ldr	r0, [sp, #4]
     818:	4b1e      	ldr	r3, [pc, #120]	; (894 <artist_ultrasonic_get_value+0x1b8>)
     81a:	4798      	blx	r3
     81c:	2800      	cmp	r0, #0
     81e:	d109      	bne.n	834 <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     820:	1c39      	adds	r1, r7, #0
     822:	1c28      	adds	r0, r5, #0
     824:	4b1c      	ldr	r3, [pc, #112]	; (898 <artist_ultrasonic_get_value+0x1bc>)
     826:	4798      	blx	r3
     828:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     82a:	9801      	ldr	r0, [sp, #4]
     82c:	4b1b      	ldr	r3, [pc, #108]	; (89c <artist_ultrasonic_get_value+0x1c0>)
     82e:	4798      	blx	r3
     830:	2800      	cmp	r0, #0
     832:	d005      	beq.n	840 <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     834:	1c73      	adds	r3, r6, #1
     836:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     838:	2b03      	cmp	r3, #3
     83a:	d810      	bhi.n	85e <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     83c:	70a3      	strb	r3, [r4, #2]
			new = old;
     83e:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     840:	4f13      	ldr	r7, [pc, #76]	; (890 <artist_ultrasonic_get_value+0x1b4>)
     842:	4917      	ldr	r1, [pc, #92]	; (8a0 <artist_ultrasonic_get_value+0x1c4>)
     844:	9801      	ldr	r0, [sp, #4]
     846:	47b8      	blx	r7
     848:	1c06      	adds	r6, r0, #0
     84a:	4916      	ldr	r1, [pc, #88]	; (8a4 <artist_ultrasonic_get_value+0x1c8>)
     84c:	1c28      	adds	r0, r5, #0
     84e:	47b8      	blx	r7
     850:	1c01      	adds	r1, r0, #0
     852:	1c30      	adds	r0, r6, #0
     854:	4b14      	ldr	r3, [pc, #80]	; (8a8 <artist_ultrasonic_get_value+0x1cc>)
     856:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     858:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     85a:	b003      	add	sp, #12
     85c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     85e:	2300      	movs	r3, #0
     860:	70a3      	strb	r3, [r4, #2]
     862:	e7ed      	b.n	840 <artist_ultrasonic_get_value+0x164>
     864:	41004400 	.word	0x41004400
     868:	00000cf5 	.word	0x00000cf5
     86c:	200008c4 	.word	0x200008c4
     870:	0000ff01 	.word	0x0000ff01
     874:	00002b11 	.word	0x00002b11
     878:	00008be9 	.word	0x00008be9
     87c:	0000a7d9 	.word	0x0000a7d9
     880:	b020c49c 	.word	0xb020c49c
     884:	3f916872 	.word	0x3f916872
     888:	00009b11 	.word	0x00009b11
     88c:	0000a87d 	.word	0x0000a87d
     890:	000089a9 	.word	0x000089a9
     894:	00008229 	.word	0x00008229
     898:	000085c9 	.word	0x000085c9
     89c:	00008201 	.word	0x00008201
     8a0:	3ecccccc 	.word	0x3ecccccc
     8a4:	3f19999a 	.word	0x3f19999a
     8a8:	000082a5 	.word	0x000082a5

000008ac <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     8ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     8ae:	46c6      	mov	lr, r8
     8b0:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     8b2:	0080      	lsls	r0, r0, #2
     8b4:	4b0e      	ldr	r3, [pc, #56]	; (8f0 <_tcc_interrupt_handler+0x44>)
     8b6:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     8b8:	683b      	ldr	r3, [r7, #0]
     8ba:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     8be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     8c0:	4013      	ands	r3, r2
     8c2:	401e      	ands	r6, r3
     8c4:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     8c6:	4b0b      	ldr	r3, [pc, #44]	; (8f4 <_tcc_interrupt_handler+0x48>)
     8c8:	4698      	mov	r8, r3
     8ca:	e002      	b.n	8d2 <_tcc_interrupt_handler+0x26>
     8cc:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     8ce:	2c30      	cmp	r4, #48	; 0x30
     8d0:	d00a      	beq.n	8e8 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     8d2:	4643      	mov	r3, r8
     8d4:	58e5      	ldr	r5, [r4, r3]
     8d6:	4235      	tst	r5, r6
     8d8:	d0f8      	beq.n	8cc <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     8da:	193b      	adds	r3, r7, r4
     8dc:	685b      	ldr	r3, [r3, #4]
     8de:	0038      	movs	r0, r7
     8e0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     8e2:	683b      	ldr	r3, [r7, #0]
     8e4:	62dd      	str	r5, [r3, #44]	; 0x2c
     8e6:	e7f1      	b.n	8cc <_tcc_interrupt_handler+0x20>
		}
	}
}
     8e8:	bc04      	pop	{r2}
     8ea:	4690      	mov	r8, r2
     8ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8ee:	46c0      	nop			; (mov r8, r8)
     8f0:	20002228 	.word	0x20002228
     8f4:	0000aa7c 	.word	0x0000aa7c

000008f8 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     8f8:	b510      	push	{r4, lr}
     8fa:	2000      	movs	r0, #0
     8fc:	4b01      	ldr	r3, [pc, #4]	; (904 <TCC0_Handler+0xc>)
     8fe:	4798      	blx	r3
     900:	bd10      	pop	{r4, pc}
     902:	46c0      	nop			; (mov r8, r8)
     904:	000008ad 	.word	0x000008ad

00000908 <TCC1_Handler>:
     908:	b510      	push	{r4, lr}
     90a:	2001      	movs	r0, #1
     90c:	4b01      	ldr	r3, [pc, #4]	; (914 <TCC1_Handler+0xc>)
     90e:	4798      	blx	r3
     910:	bd10      	pop	{r4, pc}
     912:	46c0      	nop			; (mov r8, r8)
     914:	000008ad 	.word	0x000008ad

00000918 <TCC2_Handler>:
     918:	b510      	push	{r4, lr}
     91a:	2002      	movs	r0, #2
     91c:	4b01      	ldr	r3, [pc, #4]	; (924 <TCC2_Handler+0xc>)
     91e:	4798      	blx	r3
     920:	bd10      	pop	{r4, pc}
     922:	46c0      	nop			; (mov r8, r8)
     924:	000008ad 	.word	0x000008ad

00000928 <usart_write_callback>:
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
void usart_write_callback(struct usart_module *const usart_module){}
     928:	4770      	bx	lr
	...

0000092c <usart_read_callback>:
{
     92c:	b510      	push	{r4, lr}
     92e:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     930:	4b0b      	ldr	r3, [pc, #44]	; (960 <usart_read_callback+0x34>)
     932:	781b      	ldrb	r3, [r3, #0]
     934:	b2db      	uxtb	r3, r3
     936:	2b20      	cmp	r3, #32
     938:	d00b      	beq.n	952 <usart_read_callback+0x26>
     93a:	2b77      	cmp	r3, #119	; 0x77
     93c:	d103      	bne.n	946 <usart_read_callback+0x1a>
		usart_write_buffer_job(usart_instance, "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     93e:	2205      	movs	r2, #5
     940:	4908      	ldr	r1, [pc, #32]	; (964 <usart_read_callback+0x38>)
     942:	4b09      	ldr	r3, [pc, #36]	; (968 <usart_read_callback+0x3c>)
     944:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
     946:	2205      	movs	r2, #5
     948:	4905      	ldr	r1, [pc, #20]	; (960 <usart_read_callback+0x34>)
     94a:	0020      	movs	r0, r4
     94c:	4b07      	ldr	r3, [pc, #28]	; (96c <usart_read_callback+0x40>)
     94e:	4798      	blx	r3
}
     950:	bd10      	pop	{r4, pc}
		usart_write_buffer_job(usart_instance, "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     952:	2205      	movs	r2, #5
     954:	4903      	ldr	r1, [pc, #12]	; (964 <usart_read_callback+0x38>)
     956:	3108      	adds	r1, #8
     958:	4b03      	ldr	r3, [pc, #12]	; (968 <usart_read_callback+0x3c>)
     95a:	4798      	blx	r3
		break;
     95c:	e7f3      	b.n	946 <usart_read_callback+0x1a>
     95e:	46c0      	nop			; (mov r8, r8)
     960:	20002200 	.word	0x20002200
     964:	0000aaac 	.word	0x0000aaac
     968:	00001d55 	.word	0x00001d55
     96c:	00001d75 	.word	0x00001d75

00000970 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     970:	b570      	push	{r4, r5, r6, lr}
     972:	b082      	sub	sp, #8
     974:	0005      	movs	r5, r0
     976:	000e      	movs	r6, r1
	uint16_t temp = 0;
     978:	2200      	movs	r2, #0
     97a:	466b      	mov	r3, sp
     97c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     97e:	4c06      	ldr	r4, [pc, #24]	; (998 <usart_serial_getchar+0x28>)
     980:	466b      	mov	r3, sp
     982:	1d99      	adds	r1, r3, #6
     984:	0028      	movs	r0, r5
     986:	47a0      	blx	r4
     988:	2800      	cmp	r0, #0
     98a:	d1f9      	bne.n	980 <usart_serial_getchar+0x10>

	*c = temp;
     98c:	466b      	mov	r3, sp
     98e:	3306      	adds	r3, #6
     990:	881b      	ldrh	r3, [r3, #0]
     992:	7033      	strb	r3, [r6, #0]
}
     994:	b002      	add	sp, #8
     996:	bd70      	pop	{r4, r5, r6, pc}
     998:	00001c41 	.word	0x00001c41

0000099c <usart_serial_putchar>:
{
     99c:	b570      	push	{r4, r5, r6, lr}
     99e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     9a0:	b28c      	uxth	r4, r1
     9a2:	4e03      	ldr	r6, [pc, #12]	; (9b0 <usart_serial_putchar+0x14>)
     9a4:	0021      	movs	r1, r4
     9a6:	0028      	movs	r0, r5
     9a8:	47b0      	blx	r6
     9aa:	2800      	cmp	r0, #0
     9ac:	d1fa      	bne.n	9a4 <usart_serial_putchar+0x8>
}
     9ae:	bd70      	pop	{r4, r5, r6, pc}
     9b0:	00001c15 	.word	0x00001c15

000009b4 <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
     9b4:	b510      	push	{r4, lr}
     9b6:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     9b8:	aa01      	add	r2, sp, #4
     9ba:	2300      	movs	r3, #0
     9bc:	2100      	movs	r1, #0
     9be:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     9c0:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     9c2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     9c4:	2000      	movs	r0, #0
     9c6:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     9c8:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     9ca:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     9cc:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     9ce:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     9d0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     9d2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     9d4:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     9d6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     9d8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     9da:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     9dc:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     9de:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     9e0:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
     9e2:	3303      	adds	r3, #3
     9e4:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     9e6:	23c0      	movs	r3, #192	; 0xc0
     9e8:	009b      	lsls	r3, r3, #2
     9ea:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     9ec:	2301      	movs	r3, #1
     9ee:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     9f0:	4c07      	ldr	r4, [pc, #28]	; (a10 <artist_ultrasonic_tc_configure+0x5c>)
     9f2:	4908      	ldr	r1, [pc, #32]	; (a14 <artist_ultrasonic_tc_configure+0x60>)
     9f4:	0020      	movs	r0, r4
     9f6:	4b08      	ldr	r3, [pc, #32]	; (a18 <artist_ultrasonic_tc_configure+0x64>)
     9f8:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9fa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9fc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     9fe:	b25b      	sxtb	r3, r3
     a00:	2b00      	cmp	r3, #0
     a02:	dbfb      	blt.n	9fc <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     a04:	8813      	ldrh	r3, [r2, #0]
     a06:	2102      	movs	r1, #2
     a08:	430b      	orrs	r3, r1
     a0a:	8013      	strh	r3, [r2, #0]
}
     a0c:	b00e      	add	sp, #56	; 0x38
     a0e:	bd10      	pop	{r4, pc}
     a10:	200008c4 	.word	0x200008c4
     a14:	42003000 	.word	0x42003000
     a18:	000028d5 	.word	0x000028d5

00000a1c <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     a1c:	b570      	push	{r4, r5, r6, lr}
     a1e:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     a20:	2200      	movs	r2, #0
     a22:	4906      	ldr	r1, [pc, #24]	; (a3c <configure_usart_callbacks+0x20>)
     a24:	4d06      	ldr	r5, [pc, #24]	; (a40 <configure_usart_callbacks+0x24>)
     a26:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     a28:	2201      	movs	r2, #1
     a2a:	4906      	ldr	r1, [pc, #24]	; (a44 <configure_usart_callbacks+0x28>)
     a2c:	0020      	movs	r0, r4
     a2e:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     a30:	2231      	movs	r2, #49	; 0x31
     a32:	5ca3      	ldrb	r3, [r4, r2]
     a34:	2103      	movs	r1, #3
     a36:	430b      	orrs	r3, r1
     a38:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     a3a:	bd70      	pop	{r4, r5, r6, pc}
     a3c:	00000929 	.word	0x00000929
     a40:	00001d3d 	.word	0x00001d3d
     a44:	0000092d 	.word	0x0000092d

00000a48 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     a48:	b570      	push	{r4, r5, r6, lr}
     a4a:	b090      	sub	sp, #64	; 0x40
     a4c:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     a4e:	2380      	movs	r3, #128	; 0x80
     a50:	05db      	lsls	r3, r3, #23
     a52:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     a54:	2300      	movs	r3, #0
     a56:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     a58:	22ff      	movs	r2, #255	; 0xff
     a5a:	4669      	mov	r1, sp
     a5c:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     a5e:	2200      	movs	r2, #0
     a60:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     a62:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     a64:	2196      	movs	r1, #150	; 0x96
     a66:	0189      	lsls	r1, r1, #6
     a68:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     a6a:	2101      	movs	r1, #1
     a6c:	2024      	movs	r0, #36	; 0x24
     a6e:	466d      	mov	r5, sp
     a70:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     a72:	3001      	adds	r0, #1
     a74:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     a76:	3125      	adds	r1, #37	; 0x25
     a78:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     a7a:	3101      	adds	r1, #1
     a7c:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     a7e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     a80:	3105      	adds	r1, #5
     a82:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     a84:	3101      	adds	r1, #1
     a86:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     a88:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     a8a:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     a8c:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     a8e:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     a90:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     a92:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     a94:	2313      	movs	r3, #19
     a96:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     a98:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     a9a:	2380      	movs	r3, #128	; 0x80
     a9c:	035b      	lsls	r3, r3, #13
     a9e:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     aa0:	4b1e      	ldr	r3, [pc, #120]	; (b1c <artist_usart_configure+0xd4>)
     aa2:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     aa4:	4b1e      	ldr	r3, [pc, #120]	; (b20 <artist_usart_configure+0xd8>)
     aa6:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     aa8:	2301      	movs	r3, #1
     aaa:	425b      	negs	r3, r3
     aac:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     aae:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     ab0:	4e1c      	ldr	r6, [pc, #112]	; (b24 <artist_usart_configure+0xdc>)
     ab2:	4d1d      	ldr	r5, [pc, #116]	; (b28 <artist_usart_configure+0xe0>)
     ab4:	466a      	mov	r2, sp
     ab6:	0031      	movs	r1, r6
     ab8:	0020      	movs	r0, r4
     aba:	47a8      	blx	r5
     abc:	2800      	cmp	r0, #0
     abe:	d1f9      	bne.n	ab4 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ac0:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     ac2:	0028      	movs	r0, r5
     ac4:	4b19      	ldr	r3, [pc, #100]	; (b2c <artist_usart_configure+0xe4>)
     ac6:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ac8:	231f      	movs	r3, #31
     aca:	4018      	ands	r0, r3
     acc:	3b1e      	subs	r3, #30
     ace:	4083      	lsls	r3, r0
     ad0:	4a17      	ldr	r2, [pc, #92]	; (b30 <artist_usart_configure+0xe8>)
     ad2:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ad4:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     ad6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ad8:	2b00      	cmp	r3, #0
     ada:	d1fc      	bne.n	ad6 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     adc:	682b      	ldr	r3, [r5, #0]
     ade:	2202      	movs	r2, #2
     ae0:	4313      	orrs	r3, r2
     ae2:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     ae4:	0020      	movs	r0, r4
     ae6:	4b13      	ldr	r3, [pc, #76]	; (b34 <artist_usart_configure+0xec>)
     ae8:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     aea:	4b13      	ldr	r3, [pc, #76]	; (b38 <artist_usart_configure+0xf0>)
     aec:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     aee:	4a13      	ldr	r2, [pc, #76]	; (b3c <artist_usart_configure+0xf4>)
     af0:	4b13      	ldr	r3, [pc, #76]	; (b40 <artist_usart_configure+0xf8>)
     af2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     af4:	4a13      	ldr	r2, [pc, #76]	; (b44 <artist_usart_configure+0xfc>)
     af6:	4b14      	ldr	r3, [pc, #80]	; (b48 <artist_usart_configure+0x100>)
     af8:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     afa:	466a      	mov	r2, sp
     afc:	4909      	ldr	r1, [pc, #36]	; (b24 <artist_usart_configure+0xdc>)
     afe:	0020      	movs	r0, r4
     b00:	4b09      	ldr	r3, [pc, #36]	; (b28 <artist_usart_configure+0xe0>)
     b02:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     b04:	4d11      	ldr	r5, [pc, #68]	; (b4c <artist_usart_configure+0x104>)
     b06:	682b      	ldr	r3, [r5, #0]
     b08:	6898      	ldr	r0, [r3, #8]
     b0a:	2100      	movs	r1, #0
     b0c:	4c10      	ldr	r4, [pc, #64]	; (b50 <artist_usart_configure+0x108>)
     b0e:	47a0      	blx	r4
	setbuf(stdin, NULL);
     b10:	682b      	ldr	r3, [r5, #0]
     b12:	6858      	ldr	r0, [r3, #4]
     b14:	2100      	movs	r1, #0
     b16:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     b18:	b010      	add	sp, #64	; 0x40
     b1a:	bd70      	pop	{r4, r5, r6, pc}
     b1c:	00040003 	.word	0x00040003
     b20:	00050003 	.word	0x00050003
     b24:	42000800 	.word	0x42000800
     b28:	000018d5 	.word	0x000018d5
     b2c:	0000148d 	.word	0x0000148d
     b30:	e000e100 	.word	0xe000e100
     b34:	00000a1d 	.word	0x00000a1d
     b38:	200022a4 	.word	0x200022a4
     b3c:	0000099d 	.word	0x0000099d
     b40:	200022a0 	.word	0x200022a0
     b44:	00000971 	.word	0x00000971
     b48:	2000229c 	.word	0x2000229c
     b4c:	2000000c 	.word	0x2000000c
     b50:	00005e45 	.word	0x00005e45

00000b54 <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     b54:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     b56:	4e09      	ldr	r6, [pc, #36]	; (b7c <artist_ultrasonic_update+0x28>)
     b58:	0030      	movs	r0, r6
     b5a:	4d09      	ldr	r5, [pc, #36]	; (b80 <artist_ultrasonic_update+0x2c>)
     b5c:	47a8      	blx	r5
     b5e:	0034      	movs	r4, r6
     b60:	3cb4      	subs	r4, #180	; 0xb4
     b62:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     b64:	0020      	movs	r0, r4
     b66:	30c4      	adds	r0, #196	; 0xc4
     b68:	47a8      	blx	r5
     b6a:	23d4      	movs	r3, #212	; 0xd4
     b6c:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     b6e:	0020      	movs	r0, r4
     b70:	30bc      	adds	r0, #188	; 0xbc
     b72:	47a8      	blx	r5
     b74:	23d0      	movs	r3, #208	; 0xd0
     b76:	50e0      	str	r0, [r4, r3]
}
     b78:	bd70      	pop	{r4, r5, r6, pc}
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	20000978 	.word	0x20000978
     b80:	000006dd 	.word	0x000006dd

00000b84 <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
     b84:	b510      	push	{r4, lr}
     b86:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     b88:	aa01      	add	r2, sp, #4
     b8a:	2300      	movs	r3, #0
     b8c:	2100      	movs	r1, #0
     b8e:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     b90:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     b92:	2000      	movs	r0, #0
     b94:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     b96:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     b98:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     b9a:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     b9c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     b9e:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     ba0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     ba2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ba4:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ba6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ba8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     baa:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     bac:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     bae:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     bb0:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     bb2:	3304      	adds	r3, #4
     bb4:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     bb6:	3b01      	subs	r3, #1
     bb8:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     bba:	23e0      	movs	r3, #224	; 0xe0
     bbc:	00db      	lsls	r3, r3, #3
     bbe:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     bc0:	2132      	movs	r1, #50	; 0x32
     bc2:	2329      	movs	r3, #41	; 0x29
     bc4:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     bc6:	4c08      	ldr	r4, [pc, #32]	; (be8 <artist_scheduler_tc_configure+0x64>)
     bc8:	4908      	ldr	r1, [pc, #32]	; (bec <artist_scheduler_tc_configure+0x68>)
     bca:	0020      	movs	r0, r4
     bcc:	4b08      	ldr	r3, [pc, #32]	; (bf0 <artist_scheduler_tc_configure+0x6c>)
     bce:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     bd0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     bd2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     bd4:	b25b      	sxtb	r3, r3
     bd6:	2b00      	cmp	r3, #0
     bd8:	dbfb      	blt.n	bd2 <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     bda:	8813      	ldrh	r3, [r2, #0]
     bdc:	2102      	movs	r1, #2
     bde:	430b      	orrs	r3, r1
     be0:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     be2:	b00e      	add	sp, #56	; 0x38
     be4:	bd10      	pop	{r4, pc}
     be6:	46c0      	nop			; (mov r8, r8)
     be8:	200008e0 	.word	0x200008e0
     bec:	42003400 	.word	0x42003400
     bf0:	000028d5 	.word	0x000028d5

00000bf4 <do_state_maze>:


enum artist_state do_state_maze() {
     bf4:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
     bf6:	4a0e      	ldr	r2, [pc, #56]	; (c30 <do_state_maze+0x3c>)
     bf8:	8813      	ldrh	r3, [r2, #0]
     bfa:	3301      	adds	r3, #1
     bfc:	b29b      	uxth	r3, r3
     bfe:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
     c00:	2b05      	cmp	r3, #5
     c02:	d808      	bhi.n	c16 <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
     c04:	4a0b      	ldr	r2, [pc, #44]	; (c34 <do_state_maze+0x40>)
     c06:	8813      	ldrh	r3, [r2, #0]
     c08:	3301      	adds	r3, #1
     c0a:	b29b      	uxth	r3, r3
     c0c:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 10) {
     c0e:	2b0a      	cmp	r3, #10
     c10:	d807      	bhi.n	c22 <do_state_maze+0x2e>
	#endif
	

	// ! [ultra sonic]
	return DOING_MAZE; 
}
     c12:	2001      	movs	r0, #1
     c14:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
     c16:	4b08      	ldr	r3, [pc, #32]	; (c38 <do_state_maze+0x44>)
     c18:	4798      	blx	r3
		ultrasonic_counter = 0;
     c1a:	2200      	movs	r2, #0
     c1c:	4b04      	ldr	r3, [pc, #16]	; (c30 <do_state_maze+0x3c>)
     c1e:	801a      	strh	r2, [r3, #0]
     c20:	e7f0      	b.n	c04 <do_state_maze+0x10>
		artist_do_maze();
     c22:	4b06      	ldr	r3, [pc, #24]	; (c3c <do_state_maze+0x48>)
     c24:	4798      	blx	r3
		maze_counter = 0;
     c26:	2200      	movs	r2, #0
     c28:	4b02      	ldr	r3, [pc, #8]	; (c34 <do_state_maze+0x40>)
     c2a:	801a      	strh	r2, [r3, #0]
     c2c:	e7f1      	b.n	c12 <do_state_maze+0x1e>
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	2000023a 	.word	0x2000023a
     c34:	20000238 	.word	0x20000238
     c38:	00000b55 	.word	0x00000b55
     c3c:	00000125 	.word	0x00000125

00000c40 <callbacks>:
enum artist_state do_state_tracing_line() { return TRACING_LINE; }
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
     c40:	b510      	push	{r4, lr}
	
	switch (artist_front.state) {
     c42:	23d8      	movs	r3, #216	; 0xd8
     c44:	4a05      	ldr	r2, [pc, #20]	; (c5c <callbacks+0x1c>)
     c46:	5cd3      	ldrb	r3, [r2, r3]
     c48:	2b01      	cmp	r3, #1
     c4a:	d000      	beq.n	c4e <callbacks+0xe>
		break;
		case TRACING_LINE:
		artist_front.state = do_state_tracing_line();
		break;
	}
}
     c4c:	bd10      	pop	{r4, pc}
		artist_front.state = do_state_maze();
     c4e:	4b04      	ldr	r3, [pc, #16]	; (c60 <callbacks+0x20>)
     c50:	4798      	blx	r3
     c52:	23d8      	movs	r3, #216	; 0xd8
     c54:	4a01      	ldr	r2, [pc, #4]	; (c5c <callbacks+0x1c>)
     c56:	54d0      	strb	r0, [r2, r3]
}
     c58:	e7f8      	b.n	c4c <callbacks+0xc>
     c5a:	46c0      	nop			; (mov r8, r8)
     c5c:	200008c4 	.word	0x200008c4
     c60:	00000bf5 	.word	0x00000bf5

00000c64 <artist_configure_tc_callbacks>:
void artist_configure_tc_callbacks(void)
{
     c64:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     c66:	4c0d      	ldr	r4, [pc, #52]	; (c9c <artist_configure_tc_callbacks+0x38>)
     c68:	2200      	movs	r2, #0
     c6a:	490d      	ldr	r1, [pc, #52]	; (ca0 <artist_configure_tc_callbacks+0x3c>)
     c6c:	0020      	movs	r0, r4
     c6e:	4b0d      	ldr	r3, [pc, #52]	; (ca4 <artist_configure_tc_callbacks+0x40>)
     c70:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     c72:	6820      	ldr	r0, [r4, #0]
     c74:	3c1c      	subs	r4, #28
     c76:	4b0c      	ldr	r3, [pc, #48]	; (ca8 <artist_configure_tc_callbacks+0x44>)
     c78:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     c7a:	4b0c      	ldr	r3, [pc, #48]	; (cac <artist_configure_tc_callbacks+0x48>)
     c7c:	5c1a      	ldrb	r2, [r3, r0]
     c7e:	231f      	movs	r3, #31
     c80:	4013      	ands	r3, r2
     c82:	2201      	movs	r2, #1
     c84:	0011      	movs	r1, r2
     c86:	4099      	lsls	r1, r3
     c88:	4b09      	ldr	r3, [pc, #36]	; (cb0 <artist_configure_tc_callbacks+0x4c>)
     c8a:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     c8c:	2135      	movs	r1, #53	; 0x35
     c8e:	5c63      	ldrb	r3, [r4, r1]
     c90:	2001      	movs	r0, #1
     c92:	4303      	orrs	r3, r0
     c94:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     c96:	69e3      	ldr	r3, [r4, #28]
     c98:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     c9a:	bd10      	pop	{r4, pc}
     c9c:	200008e0 	.word	0x200008e0
     ca0:	00000c41 	.word	0x00000c41
     ca4:	000027d5 	.word	0x000027d5
     ca8:	0000289d 	.word	0x0000289d
     cac:	0000aabc 	.word	0x0000aabc
     cb0:	e000e100 	.word	0xe000e100

00000cb4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     cb4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     cb6:	2000      	movs	r0, #0
     cb8:	4b08      	ldr	r3, [pc, #32]	; (cdc <delay_init+0x28>)
     cba:	4798      	blx	r3
     cbc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     cbe:	4c08      	ldr	r4, [pc, #32]	; (ce0 <delay_init+0x2c>)
     cc0:	21fa      	movs	r1, #250	; 0xfa
     cc2:	0089      	lsls	r1, r1, #2
     cc4:	47a0      	blx	r4
     cc6:	4b07      	ldr	r3, [pc, #28]	; (ce4 <delay_init+0x30>)
     cc8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     cca:	4907      	ldr	r1, [pc, #28]	; (ce8 <delay_init+0x34>)
     ccc:	0028      	movs	r0, r5
     cce:	47a0      	blx	r4
     cd0:	4b06      	ldr	r3, [pc, #24]	; (cec <delay_init+0x38>)
     cd2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     cd4:	2205      	movs	r2, #5
     cd6:	4b06      	ldr	r3, [pc, #24]	; (cf0 <delay_init+0x3c>)
     cd8:	601a      	str	r2, [r3, #0]
}
     cda:	bd70      	pop	{r4, r5, r6, pc}
     cdc:	00002565 	.word	0x00002565
     ce0:	00007e75 	.word	0x00007e75
     ce4:	20000000 	.word	0x20000000
     ce8:	000f4240 	.word	0x000f4240
     cec:	20000004 	.word	0x20000004
     cf0:	e000e010 	.word	0xe000e010

00000cf4 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     cf4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     cf6:	4b08      	ldr	r3, [pc, #32]	; (d18 <delay_cycles_us+0x24>)
     cf8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     cfa:	4a08      	ldr	r2, [pc, #32]	; (d1c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     cfc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cfe:	2180      	movs	r1, #128	; 0x80
     d00:	0249      	lsls	r1, r1, #9
	while (n--) {
     d02:	3801      	subs	r0, #1
     d04:	d307      	bcc.n	d16 <delay_cycles_us+0x22>
	if (n > 0) {
     d06:	2c00      	cmp	r4, #0
     d08:	d0fb      	beq.n	d02 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     d0a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     d0c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d0e:	6813      	ldr	r3, [r2, #0]
     d10:	420b      	tst	r3, r1
     d12:	d0fc      	beq.n	d0e <delay_cycles_us+0x1a>
     d14:	e7f5      	b.n	d02 <delay_cycles_us+0xe>
	}
}
     d16:	bd30      	pop	{r4, r5, pc}
     d18:	20000004 	.word	0x20000004
     d1c:	e000e010 	.word	0xe000e010

00000d20 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     d20:	4b0c      	ldr	r3, [pc, #48]	; (d54 <cpu_irq_enter_critical+0x34>)
     d22:	681b      	ldr	r3, [r3, #0]
     d24:	2b00      	cmp	r3, #0
     d26:	d106      	bne.n	d36 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     d28:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     d2c:	2b00      	cmp	r3, #0
     d2e:	d007      	beq.n	d40 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     d30:	2200      	movs	r2, #0
     d32:	4b09      	ldr	r3, [pc, #36]	; (d58 <cpu_irq_enter_critical+0x38>)
     d34:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     d36:	4a07      	ldr	r2, [pc, #28]	; (d54 <cpu_irq_enter_critical+0x34>)
     d38:	6813      	ldr	r3, [r2, #0]
     d3a:	3301      	adds	r3, #1
     d3c:	6013      	str	r3, [r2, #0]
}
     d3e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     d40:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     d42:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     d46:	2200      	movs	r2, #0
     d48:	4b04      	ldr	r3, [pc, #16]	; (d5c <cpu_irq_enter_critical+0x3c>)
     d4a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     d4c:	3201      	adds	r2, #1
     d4e:	4b02      	ldr	r3, [pc, #8]	; (d58 <cpu_irq_enter_critical+0x38>)
     d50:	701a      	strb	r2, [r3, #0]
     d52:	e7f0      	b.n	d36 <cpu_irq_enter_critical+0x16>
     d54:	2000023c 	.word	0x2000023c
     d58:	20000240 	.word	0x20000240
     d5c:	20000008 	.word	0x20000008

00000d60 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     d60:	4b08      	ldr	r3, [pc, #32]	; (d84 <cpu_irq_leave_critical+0x24>)
     d62:	681a      	ldr	r2, [r3, #0]
     d64:	3a01      	subs	r2, #1
     d66:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     d68:	681b      	ldr	r3, [r3, #0]
     d6a:	2b00      	cmp	r3, #0
     d6c:	d109      	bne.n	d82 <cpu_irq_leave_critical+0x22>
     d6e:	4b06      	ldr	r3, [pc, #24]	; (d88 <cpu_irq_leave_critical+0x28>)
     d70:	781b      	ldrb	r3, [r3, #0]
     d72:	2b00      	cmp	r3, #0
     d74:	d005      	beq.n	d82 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     d76:	2201      	movs	r2, #1
     d78:	4b04      	ldr	r3, [pc, #16]	; (d8c <cpu_irq_leave_critical+0x2c>)
     d7a:	701a      	strb	r2, [r3, #0]
     d7c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     d80:	b662      	cpsie	i
	}
}
     d82:	4770      	bx	lr
     d84:	2000023c 	.word	0x2000023c
     d88:	20000240 	.word	0x20000240
     d8c:	20000008 	.word	0x20000008

00000d90 <system_board_init>:




void system_board_init(void)
{
     d90:	b5f0      	push	{r4, r5, r6, r7, lr}
     d92:	46c6      	mov	lr, r8
     d94:	b500      	push	{lr}
     d96:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     d98:	ac01      	add	r4, sp, #4
     d9a:	2601      	movs	r6, #1
     d9c:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     d9e:	2700      	movs	r7, #0
     da0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     da2:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     da4:	0021      	movs	r1, r4
     da6:	2013      	movs	r0, #19
     da8:	4d27      	ldr	r5, [pc, #156]	; (e48 <system_board_init+0xb8>)
     daa:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     dac:	4b27      	ldr	r3, [pc, #156]	; (e4c <system_board_init+0xbc>)
     dae:	4698      	mov	r8, r3
     db0:	2380      	movs	r3, #128	; 0x80
     db2:	031b      	lsls	r3, r3, #12
     db4:	4642      	mov	r2, r8
     db6:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     db8:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     dba:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     dbc:	0021      	movs	r1, r4
     dbe:	201c      	movs	r0, #28
     dc0:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     dc2:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     dc4:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     dc6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     dc8:	0021      	movs	r1, r4
     dca:	2052      	movs	r0, #82	; 0x52
     dcc:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     dce:	0021      	movs	r1, r4
     dd0:	203e      	movs	r0, #62	; 0x3e
     dd2:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     dd4:	0021      	movs	r1, r4
     dd6:	203f      	movs	r0, #63	; 0x3f
     dd8:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     dda:	0021      	movs	r1, r4
     ddc:	202f      	movs	r0, #47	; 0x2f
     dde:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     de0:	0021      	movs	r1, r4
     de2:	2014      	movs	r0, #20
     de4:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     de6:	2280      	movs	r2, #128	; 0x80
     de8:	02d2      	lsls	r2, r2, #11
     dea:	4b19      	ldr	r3, [pc, #100]	; (e50 <system_board_init+0xc0>)
     dec:	619a      	str	r2, [r3, #24]
     dee:	4b19      	ldr	r3, [pc, #100]	; (e54 <system_board_init+0xc4>)
     df0:	2280      	movs	r2, #128	; 0x80
     df2:	05d2      	lsls	r2, r2, #23
     df4:	619a      	str	r2, [r3, #24]
     df6:	2280      	movs	r2, #128	; 0x80
     df8:	0612      	lsls	r2, r2, #24
     dfa:	619a      	str	r2, [r3, #24]
     dfc:	2280      	movs	r2, #128	; 0x80
     dfe:	0212      	lsls	r2, r2, #8
     e00:	619a      	str	r2, [r3, #24]
     e02:	2380      	movs	r3, #128	; 0x80
     e04:	035b      	lsls	r3, r3, #13
     e06:	4642      	mov	r2, r8
     e08:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e0a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     e0c:	0021      	movs	r1, r4
     e0e:	2053      	movs	r0, #83	; 0x53
     e10:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     e12:	4a11      	ldr	r2, [pc, #68]	; (e58 <system_board_init+0xc8>)
     e14:	6a11      	ldr	r1, [r2, #32]
     e16:	2380      	movs	r3, #128	; 0x80
     e18:	039b      	lsls	r3, r3, #14
     e1a:	430b      	orrs	r3, r1
     e1c:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     e1e:	2204      	movs	r2, #4
     e20:	4b0e      	ldr	r3, [pc, #56]	; (e5c <system_board_init+0xcc>)
     e22:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e24:	466b      	mov	r3, sp
     e26:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     e28:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     e2a:	2305      	movs	r3, #5
     e2c:	466a      	mov	r2, sp
     e2e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     e30:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     e32:	4669      	mov	r1, sp
     e34:	2009      	movs	r0, #9
     e36:	4c0a      	ldr	r4, [pc, #40]	; (e60 <system_board_init+0xd0>)
     e38:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     e3a:	4669      	mov	r1, sp
     e3c:	200c      	movs	r0, #12
     e3e:	47a0      	blx	r4
#endif

}
     e40:	b002      	add	sp, #8
     e42:	bc04      	pop	{r2}
     e44:	4690      	mov	r8, r2
     e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e48:	00001035 	.word	0x00001035
     e4c:	41004400 	.word	0x41004400
     e50:	41004500 	.word	0x41004500
     e54:	41004480 	.word	0x41004480
     e58:	40000400 	.word	0x40000400
     e5c:	42005400 	.word	0x42005400
     e60:	00002775 	.word	0x00002775

00000e64 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e64:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     e66:	2a00      	cmp	r2, #0
     e68:	d001      	beq.n	e6e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     e6a:	0018      	movs	r0, r3
     e6c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     e6e:	008b      	lsls	r3, r1, #2
     e70:	4a06      	ldr	r2, [pc, #24]	; (e8c <extint_register_callback+0x28>)
     e72:	589b      	ldr	r3, [r3, r2]
     e74:	2b00      	cmp	r3, #0
     e76:	d003      	beq.n	e80 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     e78:	4283      	cmp	r3, r0
     e7a:	d005      	beq.n	e88 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     e7c:	231d      	movs	r3, #29
     e7e:	e7f4      	b.n	e6a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     e80:	0089      	lsls	r1, r1, #2
     e82:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     e84:	2300      	movs	r3, #0
     e86:	e7f0      	b.n	e6a <extint_register_callback+0x6>
		return STATUS_OK;
     e88:	2300      	movs	r3, #0
     e8a:	e7ee      	b.n	e6a <extint_register_callback+0x6>
     e8c:	20002238 	.word	0x20002238

00000e90 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e90:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     e92:	2900      	cmp	r1, #0
     e94:	d001      	beq.n	e9a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     e96:	0018      	movs	r0, r3
     e98:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     e9a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     e9c:	281f      	cmp	r0, #31
     e9e:	d800      	bhi.n	ea2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     ea0:	4a02      	ldr	r2, [pc, #8]	; (eac <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     ea2:	2301      	movs	r3, #1
     ea4:	4083      	lsls	r3, r0
     ea6:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     ea8:	2300      	movs	r3, #0
     eaa:	e7f4      	b.n	e96 <extint_chan_enable_callback+0x6>
     eac:	40001800 	.word	0x40001800

00000eb0 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     eb0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     eb2:	2900      	cmp	r1, #0
     eb4:	d001      	beq.n	eba <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     eb6:	0018      	movs	r0, r3
     eb8:	4770      	bx	lr
		return NULL;
     eba:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     ebc:	281f      	cmp	r0, #31
     ebe:	d800      	bhi.n	ec2 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     ec0:	4a02      	ldr	r2, [pc, #8]	; (ecc <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     ec2:	2301      	movs	r3, #1
     ec4:	4083      	lsls	r3, r0
     ec6:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     ec8:	2300      	movs	r3, #0
     eca:	e7f4      	b.n	eb6 <extint_chan_disable_callback+0x6>
     ecc:	40001800 	.word	0x40001800

00000ed0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     ed0:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ed2:	2200      	movs	r2, #0
     ed4:	4b10      	ldr	r3, [pc, #64]	; (f18 <EIC_Handler+0x48>)
     ed6:	701a      	strb	r2, [r3, #0]
     ed8:	2300      	movs	r3, #0
     eda:	4910      	ldr	r1, [pc, #64]	; (f1c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     edc:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     ede:	4e10      	ldr	r6, [pc, #64]	; (f20 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ee0:	4c0d      	ldr	r4, [pc, #52]	; (f18 <EIC_Handler+0x48>)
     ee2:	e00a      	b.n	efa <EIC_Handler+0x2a>
		return eics[eic_index];
     ee4:	490d      	ldr	r1, [pc, #52]	; (f1c <EIC_Handler+0x4c>)
     ee6:	e008      	b.n	efa <EIC_Handler+0x2a>
     ee8:	7823      	ldrb	r3, [r4, #0]
     eea:	3301      	adds	r3, #1
     eec:	b2db      	uxtb	r3, r3
     eee:	7023      	strb	r3, [r4, #0]
     ef0:	2b0f      	cmp	r3, #15
     ef2:	d810      	bhi.n	f16 <EIC_Handler+0x46>
		return NULL;
     ef4:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     ef6:	2b1f      	cmp	r3, #31
     ef8:	d9f4      	bls.n	ee4 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     efa:	0028      	movs	r0, r5
     efc:	4018      	ands	r0, r3
     efe:	2201      	movs	r2, #1
     f00:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     f02:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     f04:	4210      	tst	r0, r2
     f06:	d0ef      	beq.n	ee8 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     f08:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     f0a:	009b      	lsls	r3, r3, #2
     f0c:	599b      	ldr	r3, [r3, r6]
     f0e:	2b00      	cmp	r3, #0
     f10:	d0ea      	beq.n	ee8 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     f12:	4798      	blx	r3
     f14:	e7e8      	b.n	ee8 <EIC_Handler+0x18>
			}
		}
	}
}
     f16:	bd70      	pop	{r4, r5, r6, pc}
     f18:	20002234 	.word	0x20002234
     f1c:	40001800 	.word	0x40001800
     f20:	20002238 	.word	0x20002238

00000f24 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     f24:	4a04      	ldr	r2, [pc, #16]	; (f38 <_extint_enable+0x14>)
     f26:	7813      	ldrb	r3, [r2, #0]
     f28:	2102      	movs	r1, #2
     f2a:	430b      	orrs	r3, r1
     f2c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     f2e:	7853      	ldrb	r3, [r2, #1]
     f30:	b25b      	sxtb	r3, r3
     f32:	2b00      	cmp	r3, #0
     f34:	dbfb      	blt.n	f2e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     f36:	4770      	bx	lr
     f38:	40001800 	.word	0x40001800

00000f3c <_system_extint_init>:
{
     f3c:	b500      	push	{lr}
     f3e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     f40:	4a12      	ldr	r2, [pc, #72]	; (f8c <_system_extint_init+0x50>)
     f42:	6993      	ldr	r3, [r2, #24]
     f44:	2140      	movs	r1, #64	; 0x40
     f46:	430b      	orrs	r3, r1
     f48:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     f4a:	a901      	add	r1, sp, #4
     f4c:	2300      	movs	r3, #0
     f4e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     f50:	2005      	movs	r0, #5
     f52:	4b0f      	ldr	r3, [pc, #60]	; (f90 <_system_extint_init+0x54>)
     f54:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     f56:	2005      	movs	r0, #5
     f58:	4b0e      	ldr	r3, [pc, #56]	; (f94 <_system_extint_init+0x58>)
     f5a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     f5c:	4a0e      	ldr	r2, [pc, #56]	; (f98 <_system_extint_init+0x5c>)
     f5e:	7813      	ldrb	r3, [r2, #0]
     f60:	2101      	movs	r1, #1
     f62:	430b      	orrs	r3, r1
     f64:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     f66:	7853      	ldrb	r3, [r2, #1]
     f68:	b25b      	sxtb	r3, r3
     f6a:	2b00      	cmp	r3, #0
     f6c:	dbfb      	blt.n	f66 <_system_extint_init+0x2a>
     f6e:	4b0b      	ldr	r3, [pc, #44]	; (f9c <_system_extint_init+0x60>)
     f70:	0019      	movs	r1, r3
     f72:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     f74:	2200      	movs	r2, #0
     f76:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     f78:	4299      	cmp	r1, r3
     f7a:	d1fc      	bne.n	f76 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     f7c:	2210      	movs	r2, #16
     f7e:	4b08      	ldr	r3, [pc, #32]	; (fa0 <_system_extint_init+0x64>)
     f80:	601a      	str	r2, [r3, #0]
	_extint_enable();
     f82:	4b08      	ldr	r3, [pc, #32]	; (fa4 <_system_extint_init+0x68>)
     f84:	4798      	blx	r3
}
     f86:	b003      	add	sp, #12
     f88:	bd00      	pop	{pc}
     f8a:	46c0      	nop			; (mov r8, r8)
     f8c:	40000400 	.word	0x40000400
     f90:	0000267d 	.word	0x0000267d
     f94:	000025f1 	.word	0x000025f1
     f98:	40001800 	.word	0x40001800
     f9c:	20002238 	.word	0x20002238
     fa0:	e000e100 	.word	0xe000e100
     fa4:	00000f25 	.word	0x00000f25

00000fa8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     fa8:	2300      	movs	r3, #0
     faa:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     fac:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     fae:	2201      	movs	r2, #1
     fb0:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     fb2:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     fb4:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     fb6:	3302      	adds	r3, #2
     fb8:	72c3      	strb	r3, [r0, #11]
}
     fba:	4770      	bx	lr

00000fbc <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
     fbe:	b083      	sub	sp, #12
     fc0:	0005      	movs	r5, r0
     fc2:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     fc4:	a901      	add	r1, sp, #4
     fc6:	2300      	movs	r3, #0
     fc8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     fca:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     fcc:	7923      	ldrb	r3, [r4, #4]
     fce:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     fd0:	7a23      	ldrb	r3, [r4, #8]
     fd2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     fd4:	7820      	ldrb	r0, [r4, #0]
     fd6:	4b15      	ldr	r3, [pc, #84]	; (102c <extint_chan_set_config+0x70>)
     fd8:	4798      	blx	r3
		return NULL;
     fda:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     fdc:	2d1f      	cmp	r5, #31
     fde:	d800      	bhi.n	fe2 <extint_chan_set_config+0x26>
		return eics[eic_index];
     fe0:	4813      	ldr	r0, [pc, #76]	; (1030 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     fe2:	2207      	movs	r2, #7
     fe4:	402a      	ands	r2, r5
     fe6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     fe8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     fea:	7aa3      	ldrb	r3, [r4, #10]
     fec:	2b00      	cmp	r3, #0
     fee:	d001      	beq.n	ff4 <extint_chan_set_config+0x38>
     ff0:	2308      	movs	r3, #8
     ff2:	431f      	orrs	r7, r3
     ff4:	08eb      	lsrs	r3, r5, #3
     ff6:	009b      	lsls	r3, r3, #2
     ff8:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     ffa:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ffc:	260f      	movs	r6, #15
     ffe:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1000:	43b1      	bics	r1, r6
			(new_config << config_pos);
    1002:	4097      	lsls	r7, r2
    1004:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1006:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    1008:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    100a:	7a63      	ldrb	r3, [r4, #9]
    100c:	2b00      	cmp	r3, #0
    100e:	d106      	bne.n	101e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1010:	6943      	ldr	r3, [r0, #20]
    1012:	2201      	movs	r2, #1
    1014:	40aa      	lsls	r2, r5
    1016:	4393      	bics	r3, r2
    1018:	6143      	str	r3, [r0, #20]
	}
}
    101a:	b003      	add	sp, #12
    101c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    101e:	6942      	ldr	r2, [r0, #20]
    1020:	2301      	movs	r3, #1
    1022:	40ab      	lsls	r3, r5
    1024:	4313      	orrs	r3, r2
    1026:	6143      	str	r3, [r0, #20]
    1028:	e7f7      	b.n	101a <extint_chan_set_config+0x5e>
    102a:	46c0      	nop			; (mov r8, r8)
    102c:	00002775 	.word	0x00002775
    1030:	40001800 	.word	0x40001800

00001034 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1034:	b500      	push	{lr}
    1036:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1038:	ab01      	add	r3, sp, #4
    103a:	2280      	movs	r2, #128	; 0x80
    103c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    103e:	780a      	ldrb	r2, [r1, #0]
    1040:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1042:	784a      	ldrb	r2, [r1, #1]
    1044:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1046:	788a      	ldrb	r2, [r1, #2]
    1048:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    104a:	0019      	movs	r1, r3
    104c:	4b01      	ldr	r3, [pc, #4]	; (1054 <port_pin_set_config+0x20>)
    104e:	4798      	blx	r3
}
    1050:	b003      	add	sp, #12
    1052:	bd00      	pop	{pc}
    1054:	00002775 	.word	0x00002775

00001058 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1058:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    105a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    105c:	2340      	movs	r3, #64	; 0x40
    105e:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1060:	4281      	cmp	r1, r0
    1062:	d202      	bcs.n	106a <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1064:	0018      	movs	r0, r3
    1066:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1068:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    106a:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    106c:	1c63      	adds	r3, r4, #1
    106e:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1070:	4288      	cmp	r0, r1
    1072:	d9f9      	bls.n	1068 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1074:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1076:	2cff      	cmp	r4, #255	; 0xff
    1078:	d8f4      	bhi.n	1064 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    107a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    107c:	2300      	movs	r3, #0
    107e:	e7f1      	b.n	1064 <_sercom_get_sync_baud_val+0xc>

00001080 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1080:	b5f0      	push	{r4, r5, r6, r7, lr}
    1082:	46de      	mov	lr, fp
    1084:	4657      	mov	r7, sl
    1086:	464e      	mov	r6, r9
    1088:	4645      	mov	r5, r8
    108a:	b5e0      	push	{r5, r6, r7, lr}
    108c:	b089      	sub	sp, #36	; 0x24
    108e:	000c      	movs	r4, r1
    1090:	9205      	str	r2, [sp, #20]
    1092:	aa12      	add	r2, sp, #72	; 0x48
    1094:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1096:	0005      	movs	r5, r0
    1098:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    109a:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    109c:	42a5      	cmp	r5, r4
    109e:	d907      	bls.n	10b0 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    10a0:	0010      	movs	r0, r2
    10a2:	b009      	add	sp, #36	; 0x24
    10a4:	bc3c      	pop	{r2, r3, r4, r5}
    10a6:	4690      	mov	r8, r2
    10a8:	4699      	mov	r9, r3
    10aa:	46a2      	mov	sl, r4
    10ac:	46ab      	mov	fp, r5
    10ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    10b0:	2b00      	cmp	r3, #0
    10b2:	d155      	bne.n	1160 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    10b4:	0002      	movs	r2, r0
    10b6:	0008      	movs	r0, r1
    10b8:	2100      	movs	r1, #0
    10ba:	4d63      	ldr	r5, [pc, #396]	; (1248 <_sercom_get_async_baud_val+0x1c8>)
    10bc:	47a8      	blx	r5
    10be:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    10c0:	0026      	movs	r6, r4
    10c2:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    10c4:	2300      	movs	r3, #0
    10c6:	2400      	movs	r4, #0
    10c8:	9300      	str	r3, [sp, #0]
    10ca:	9401      	str	r4, [sp, #4]
    10cc:	2200      	movs	r2, #0
    10ce:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    10d0:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    10d2:	2120      	movs	r1, #32
    10d4:	468c      	mov	ip, r1
    10d6:	391f      	subs	r1, #31
    10d8:	9602      	str	r6, [sp, #8]
    10da:	9703      	str	r7, [sp, #12]
    10dc:	e014      	b.n	1108 <_sercom_get_async_baud_val+0x88>
    10de:	4664      	mov	r4, ip
    10e0:	1a24      	subs	r4, r4, r0
    10e2:	000d      	movs	r5, r1
    10e4:	40e5      	lsrs	r5, r4
    10e6:	46a8      	mov	r8, r5
    10e8:	e015      	b.n	1116 <_sercom_get_async_baud_val+0x96>
			r = r - d;
    10ea:	9c02      	ldr	r4, [sp, #8]
    10ec:	9d03      	ldr	r5, [sp, #12]
    10ee:	1b12      	subs	r2, r2, r4
    10f0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    10f2:	464d      	mov	r5, r9
    10f4:	9e00      	ldr	r6, [sp, #0]
    10f6:	9f01      	ldr	r7, [sp, #4]
    10f8:	4335      	orrs	r5, r6
    10fa:	003c      	movs	r4, r7
    10fc:	4646      	mov	r6, r8
    10fe:	4334      	orrs	r4, r6
    1100:	9500      	str	r5, [sp, #0]
    1102:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    1104:	3801      	subs	r0, #1
    1106:	d31d      	bcc.n	1144 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    1108:	2420      	movs	r4, #32
    110a:	4264      	negs	r4, r4
    110c:	1904      	adds	r4, r0, r4
    110e:	d4e6      	bmi.n	10de <_sercom_get_async_baud_val+0x5e>
    1110:	000d      	movs	r5, r1
    1112:	40a5      	lsls	r5, r4
    1114:	46a8      	mov	r8, r5
    1116:	000c      	movs	r4, r1
    1118:	4084      	lsls	r4, r0
    111a:	46a1      	mov	r9, r4
		r = r << 1;
    111c:	1892      	adds	r2, r2, r2
    111e:	415b      	adcs	r3, r3
    1120:	0014      	movs	r4, r2
    1122:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1124:	4646      	mov	r6, r8
    1126:	465f      	mov	r7, fp
    1128:	423e      	tst	r6, r7
    112a:	d003      	beq.n	1134 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    112c:	000e      	movs	r6, r1
    112e:	4326      	orrs	r6, r4
    1130:	0032      	movs	r2, r6
    1132:	002b      	movs	r3, r5
		if (r >= d) {
    1134:	9c02      	ldr	r4, [sp, #8]
    1136:	9d03      	ldr	r5, [sp, #12]
    1138:	429d      	cmp	r5, r3
    113a:	d8e3      	bhi.n	1104 <_sercom_get_async_baud_val+0x84>
    113c:	d1d5      	bne.n	10ea <_sercom_get_async_baud_val+0x6a>
    113e:	4294      	cmp	r4, r2
    1140:	d8e0      	bhi.n	1104 <_sercom_get_async_baud_val+0x84>
    1142:	e7d2      	b.n	10ea <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1144:	2200      	movs	r2, #0
    1146:	2301      	movs	r3, #1
    1148:	9800      	ldr	r0, [sp, #0]
    114a:	9901      	ldr	r1, [sp, #4]
    114c:	1a12      	subs	r2, r2, r0
    114e:	418b      	sbcs	r3, r1
    1150:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    1152:	0c13      	lsrs	r3, r2, #16
    1154:	040a      	lsls	r2, r1, #16
    1156:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1158:	9b05      	ldr	r3, [sp, #20]
    115a:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    115c:	2200      	movs	r2, #0
    115e:	e79f      	b.n	10a0 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    1160:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1162:	2b01      	cmp	r3, #1
    1164:	d1f8      	bne.n	1158 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1166:	0f63      	lsrs	r3, r4, #29
    1168:	9304      	str	r3, [sp, #16]
    116a:	00e3      	lsls	r3, r4, #3
    116c:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    116e:	000a      	movs	r2, r1
    1170:	2300      	movs	r3, #0
    1172:	2100      	movs	r1, #0
    1174:	4c34      	ldr	r4, [pc, #208]	; (1248 <_sercom_get_async_baud_val+0x1c8>)
    1176:	47a0      	blx	r4
    1178:	0004      	movs	r4, r0
    117a:	000d      	movs	r5, r1
    117c:	2300      	movs	r3, #0
    117e:	469c      	mov	ip, r3
    1180:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    1182:	3320      	adds	r3, #32
    1184:	469b      	mov	fp, r3
    1186:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    1188:	4663      	mov	r3, ip
    118a:	9307      	str	r3, [sp, #28]
    118c:	e048      	b.n	1220 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    118e:	4659      	mov	r1, fp
    1190:	1bc9      	subs	r1, r1, r7
    1192:	0030      	movs	r0, r6
    1194:	40c8      	lsrs	r0, r1
    1196:	4682      	mov	sl, r0
    1198:	e010      	b.n	11bc <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    119a:	9800      	ldr	r0, [sp, #0]
    119c:	9901      	ldr	r1, [sp, #4]
    119e:	1a12      	subs	r2, r2, r0
    11a0:	418b      	sbcs	r3, r1
			q |= bit_shift;
    11a2:	9902      	ldr	r1, [sp, #8]
    11a4:	4648      	mov	r0, r9
    11a6:	4301      	orrs	r1, r0
    11a8:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    11aa:	3f01      	subs	r7, #1
    11ac:	d325      	bcc.n	11fa <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    11ae:	2120      	movs	r1, #32
    11b0:	4249      	negs	r1, r1
    11b2:	1879      	adds	r1, r7, r1
    11b4:	d4eb      	bmi.n	118e <_sercom_get_async_baud_val+0x10e>
    11b6:	0030      	movs	r0, r6
    11b8:	4088      	lsls	r0, r1
    11ba:	4682      	mov	sl, r0
    11bc:	0031      	movs	r1, r6
    11be:	40b9      	lsls	r1, r7
    11c0:	4689      	mov	r9, r1
		r = r << 1;
    11c2:	1892      	adds	r2, r2, r2
    11c4:	415b      	adcs	r3, r3
    11c6:	0010      	movs	r0, r2
    11c8:	0019      	movs	r1, r3
		if (n & bit_shift) {
    11ca:	4644      	mov	r4, r8
    11cc:	464d      	mov	r5, r9
    11ce:	402c      	ands	r4, r5
    11d0:	46a4      	mov	ip, r4
    11d2:	4654      	mov	r4, sl
    11d4:	9d04      	ldr	r5, [sp, #16]
    11d6:	402c      	ands	r4, r5
    11d8:	46a2      	mov	sl, r4
    11da:	4664      	mov	r4, ip
    11dc:	4655      	mov	r5, sl
    11de:	432c      	orrs	r4, r5
    11e0:	d003      	beq.n	11ea <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    11e2:	0034      	movs	r4, r6
    11e4:	4304      	orrs	r4, r0
    11e6:	0022      	movs	r2, r4
    11e8:	000b      	movs	r3, r1
		if (r >= d) {
    11ea:	9800      	ldr	r0, [sp, #0]
    11ec:	9901      	ldr	r1, [sp, #4]
    11ee:	4299      	cmp	r1, r3
    11f0:	d8db      	bhi.n	11aa <_sercom_get_async_baud_val+0x12a>
    11f2:	d1d2      	bne.n	119a <_sercom_get_async_baud_val+0x11a>
    11f4:	4290      	cmp	r0, r2
    11f6:	d8d8      	bhi.n	11aa <_sercom_get_async_baud_val+0x12a>
    11f8:	e7cf      	b.n	119a <_sercom_get_async_baud_val+0x11a>
    11fa:	9c00      	ldr	r4, [sp, #0]
    11fc:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    11fe:	9902      	ldr	r1, [sp, #8]
    1200:	9a07      	ldr	r2, [sp, #28]
    1202:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1204:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1206:	4911      	ldr	r1, [pc, #68]	; (124c <_sercom_get_async_baud_val+0x1cc>)
    1208:	428b      	cmp	r3, r1
    120a:	d914      	bls.n	1236 <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    120c:	9b06      	ldr	r3, [sp, #24]
    120e:	3301      	adds	r3, #1
    1210:	b2db      	uxtb	r3, r3
    1212:	0019      	movs	r1, r3
    1214:	9306      	str	r3, [sp, #24]
    1216:	0013      	movs	r3, r2
    1218:	3301      	adds	r3, #1
    121a:	9307      	str	r3, [sp, #28]
    121c:	2908      	cmp	r1, #8
    121e:	d008      	beq.n	1232 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1220:	2300      	movs	r3, #0
    1222:	9302      	str	r3, [sp, #8]
    1224:	2200      	movs	r2, #0
    1226:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1228:	213f      	movs	r1, #63	; 0x3f
    122a:	9400      	str	r4, [sp, #0]
    122c:	9501      	str	r5, [sp, #4]
    122e:	000f      	movs	r7, r1
    1230:	e7bd      	b.n	11ae <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1232:	2240      	movs	r2, #64	; 0x40
    1234:	e734      	b.n	10a0 <_sercom_get_async_baud_val+0x20>
    1236:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    1238:	9906      	ldr	r1, [sp, #24]
    123a:	2908      	cmp	r1, #8
    123c:	d100      	bne.n	1240 <_sercom_get_async_baud_val+0x1c0>
    123e:	e72f      	b.n	10a0 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1240:	034a      	lsls	r2, r1, #13
    1242:	431a      	orrs	r2, r3
    1244:	e788      	b.n	1158 <_sercom_get_async_baud_val+0xd8>
    1246:	46c0      	nop			; (mov r8, r8)
    1248:	00008251 	.word	0x00008251
    124c:	00001fff 	.word	0x00001fff

00001250 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1250:	b510      	push	{r4, lr}
    1252:	b082      	sub	sp, #8
    1254:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1256:	4b0e      	ldr	r3, [pc, #56]	; (1290 <sercom_set_gclk_generator+0x40>)
    1258:	781b      	ldrb	r3, [r3, #0]
    125a:	2b00      	cmp	r3, #0
    125c:	d007      	beq.n	126e <sercom_set_gclk_generator+0x1e>
    125e:	2900      	cmp	r1, #0
    1260:	d105      	bne.n	126e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1262:	4b0b      	ldr	r3, [pc, #44]	; (1290 <sercom_set_gclk_generator+0x40>)
    1264:	785b      	ldrb	r3, [r3, #1]
    1266:	4283      	cmp	r3, r0
    1268:	d010      	beq.n	128c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    126a:	201d      	movs	r0, #29
    126c:	e00c      	b.n	1288 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    126e:	a901      	add	r1, sp, #4
    1270:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1272:	2013      	movs	r0, #19
    1274:	4b07      	ldr	r3, [pc, #28]	; (1294 <sercom_set_gclk_generator+0x44>)
    1276:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1278:	2013      	movs	r0, #19
    127a:	4b07      	ldr	r3, [pc, #28]	; (1298 <sercom_set_gclk_generator+0x48>)
    127c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    127e:	4b04      	ldr	r3, [pc, #16]	; (1290 <sercom_set_gclk_generator+0x40>)
    1280:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1282:	2201      	movs	r2, #1
    1284:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1286:	2000      	movs	r0, #0
}
    1288:	b002      	add	sp, #8
    128a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    128c:	2000      	movs	r0, #0
    128e:	e7fb      	b.n	1288 <sercom_set_gclk_generator+0x38>
    1290:	20000244 	.word	0x20000244
    1294:	0000267d 	.word	0x0000267d
    1298:	000025f1 	.word	0x000025f1

0000129c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    129c:	4b40      	ldr	r3, [pc, #256]	; (13a0 <_sercom_get_default_pad+0x104>)
    129e:	4298      	cmp	r0, r3
    12a0:	d031      	beq.n	1306 <_sercom_get_default_pad+0x6a>
    12a2:	d90a      	bls.n	12ba <_sercom_get_default_pad+0x1e>
    12a4:	4b3f      	ldr	r3, [pc, #252]	; (13a4 <_sercom_get_default_pad+0x108>)
    12a6:	4298      	cmp	r0, r3
    12a8:	d04d      	beq.n	1346 <_sercom_get_default_pad+0xaa>
    12aa:	4b3f      	ldr	r3, [pc, #252]	; (13a8 <_sercom_get_default_pad+0x10c>)
    12ac:	4298      	cmp	r0, r3
    12ae:	d05a      	beq.n	1366 <_sercom_get_default_pad+0xca>
    12b0:	4b3e      	ldr	r3, [pc, #248]	; (13ac <_sercom_get_default_pad+0x110>)
    12b2:	4298      	cmp	r0, r3
    12b4:	d037      	beq.n	1326 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    12b6:	2000      	movs	r0, #0
}
    12b8:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    12ba:	4b3d      	ldr	r3, [pc, #244]	; (13b0 <_sercom_get_default_pad+0x114>)
    12bc:	4298      	cmp	r0, r3
    12be:	d00c      	beq.n	12da <_sercom_get_default_pad+0x3e>
    12c0:	4b3c      	ldr	r3, [pc, #240]	; (13b4 <_sercom_get_default_pad+0x118>)
    12c2:	4298      	cmp	r0, r3
    12c4:	d1f7      	bne.n	12b6 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12c6:	2901      	cmp	r1, #1
    12c8:	d017      	beq.n	12fa <_sercom_get_default_pad+0x5e>
    12ca:	2900      	cmp	r1, #0
    12cc:	d05d      	beq.n	138a <_sercom_get_default_pad+0xee>
    12ce:	2902      	cmp	r1, #2
    12d0:	d015      	beq.n	12fe <_sercom_get_default_pad+0x62>
    12d2:	2903      	cmp	r1, #3
    12d4:	d015      	beq.n	1302 <_sercom_get_default_pad+0x66>
	return 0;
    12d6:	2000      	movs	r0, #0
    12d8:	e7ee      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12da:	2901      	cmp	r1, #1
    12dc:	d007      	beq.n	12ee <_sercom_get_default_pad+0x52>
    12de:	2900      	cmp	r1, #0
    12e0:	d051      	beq.n	1386 <_sercom_get_default_pad+0xea>
    12e2:	2902      	cmp	r1, #2
    12e4:	d005      	beq.n	12f2 <_sercom_get_default_pad+0x56>
    12e6:	2903      	cmp	r1, #3
    12e8:	d005      	beq.n	12f6 <_sercom_get_default_pad+0x5a>
	return 0;
    12ea:	2000      	movs	r0, #0
    12ec:	e7e4      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12ee:	4832      	ldr	r0, [pc, #200]	; (13b8 <_sercom_get_default_pad+0x11c>)
    12f0:	e7e2      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    12f2:	4832      	ldr	r0, [pc, #200]	; (13bc <_sercom_get_default_pad+0x120>)
    12f4:	e7e0      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    12f6:	4832      	ldr	r0, [pc, #200]	; (13c0 <_sercom_get_default_pad+0x124>)
    12f8:	e7de      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    12fa:	4832      	ldr	r0, [pc, #200]	; (13c4 <_sercom_get_default_pad+0x128>)
    12fc:	e7dc      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    12fe:	4832      	ldr	r0, [pc, #200]	; (13c8 <_sercom_get_default_pad+0x12c>)
    1300:	e7da      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1302:	4832      	ldr	r0, [pc, #200]	; (13cc <_sercom_get_default_pad+0x130>)
    1304:	e7d8      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1306:	2901      	cmp	r1, #1
    1308:	d007      	beq.n	131a <_sercom_get_default_pad+0x7e>
    130a:	2900      	cmp	r1, #0
    130c:	d03f      	beq.n	138e <_sercom_get_default_pad+0xf2>
    130e:	2902      	cmp	r1, #2
    1310:	d005      	beq.n	131e <_sercom_get_default_pad+0x82>
    1312:	2903      	cmp	r1, #3
    1314:	d005      	beq.n	1322 <_sercom_get_default_pad+0x86>
	return 0;
    1316:	2000      	movs	r0, #0
    1318:	e7ce      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    131a:	482d      	ldr	r0, [pc, #180]	; (13d0 <_sercom_get_default_pad+0x134>)
    131c:	e7cc      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    131e:	482d      	ldr	r0, [pc, #180]	; (13d4 <_sercom_get_default_pad+0x138>)
    1320:	e7ca      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1322:	482d      	ldr	r0, [pc, #180]	; (13d8 <_sercom_get_default_pad+0x13c>)
    1324:	e7c8      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1326:	2901      	cmp	r1, #1
    1328:	d007      	beq.n	133a <_sercom_get_default_pad+0x9e>
    132a:	2900      	cmp	r1, #0
    132c:	d031      	beq.n	1392 <_sercom_get_default_pad+0xf6>
    132e:	2902      	cmp	r1, #2
    1330:	d005      	beq.n	133e <_sercom_get_default_pad+0xa2>
    1332:	2903      	cmp	r1, #3
    1334:	d005      	beq.n	1342 <_sercom_get_default_pad+0xa6>
	return 0;
    1336:	2000      	movs	r0, #0
    1338:	e7be      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    133a:	4828      	ldr	r0, [pc, #160]	; (13dc <_sercom_get_default_pad+0x140>)
    133c:	e7bc      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    133e:	4828      	ldr	r0, [pc, #160]	; (13e0 <_sercom_get_default_pad+0x144>)
    1340:	e7ba      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1342:	4828      	ldr	r0, [pc, #160]	; (13e4 <_sercom_get_default_pad+0x148>)
    1344:	e7b8      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1346:	2901      	cmp	r1, #1
    1348:	d007      	beq.n	135a <_sercom_get_default_pad+0xbe>
    134a:	2900      	cmp	r1, #0
    134c:	d023      	beq.n	1396 <_sercom_get_default_pad+0xfa>
    134e:	2902      	cmp	r1, #2
    1350:	d005      	beq.n	135e <_sercom_get_default_pad+0xc2>
    1352:	2903      	cmp	r1, #3
    1354:	d005      	beq.n	1362 <_sercom_get_default_pad+0xc6>
	return 0;
    1356:	2000      	movs	r0, #0
    1358:	e7ae      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    135a:	4823      	ldr	r0, [pc, #140]	; (13e8 <_sercom_get_default_pad+0x14c>)
    135c:	e7ac      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    135e:	4823      	ldr	r0, [pc, #140]	; (13ec <_sercom_get_default_pad+0x150>)
    1360:	e7aa      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1362:	4823      	ldr	r0, [pc, #140]	; (13f0 <_sercom_get_default_pad+0x154>)
    1364:	e7a8      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1366:	2901      	cmp	r1, #1
    1368:	d007      	beq.n	137a <_sercom_get_default_pad+0xde>
    136a:	2900      	cmp	r1, #0
    136c:	d015      	beq.n	139a <_sercom_get_default_pad+0xfe>
    136e:	2902      	cmp	r1, #2
    1370:	d005      	beq.n	137e <_sercom_get_default_pad+0xe2>
    1372:	2903      	cmp	r1, #3
    1374:	d005      	beq.n	1382 <_sercom_get_default_pad+0xe6>
	return 0;
    1376:	2000      	movs	r0, #0
    1378:	e79e      	b.n	12b8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    137a:	481e      	ldr	r0, [pc, #120]	; (13f4 <_sercom_get_default_pad+0x158>)
    137c:	e79c      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    137e:	481e      	ldr	r0, [pc, #120]	; (13f8 <_sercom_get_default_pad+0x15c>)
    1380:	e79a      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1382:	481e      	ldr	r0, [pc, #120]	; (13fc <_sercom_get_default_pad+0x160>)
    1384:	e798      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1386:	481e      	ldr	r0, [pc, #120]	; (1400 <_sercom_get_default_pad+0x164>)
    1388:	e796      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    138a:	2003      	movs	r0, #3
    138c:	e794      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    138e:	481d      	ldr	r0, [pc, #116]	; (1404 <_sercom_get_default_pad+0x168>)
    1390:	e792      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1392:	481d      	ldr	r0, [pc, #116]	; (1408 <_sercom_get_default_pad+0x16c>)
    1394:	e790      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    1396:	481d      	ldr	r0, [pc, #116]	; (140c <_sercom_get_default_pad+0x170>)
    1398:	e78e      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    139a:	481d      	ldr	r0, [pc, #116]	; (1410 <_sercom_get_default_pad+0x174>)
    139c:	e78c      	b.n	12b8 <_sercom_get_default_pad+0x1c>
    139e:	46c0      	nop			; (mov r8, r8)
    13a0:	42001000 	.word	0x42001000
    13a4:	42001800 	.word	0x42001800
    13a8:	42001c00 	.word	0x42001c00
    13ac:	42001400 	.word	0x42001400
    13b0:	42000800 	.word	0x42000800
    13b4:	42000c00 	.word	0x42000c00
    13b8:	00050003 	.word	0x00050003
    13bc:	00060003 	.word	0x00060003
    13c0:	00070003 	.word	0x00070003
    13c4:	00010003 	.word	0x00010003
    13c8:	001e0003 	.word	0x001e0003
    13cc:	001f0003 	.word	0x001f0003
    13d0:	000d0002 	.word	0x000d0002
    13d4:	000e0002 	.word	0x000e0002
    13d8:	000f0002 	.word	0x000f0002
    13dc:	00110003 	.word	0x00110003
    13e0:	00120003 	.word	0x00120003
    13e4:	00130003 	.word	0x00130003
    13e8:	003f0005 	.word	0x003f0005
    13ec:	003e0005 	.word	0x003e0005
    13f0:	00520005 	.word	0x00520005
    13f4:	00170003 	.word	0x00170003
    13f8:	00180003 	.word	0x00180003
    13fc:	00190003 	.word	0x00190003
    1400:	00040003 	.word	0x00040003
    1404:	000c0002 	.word	0x000c0002
    1408:	00100003 	.word	0x00100003
    140c:	00530005 	.word	0x00530005
    1410:	00160003 	.word	0x00160003

00001414 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1414:	b530      	push	{r4, r5, lr}
    1416:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1418:	4b0b      	ldr	r3, [pc, #44]	; (1448 <_sercom_get_sercom_inst_index+0x34>)
    141a:	466a      	mov	r2, sp
    141c:	cb32      	ldmia	r3!, {r1, r4, r5}
    141e:	c232      	stmia	r2!, {r1, r4, r5}
    1420:	cb32      	ldmia	r3!, {r1, r4, r5}
    1422:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1424:	9b00      	ldr	r3, [sp, #0]
    1426:	4283      	cmp	r3, r0
    1428:	d00b      	beq.n	1442 <_sercom_get_sercom_inst_index+0x2e>
    142a:	2301      	movs	r3, #1
    142c:	009a      	lsls	r2, r3, #2
    142e:	4669      	mov	r1, sp
    1430:	5852      	ldr	r2, [r2, r1]
    1432:	4282      	cmp	r2, r0
    1434:	d006      	beq.n	1444 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1436:	3301      	adds	r3, #1
    1438:	2b06      	cmp	r3, #6
    143a:	d1f7      	bne.n	142c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    143c:	2000      	movs	r0, #0
}
    143e:	b007      	add	sp, #28
    1440:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1442:	2300      	movs	r3, #0
			return i;
    1444:	b2d8      	uxtb	r0, r3
    1446:	e7fa      	b.n	143e <_sercom_get_sercom_inst_index+0x2a>
    1448:	0000aac0 	.word	0x0000aac0

0000144c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    144c:	4770      	bx	lr
	...

00001450 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1450:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1452:	4b0a      	ldr	r3, [pc, #40]	; (147c <_sercom_set_handler+0x2c>)
    1454:	781b      	ldrb	r3, [r3, #0]
    1456:	2b00      	cmp	r3, #0
    1458:	d10c      	bne.n	1474 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    145a:	4f09      	ldr	r7, [pc, #36]	; (1480 <_sercom_set_handler+0x30>)
    145c:	4e09      	ldr	r6, [pc, #36]	; (1484 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    145e:	4d0a      	ldr	r5, [pc, #40]	; (1488 <_sercom_set_handler+0x38>)
    1460:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1462:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1464:	195a      	adds	r2, r3, r5
    1466:	6014      	str	r4, [r2, #0]
    1468:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    146a:	2b18      	cmp	r3, #24
    146c:	d1f9      	bne.n	1462 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    146e:	2201      	movs	r2, #1
    1470:	4b02      	ldr	r3, [pc, #8]	; (147c <_sercom_set_handler+0x2c>)
    1472:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1474:	0080      	lsls	r0, r0, #2
    1476:	4b02      	ldr	r3, [pc, #8]	; (1480 <_sercom_set_handler+0x30>)
    1478:	50c1      	str	r1, [r0, r3]
}
    147a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    147c:	20000246 	.word	0x20000246
    1480:	20000248 	.word	0x20000248
    1484:	0000144d 	.word	0x0000144d
    1488:	20002278 	.word	0x20002278

0000148c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    148c:	b500      	push	{lr}
    148e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1490:	2309      	movs	r3, #9
    1492:	466a      	mov	r2, sp
    1494:	7013      	strb	r3, [r2, #0]
    1496:	3301      	adds	r3, #1
    1498:	7053      	strb	r3, [r2, #1]
    149a:	3301      	adds	r3, #1
    149c:	7093      	strb	r3, [r2, #2]
    149e:	3301      	adds	r3, #1
    14a0:	70d3      	strb	r3, [r2, #3]
    14a2:	3301      	adds	r3, #1
    14a4:	7113      	strb	r3, [r2, #4]
    14a6:	3301      	adds	r3, #1
    14a8:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    14aa:	4b03      	ldr	r3, [pc, #12]	; (14b8 <_sercom_get_interrupt_vector+0x2c>)
    14ac:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    14ae:	466b      	mov	r3, sp
    14b0:	5618      	ldrsb	r0, [r3, r0]
}
    14b2:	b003      	add	sp, #12
    14b4:	bd00      	pop	{pc}
    14b6:	46c0      	nop			; (mov r8, r8)
    14b8:	00001415 	.word	0x00001415

000014bc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    14bc:	b510      	push	{r4, lr}
    14be:	4b02      	ldr	r3, [pc, #8]	; (14c8 <SERCOM0_Handler+0xc>)
    14c0:	681b      	ldr	r3, [r3, #0]
    14c2:	2000      	movs	r0, #0
    14c4:	4798      	blx	r3
    14c6:	bd10      	pop	{r4, pc}
    14c8:	20000248 	.word	0x20000248

000014cc <SERCOM1_Handler>:
    14cc:	b510      	push	{r4, lr}
    14ce:	4b02      	ldr	r3, [pc, #8]	; (14d8 <SERCOM1_Handler+0xc>)
    14d0:	685b      	ldr	r3, [r3, #4]
    14d2:	2001      	movs	r0, #1
    14d4:	4798      	blx	r3
    14d6:	bd10      	pop	{r4, pc}
    14d8:	20000248 	.word	0x20000248

000014dc <SERCOM2_Handler>:
    14dc:	b510      	push	{r4, lr}
    14de:	4b02      	ldr	r3, [pc, #8]	; (14e8 <SERCOM2_Handler+0xc>)
    14e0:	689b      	ldr	r3, [r3, #8]
    14e2:	2002      	movs	r0, #2
    14e4:	4798      	blx	r3
    14e6:	bd10      	pop	{r4, pc}
    14e8:	20000248 	.word	0x20000248

000014ec <SERCOM3_Handler>:
    14ec:	b510      	push	{r4, lr}
    14ee:	4b02      	ldr	r3, [pc, #8]	; (14f8 <SERCOM3_Handler+0xc>)
    14f0:	68db      	ldr	r3, [r3, #12]
    14f2:	2003      	movs	r0, #3
    14f4:	4798      	blx	r3
    14f6:	bd10      	pop	{r4, pc}
    14f8:	20000248 	.word	0x20000248

000014fc <SERCOM4_Handler>:
    14fc:	b510      	push	{r4, lr}
    14fe:	4b02      	ldr	r3, [pc, #8]	; (1508 <SERCOM4_Handler+0xc>)
    1500:	691b      	ldr	r3, [r3, #16]
    1502:	2004      	movs	r0, #4
    1504:	4798      	blx	r3
    1506:	bd10      	pop	{r4, pc}
    1508:	20000248 	.word	0x20000248

0000150c <SERCOM5_Handler>:
    150c:	b510      	push	{r4, lr}
    150e:	4b02      	ldr	r3, [pc, #8]	; (1518 <SERCOM5_Handler+0xc>)
    1510:	695b      	ldr	r3, [r3, #20]
    1512:	2005      	movs	r0, #5
    1514:	4798      	blx	r3
    1516:	bd10      	pop	{r4, pc}
    1518:	20000248 	.word	0x20000248

0000151c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    151c:	b5f0      	push	{r4, r5, r6, r7, lr}
    151e:	46d6      	mov	lr, sl
    1520:	464f      	mov	r7, r9
    1522:	b580      	push	{r7, lr}
    1524:	b08b      	sub	sp, #44	; 0x2c
    1526:	4681      	mov	r9, r0
    1528:	000f      	movs	r7, r1
    152a:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    152c:	0003      	movs	r3, r0
    152e:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1530:	680b      	ldr	r3, [r1, #0]
    1532:	079b      	lsls	r3, r3, #30
    1534:	d409      	bmi.n	154a <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1536:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1538:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    153a:	07db      	lsls	r3, r3, #31
    153c:	d400      	bmi.n	1540 <spi_init+0x24>
    153e:	e098      	b.n	1672 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1540:	b00b      	add	sp, #44	; 0x2c
    1542:	bc0c      	pop	{r2, r3}
    1544:	4691      	mov	r9, r2
    1546:	469a      	mov	sl, r3
    1548:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    154a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    154c:	9305      	str	r3, [sp, #20]
    154e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1550:	9306      	str	r3, [sp, #24]
    1552:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1554:	9307      	str	r3, [sp, #28]
    1556:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1558:	9308      	str	r3, [sp, #32]
    155a:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    155c:	ab05      	add	r3, sp, #20
    155e:	9301      	str	r3, [sp, #4]
    1560:	e00a      	b.n	1578 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1562:	0038      	movs	r0, r7
    1564:	4b93      	ldr	r3, [pc, #588]	; (17b4 <spi_init+0x298>)
    1566:	4798      	blx	r3
    1568:	e00c      	b.n	1584 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    156a:	230f      	movs	r3, #15
    156c:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    156e:	4281      	cmp	r1, r0
    1570:	d12d      	bne.n	15ce <spi_init+0xb2>
    1572:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1574:	2e04      	cmp	r6, #4
    1576:	d02f      	beq.n	15d8 <spi_init+0xbc>
    1578:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    157a:	00b3      	lsls	r3, r6, #2
    157c:	9a01      	ldr	r2, [sp, #4]
    157e:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    1580:	2800      	cmp	r0, #0
    1582:	d0ee      	beq.n	1562 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    1584:	1c43      	adds	r3, r0, #1
    1586:	d0f4      	beq.n	1572 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    1588:	0401      	lsls	r1, r0, #16
    158a:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    158c:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    158e:	b2c3      	uxtb	r3, r0
    1590:	469c      	mov	ip, r3
		return NULL;
    1592:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1594:	0602      	lsls	r2, r0, #24
    1596:	d405      	bmi.n	15a4 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    1598:	4663      	mov	r3, ip
    159a:	095b      	lsrs	r3, r3, #5
    159c:	01db      	lsls	r3, r3, #7
    159e:	4a86      	ldr	r2, [pc, #536]	; (17b8 <spi_init+0x29c>)
    15a0:	4692      	mov	sl, r2
    15a2:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    15a4:	221f      	movs	r2, #31
    15a6:	4660      	mov	r0, ip
    15a8:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    15aa:	1898      	adds	r0, r3, r2
    15ac:	3040      	adds	r0, #64	; 0x40
    15ae:	7800      	ldrb	r0, [r0, #0]
    15b0:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    15b2:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    15b4:	4655      	mov	r5, sl
    15b6:	07ed      	lsls	r5, r5, #31
    15b8:	d5d9      	bpl.n	156e <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    15ba:	0852      	lsrs	r2, r2, #1
    15bc:	189b      	adds	r3, r3, r2
    15be:	3330      	adds	r3, #48	; 0x30
    15c0:	7818      	ldrb	r0, [r3, #0]
    15c2:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    15c4:	4663      	mov	r3, ip
    15c6:	07db      	lsls	r3, r3, #31
    15c8:	d5cf      	bpl.n	156a <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    15ca:	0900      	lsrs	r0, r0, #4
    15cc:	e7cf      	b.n	156e <spi_init+0x52>
			module->hw = NULL;
    15ce:	2300      	movs	r3, #0
    15d0:	464a      	mov	r2, r9
    15d2:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    15d4:	201c      	movs	r0, #28
    15d6:	e7b3      	b.n	1540 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    15d8:	2013      	movs	r0, #19
    15da:	4b78      	ldr	r3, [pc, #480]	; (17bc <spi_init+0x2a0>)
    15dc:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    15de:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    15e0:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    15e2:	2a01      	cmp	r2, #1
    15e4:	d027      	beq.n	1636 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    15e6:	6863      	ldr	r3, [r4, #4]
    15e8:	68a2      	ldr	r2, [r4, #8]
    15ea:	4313      	orrs	r3, r2
    15ec:	68e2      	ldr	r2, [r4, #12]
    15ee:	4313      	orrs	r3, r2
    15f0:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    15f2:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    15f4:	7c61      	ldrb	r1, [r4, #17]
    15f6:	2900      	cmp	r1, #0
    15f8:	d001      	beq.n	15fe <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    15fa:	2180      	movs	r1, #128	; 0x80
    15fc:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    15fe:	7ca1      	ldrb	r1, [r4, #18]
    1600:	2900      	cmp	r1, #0
    1602:	d002      	beq.n	160a <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1604:	2180      	movs	r1, #128	; 0x80
    1606:	0289      	lsls	r1, r1, #10
    1608:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    160a:	7ce1      	ldrb	r1, [r4, #19]
    160c:	2900      	cmp	r1, #0
    160e:	d002      	beq.n	1616 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1610:	2180      	movs	r1, #128	; 0x80
    1612:	0089      	lsls	r1, r1, #2
    1614:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    1616:	7d21      	ldrb	r1, [r4, #20]
    1618:	2900      	cmp	r1, #0
    161a:	d002      	beq.n	1622 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    161c:	2180      	movs	r1, #128	; 0x80
    161e:	0189      	lsls	r1, r1, #6
    1620:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    1622:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    1624:	2002      	movs	r0, #2
    1626:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    1628:	428b      	cmp	r3, r1
    162a:	d018      	beq.n	165e <spi_init+0x142>
	module->hw = NULL;
    162c:	2300      	movs	r3, #0
    162e:	464a      	mov	r2, r9
    1630:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    1632:	201c      	movs	r0, #28
    1634:	e784      	b.n	1540 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    1636:	aa04      	add	r2, sp, #16
    1638:	0001      	movs	r1, r0
    163a:	69a0      	ldr	r0, [r4, #24]
    163c:	4b60      	ldr	r3, [pc, #384]	; (17c0 <spi_init+0x2a4>)
    163e:	4798      	blx	r3
    1640:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1642:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1644:	2b00      	cmp	r3, #0
    1646:	d000      	beq.n	164a <spi_init+0x12e>
    1648:	e77a      	b.n	1540 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    164a:	7b3b      	ldrb	r3, [r7, #12]
    164c:	b2db      	uxtb	r3, r3
    164e:	aa04      	add	r2, sp, #16
    1650:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    1652:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1654:	429a      	cmp	r2, r3
    1656:	d000      	beq.n	165a <spi_init+0x13e>
    1658:	e772      	b.n	1540 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    165a:	350c      	adds	r5, #12
    165c:	e7c3      	b.n	15e6 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    165e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1660:	4293      	cmp	r3, r2
    1662:	d1e3      	bne.n	162c <spi_init+0x110>
		module->mode           = config->mode;
    1664:	7823      	ldrb	r3, [r4, #0]
    1666:	464a      	mov	r2, r9
    1668:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    166a:	7c23      	ldrb	r3, [r4, #16]
    166c:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    166e:	2000      	movs	r0, #0
    1670:	e766      	b.n	1540 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1672:	0008      	movs	r0, r1
    1674:	4b53      	ldr	r3, [pc, #332]	; (17c4 <spi_init+0x2a8>)
    1676:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1678:	4a53      	ldr	r2, [pc, #332]	; (17c8 <spi_init+0x2ac>)
    167a:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    167c:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    167e:	2301      	movs	r3, #1
    1680:	40ab      	lsls	r3, r5
    1682:	430b      	orrs	r3, r1
    1684:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1686:	a909      	add	r1, sp, #36	; 0x24
    1688:	2624      	movs	r6, #36	; 0x24
    168a:	5da3      	ldrb	r3, [r4, r6]
    168c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    168e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1690:	b2c5      	uxtb	r5, r0
    1692:	0028      	movs	r0, r5
    1694:	4b4d      	ldr	r3, [pc, #308]	; (17cc <spi_init+0x2b0>)
    1696:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1698:	0028      	movs	r0, r5
    169a:	4b4d      	ldr	r3, [pc, #308]	; (17d0 <spi_init+0x2b4>)
    169c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    169e:	5da0      	ldrb	r0, [r4, r6]
    16a0:	2100      	movs	r1, #0
    16a2:	4b4c      	ldr	r3, [pc, #304]	; (17d4 <spi_init+0x2b8>)
    16a4:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    16a6:	7823      	ldrb	r3, [r4, #0]
    16a8:	2b01      	cmp	r3, #1
    16aa:	d019      	beq.n	16e0 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    16ac:	464b      	mov	r3, r9
    16ae:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    16b0:	ab04      	add	r3, sp, #16
    16b2:	2280      	movs	r2, #128	; 0x80
    16b4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    16b6:	2200      	movs	r2, #0
    16b8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    16ba:	2101      	movs	r1, #1
    16bc:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    16be:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    16c0:	7823      	ldrb	r3, [r4, #0]
    16c2:	2b00      	cmp	r3, #0
    16c4:	d101      	bne.n	16ca <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    16c6:	ab04      	add	r3, sp, #16
    16c8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    16ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    16cc:	9305      	str	r3, [sp, #20]
    16ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    16d0:	9306      	str	r3, [sp, #24]
    16d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    16d4:	9307      	str	r3, [sp, #28]
    16d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    16d8:	9308      	str	r3, [sp, #32]
    16da:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    16dc:	ad05      	add	r5, sp, #20
    16de:	e011      	b.n	1704 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    16e0:	683b      	ldr	r3, [r7, #0]
    16e2:	220c      	movs	r2, #12
    16e4:	4313      	orrs	r3, r2
    16e6:	603b      	str	r3, [r7, #0]
    16e8:	e7e0      	b.n	16ac <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    16ea:	0030      	movs	r0, r6
    16ec:	4b31      	ldr	r3, [pc, #196]	; (17b4 <spi_init+0x298>)
    16ee:	4798      	blx	r3
    16f0:	e00d      	b.n	170e <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    16f2:	a904      	add	r1, sp, #16
    16f4:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    16f6:	0c00      	lsrs	r0, r0, #16
    16f8:	b2c0      	uxtb	r0, r0
    16fa:	4b37      	ldr	r3, [pc, #220]	; (17d8 <spi_init+0x2bc>)
    16fc:	4798      	blx	r3
    16fe:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1700:	2f04      	cmp	r7, #4
    1702:	d007      	beq.n	1714 <spi_init+0x1f8>
    1704:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1706:	00bb      	lsls	r3, r7, #2
    1708:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    170a:	2800      	cmp	r0, #0
    170c:	d0ed      	beq.n	16ea <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    170e:	1c43      	adds	r3, r0, #1
    1710:	d1ef      	bne.n	16f2 <spi_init+0x1d6>
    1712:	e7f4      	b.n	16fe <spi_init+0x1e2>
	module->mode             = config->mode;
    1714:	7823      	ldrb	r3, [r4, #0]
    1716:	464a      	mov	r2, r9
    1718:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    171a:	7c23      	ldrb	r3, [r4, #16]
    171c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    171e:	7ca3      	ldrb	r3, [r4, #18]
    1720:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1722:	7d23      	ldrb	r3, [r4, #20]
    1724:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    1726:	2200      	movs	r2, #0
    1728:	ab02      	add	r3, sp, #8
    172a:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    172c:	7823      	ldrb	r3, [r4, #0]
    172e:	2b01      	cmp	r3, #1
    1730:	d028      	beq.n	1784 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    1732:	6863      	ldr	r3, [r4, #4]
    1734:	68a2      	ldr	r2, [r4, #8]
    1736:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1738:	68e2      	ldr	r2, [r4, #12]
    173a:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    173c:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    173e:	7c62      	ldrb	r2, [r4, #17]
    1740:	2a00      	cmp	r2, #0
    1742:	d103      	bne.n	174c <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1744:	4a25      	ldr	r2, [pc, #148]	; (17dc <spi_init+0x2c0>)
    1746:	7892      	ldrb	r2, [r2, #2]
    1748:	0792      	lsls	r2, r2, #30
    174a:	d501      	bpl.n	1750 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    174c:	2280      	movs	r2, #128	; 0x80
    174e:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    1750:	7ca2      	ldrb	r2, [r4, #18]
    1752:	2a00      	cmp	r2, #0
    1754:	d002      	beq.n	175c <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1756:	2280      	movs	r2, #128	; 0x80
    1758:	0292      	lsls	r2, r2, #10
    175a:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    175c:	7ce2      	ldrb	r2, [r4, #19]
    175e:	2a00      	cmp	r2, #0
    1760:	d002      	beq.n	1768 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1762:	2280      	movs	r2, #128	; 0x80
    1764:	0092      	lsls	r2, r2, #2
    1766:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1768:	7d22      	ldrb	r2, [r4, #20]
    176a:	2a00      	cmp	r2, #0
    176c:	d002      	beq.n	1774 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    176e:	2280      	movs	r2, #128	; 0x80
    1770:	0192      	lsls	r2, r2, #6
    1772:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    1774:	6832      	ldr	r2, [r6, #0]
    1776:	4313      	orrs	r3, r2
    1778:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    177a:	6873      	ldr	r3, [r6, #4]
    177c:	430b      	orrs	r3, r1
    177e:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    1780:	2000      	movs	r0, #0
    1782:	e6dd      	b.n	1540 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1784:	464b      	mov	r3, r9
    1786:	6818      	ldr	r0, [r3, #0]
    1788:	4b0e      	ldr	r3, [pc, #56]	; (17c4 <spi_init+0x2a8>)
    178a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    178c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    178e:	b2c0      	uxtb	r0, r0
    1790:	4b0a      	ldr	r3, [pc, #40]	; (17bc <spi_init+0x2a0>)
    1792:	4798      	blx	r3
    1794:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    1796:	ab02      	add	r3, sp, #8
    1798:	1d9a      	adds	r2, r3, #6
    179a:	69a0      	ldr	r0, [r4, #24]
    179c:	4b08      	ldr	r3, [pc, #32]	; (17c0 <spi_init+0x2a4>)
    179e:	4798      	blx	r3
    17a0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    17a2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    17a4:	2b00      	cmp	r3, #0
    17a6:	d000      	beq.n	17aa <spi_init+0x28e>
    17a8:	e6ca      	b.n	1540 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    17aa:	ab02      	add	r3, sp, #8
    17ac:	3306      	adds	r3, #6
    17ae:	781b      	ldrb	r3, [r3, #0]
    17b0:	7333      	strb	r3, [r6, #12]
    17b2:	e7be      	b.n	1732 <spi_init+0x216>
    17b4:	0000129d 	.word	0x0000129d
    17b8:	41004400 	.word	0x41004400
    17bc:	00002699 	.word	0x00002699
    17c0:	00001059 	.word	0x00001059
    17c4:	00001415 	.word	0x00001415
    17c8:	40000400 	.word	0x40000400
    17cc:	0000267d 	.word	0x0000267d
    17d0:	000025f1 	.word	0x000025f1
    17d4:	00001251 	.word	0x00001251
    17d8:	00002775 	.word	0x00002775
    17dc:	41002000 	.word	0x41002000

000017e0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    17e0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    17e2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    17e4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    17e6:	2c01      	cmp	r4, #1
    17e8:	d001      	beq.n	17ee <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    17ea:	0018      	movs	r0, r3
    17ec:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    17ee:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    17f0:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    17f2:	2c00      	cmp	r4, #0
    17f4:	d1f9      	bne.n	17ea <spi_select_slave+0xa>
		if (select) {
    17f6:	2a00      	cmp	r2, #0
    17f8:	d058      	beq.n	18ac <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    17fa:	784b      	ldrb	r3, [r1, #1]
    17fc:	2b00      	cmp	r3, #0
    17fe:	d044      	beq.n	188a <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1800:	6803      	ldr	r3, [r0, #0]
    1802:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1804:	07db      	lsls	r3, r3, #31
    1806:	d410      	bmi.n	182a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1808:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    180a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    180c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    180e:	2900      	cmp	r1, #0
    1810:	d104      	bne.n	181c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1812:	0953      	lsrs	r3, r2, #5
    1814:	01db      	lsls	r3, r3, #7
    1816:	492e      	ldr	r1, [pc, #184]	; (18d0 <spi_select_slave+0xf0>)
    1818:	468c      	mov	ip, r1
    181a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    181c:	211f      	movs	r1, #31
    181e:	4011      	ands	r1, r2
    1820:	2201      	movs	r2, #1
    1822:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1824:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    1826:	2305      	movs	r3, #5
    1828:	e7df      	b.n	17ea <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    182a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    182c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    182e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1830:	2c00      	cmp	r4, #0
    1832:	d104      	bne.n	183e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1834:	0953      	lsrs	r3, r2, #5
    1836:	01db      	lsls	r3, r3, #7
    1838:	4c25      	ldr	r4, [pc, #148]	; (18d0 <spi_select_slave+0xf0>)
    183a:	46a4      	mov	ip, r4
    183c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    183e:	241f      	movs	r4, #31
    1840:	4014      	ands	r4, r2
    1842:	2201      	movs	r2, #1
    1844:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1846:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1848:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    184a:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    184c:	07d2      	lsls	r2, r2, #31
    184e:	d501      	bpl.n	1854 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1850:	788a      	ldrb	r2, [r1, #2]
    1852:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1854:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    1856:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    1858:	2a00      	cmp	r2, #0
    185a:	d1c6      	bne.n	17ea <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    185c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    185e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1860:	7e13      	ldrb	r3, [r2, #24]
    1862:	420b      	tst	r3, r1
    1864:	d0fc      	beq.n	1860 <spi_select_slave+0x80>
    1866:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    1868:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    186a:	0749      	lsls	r1, r1, #29
    186c:	d5bd      	bpl.n	17ea <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    186e:	8b53      	ldrh	r3, [r2, #26]
    1870:	075b      	lsls	r3, r3, #29
    1872:	d501      	bpl.n	1878 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1874:	2304      	movs	r3, #4
    1876:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1878:	7983      	ldrb	r3, [r0, #6]
    187a:	2b01      	cmp	r3, #1
    187c:	d002      	beq.n	1884 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    187e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1880:	2300      	movs	r3, #0
    1882:	e7b2      	b.n	17ea <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1884:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1886:	2300      	movs	r3, #0
    1888:	e7af      	b.n	17ea <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    188a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    188c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    188e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1890:	2900      	cmp	r1, #0
    1892:	d104      	bne.n	189e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    1894:	0953      	lsrs	r3, r2, #5
    1896:	01db      	lsls	r3, r3, #7
    1898:	490d      	ldr	r1, [pc, #52]	; (18d0 <spi_select_slave+0xf0>)
    189a:	468c      	mov	ip, r1
    189c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    189e:	211f      	movs	r1, #31
    18a0:	4011      	ands	r1, r2
    18a2:	2201      	movs	r2, #1
    18a4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    18a6:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    18a8:	2300      	movs	r3, #0
    18aa:	e79e      	b.n	17ea <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    18ac:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    18ae:	09d1      	lsrs	r1, r2, #7
		return NULL;
    18b0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    18b2:	2900      	cmp	r1, #0
    18b4:	d104      	bne.n	18c0 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    18b6:	0953      	lsrs	r3, r2, #5
    18b8:	01db      	lsls	r3, r3, #7
    18ba:	4905      	ldr	r1, [pc, #20]	; (18d0 <spi_select_slave+0xf0>)
    18bc:	468c      	mov	ip, r1
    18be:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    18c0:	211f      	movs	r1, #31
    18c2:	4011      	ands	r1, r2
    18c4:	2201      	movs	r2, #1
    18c6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    18c8:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    18ca:	2300      	movs	r3, #0
    18cc:	e78d      	b.n	17ea <spi_select_slave+0xa>
    18ce:	46c0      	nop			; (mov r8, r8)
    18d0:	41004400 	.word	0x41004400

000018d4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    18d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18d6:	46de      	mov	lr, fp
    18d8:	4657      	mov	r7, sl
    18da:	464e      	mov	r6, r9
    18dc:	4645      	mov	r5, r8
    18de:	b5e0      	push	{r5, r6, r7, lr}
    18e0:	b091      	sub	sp, #68	; 0x44
    18e2:	0005      	movs	r5, r0
    18e4:	000c      	movs	r4, r1
    18e6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    18e8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    18ea:	0008      	movs	r0, r1
    18ec:	4bbb      	ldr	r3, [pc, #748]	; (1bdc <usart_init+0x308>)
    18ee:	4798      	blx	r3
    18f0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    18f2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    18f4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    18f6:	07db      	lsls	r3, r3, #31
    18f8:	d506      	bpl.n	1908 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    18fa:	b011      	add	sp, #68	; 0x44
    18fc:	bc3c      	pop	{r2, r3, r4, r5}
    18fe:	4690      	mov	r8, r2
    1900:	4699      	mov	r9, r3
    1902:	46a2      	mov	sl, r4
    1904:	46ab      	mov	fp, r5
    1906:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1908:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    190a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    190c:	079b      	lsls	r3, r3, #30
    190e:	d4f4      	bmi.n	18fa <usart_init+0x26>
    1910:	49b3      	ldr	r1, [pc, #716]	; (1be0 <usart_init+0x30c>)
    1912:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1914:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1916:	2301      	movs	r3, #1
    1918:	40bb      	lsls	r3, r7
    191a:	4303      	orrs	r3, r0
    191c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    191e:	a90f      	add	r1, sp, #60	; 0x3c
    1920:	272d      	movs	r7, #45	; 0x2d
    1922:	5df3      	ldrb	r3, [r6, r7]
    1924:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1926:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1928:	b2d3      	uxtb	r3, r2
    192a:	9302      	str	r3, [sp, #8]
    192c:	0018      	movs	r0, r3
    192e:	4bad      	ldr	r3, [pc, #692]	; (1be4 <usart_init+0x310>)
    1930:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1932:	9802      	ldr	r0, [sp, #8]
    1934:	4bac      	ldr	r3, [pc, #688]	; (1be8 <usart_init+0x314>)
    1936:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1938:	5df0      	ldrb	r0, [r6, r7]
    193a:	2100      	movs	r1, #0
    193c:	4bab      	ldr	r3, [pc, #684]	; (1bec <usart_init+0x318>)
    193e:	4798      	blx	r3
	module->character_size = config->character_size;
    1940:	7af3      	ldrb	r3, [r6, #11]
    1942:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1944:	2324      	movs	r3, #36	; 0x24
    1946:	5cf3      	ldrb	r3, [r6, r3]
    1948:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    194a:	2325      	movs	r3, #37	; 0x25
    194c:	5cf3      	ldrb	r3, [r6, r3]
    194e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1950:	7ef3      	ldrb	r3, [r6, #27]
    1952:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1954:	7f33      	ldrb	r3, [r6, #28]
    1956:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1958:	682b      	ldr	r3, [r5, #0]
    195a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    195c:	0018      	movs	r0, r3
    195e:	4b9f      	ldr	r3, [pc, #636]	; (1bdc <usart_init+0x308>)
    1960:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1962:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1964:	2200      	movs	r2, #0
    1966:	230e      	movs	r3, #14
    1968:	a906      	add	r1, sp, #24
    196a:	468c      	mov	ip, r1
    196c:	4463      	add	r3, ip
    196e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1970:	8a32      	ldrh	r2, [r6, #16]
    1972:	9202      	str	r2, [sp, #8]
    1974:	2380      	movs	r3, #128	; 0x80
    1976:	01db      	lsls	r3, r3, #7
    1978:	429a      	cmp	r2, r3
    197a:	d100      	bne.n	197e <usart_init+0xaa>
    197c:	e09c      	b.n	1ab8 <usart_init+0x1e4>
    197e:	d90f      	bls.n	19a0 <usart_init+0xcc>
    1980:	23c0      	movs	r3, #192	; 0xc0
    1982:	01db      	lsls	r3, r3, #7
    1984:	9a02      	ldr	r2, [sp, #8]
    1986:	429a      	cmp	r2, r3
    1988:	d100      	bne.n	198c <usart_init+0xb8>
    198a:	e090      	b.n	1aae <usart_init+0x1da>
    198c:	2380      	movs	r3, #128	; 0x80
    198e:	021b      	lsls	r3, r3, #8
    1990:	429a      	cmp	r2, r3
    1992:	d000      	beq.n	1996 <usart_init+0xc2>
    1994:	e11d      	b.n	1bd2 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1996:	2303      	movs	r3, #3
    1998:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    199a:	2300      	movs	r3, #0
    199c:	9307      	str	r3, [sp, #28]
    199e:	e008      	b.n	19b2 <usart_init+0xde>
	switch (config->sample_rate) {
    19a0:	2380      	movs	r3, #128	; 0x80
    19a2:	019b      	lsls	r3, r3, #6
    19a4:	429a      	cmp	r2, r3
    19a6:	d000      	beq.n	19aa <usart_init+0xd6>
    19a8:	e113      	b.n	1bd2 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    19aa:	2310      	movs	r3, #16
    19ac:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    19ae:	3b0f      	subs	r3, #15
    19b0:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    19b2:	6833      	ldr	r3, [r6, #0]
    19b4:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    19b6:	68f3      	ldr	r3, [r6, #12]
    19b8:	469b      	mov	fp, r3
		config->sample_adjustment |
    19ba:	6973      	ldr	r3, [r6, #20]
    19bc:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    19be:	7e33      	ldrb	r3, [r6, #24]
    19c0:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    19c2:	2326      	movs	r3, #38	; 0x26
    19c4:	5cf3      	ldrb	r3, [r6, r3]
    19c6:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    19c8:	6873      	ldr	r3, [r6, #4]
    19ca:	4699      	mov	r9, r3
	switch (transfer_mode)
    19cc:	2b00      	cmp	r3, #0
    19ce:	d100      	bne.n	19d2 <usart_init+0xfe>
    19d0:	e09e      	b.n	1b10 <usart_init+0x23c>
    19d2:	2380      	movs	r3, #128	; 0x80
    19d4:	055b      	lsls	r3, r3, #21
    19d6:	4599      	cmp	r9, r3
    19d8:	d100      	bne.n	19dc <usart_init+0x108>
    19da:	e082      	b.n	1ae2 <usart_init+0x20e>
	if(config->encoding_format_enable) {
    19dc:	7e73      	ldrb	r3, [r6, #25]
    19de:	2b00      	cmp	r3, #0
    19e0:	d002      	beq.n	19e8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    19e2:	7eb3      	ldrb	r3, [r6, #26]
    19e4:	4642      	mov	r2, r8
    19e6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    19e8:	682a      	ldr	r2, [r5, #0]
    19ea:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    19ec:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    19ee:	2b00      	cmp	r3, #0
    19f0:	d1fc      	bne.n	19ec <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    19f2:	330e      	adds	r3, #14
    19f4:	aa06      	add	r2, sp, #24
    19f6:	4694      	mov	ip, r2
    19f8:	4463      	add	r3, ip
    19fa:	881b      	ldrh	r3, [r3, #0]
    19fc:	4642      	mov	r2, r8
    19fe:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1a00:	9b05      	ldr	r3, [sp, #20]
    1a02:	465a      	mov	r2, fp
    1a04:	4313      	orrs	r3, r2
    1a06:	9a03      	ldr	r2, [sp, #12]
    1a08:	4313      	orrs	r3, r2
    1a0a:	464a      	mov	r2, r9
    1a0c:	4313      	orrs	r3, r2
    1a0e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a10:	9b04      	ldr	r3, [sp, #16]
    1a12:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1a14:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a16:	4653      	mov	r3, sl
    1a18:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1a1a:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1a1c:	2327      	movs	r3, #39	; 0x27
    1a1e:	5cf3      	ldrb	r3, [r6, r3]
    1a20:	2b00      	cmp	r3, #0
    1a22:	d101      	bne.n	1a28 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1a24:	3304      	adds	r3, #4
    1a26:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1a28:	7e73      	ldrb	r3, [r6, #25]
    1a2a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1a2c:	7f32      	ldrb	r2, [r6, #28]
    1a2e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1a30:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1a32:	7f72      	ldrb	r2, [r6, #29]
    1a34:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1a36:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1a38:	2224      	movs	r2, #36	; 0x24
    1a3a:	5cb2      	ldrb	r2, [r6, r2]
    1a3c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1a3e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1a40:	2225      	movs	r2, #37	; 0x25
    1a42:	5cb2      	ldrb	r2, [r6, r2]
    1a44:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1a46:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1a48:	7af1      	ldrb	r1, [r6, #11]
    1a4a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1a4c:	8933      	ldrh	r3, [r6, #8]
    1a4e:	2bff      	cmp	r3, #255	; 0xff
    1a50:	d100      	bne.n	1a54 <usart_init+0x180>
    1a52:	e081      	b.n	1b58 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1a54:	2280      	movs	r2, #128	; 0x80
    1a56:	0452      	lsls	r2, r2, #17
    1a58:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1a5a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1a5c:	232c      	movs	r3, #44	; 0x2c
    1a5e:	5cf3      	ldrb	r3, [r6, r3]
    1a60:	2b00      	cmp	r3, #0
    1a62:	d103      	bne.n	1a6c <usart_init+0x198>
    1a64:	4b62      	ldr	r3, [pc, #392]	; (1bf0 <usart_init+0x31c>)
    1a66:	789b      	ldrb	r3, [r3, #2]
    1a68:	079b      	lsls	r3, r3, #30
    1a6a:	d501      	bpl.n	1a70 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1a6c:	2380      	movs	r3, #128	; 0x80
    1a6e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a70:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1a72:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1a74:	2b00      	cmp	r3, #0
    1a76:	d1fc      	bne.n	1a72 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    1a78:	4643      	mov	r3, r8
    1a7a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a7c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1a7e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1a80:	2b00      	cmp	r3, #0
    1a82:	d1fc      	bne.n	1a7e <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    1a84:	4643      	mov	r3, r8
    1a86:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a88:	ab0e      	add	r3, sp, #56	; 0x38
    1a8a:	2280      	movs	r2, #128	; 0x80
    1a8c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a8e:	2200      	movs	r2, #0
    1a90:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1a92:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a94:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1a96:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1a98:	930a      	str	r3, [sp, #40]	; 0x28
    1a9a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1a9c:	930b      	str	r3, [sp, #44]	; 0x2c
    1a9e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1aa0:	930c      	str	r3, [sp, #48]	; 0x30
    1aa2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1aa4:	9302      	str	r3, [sp, #8]
    1aa6:	930d      	str	r3, [sp, #52]	; 0x34
    1aa8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1aaa:	ae0a      	add	r6, sp, #40	; 0x28
    1aac:	e063      	b.n	1b76 <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1aae:	2308      	movs	r3, #8
    1ab0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1ab2:	3b07      	subs	r3, #7
    1ab4:	9307      	str	r3, [sp, #28]
    1ab6:	e77c      	b.n	19b2 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1ab8:	6833      	ldr	r3, [r6, #0]
    1aba:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1abc:	68f3      	ldr	r3, [r6, #12]
    1abe:	469b      	mov	fp, r3
		config->sample_adjustment |
    1ac0:	6973      	ldr	r3, [r6, #20]
    1ac2:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ac4:	7e33      	ldrb	r3, [r6, #24]
    1ac6:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1ac8:	2326      	movs	r3, #38	; 0x26
    1aca:	5cf3      	ldrb	r3, [r6, r3]
    1acc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1ace:	6873      	ldr	r3, [r6, #4]
    1ad0:	4699      	mov	r9, r3
	switch (transfer_mode)
    1ad2:	2b00      	cmp	r3, #0
    1ad4:	d018      	beq.n	1b08 <usart_init+0x234>
    1ad6:	2380      	movs	r3, #128	; 0x80
    1ad8:	055b      	lsls	r3, r3, #21
    1ada:	4599      	cmp	r9, r3
    1adc:	d001      	beq.n	1ae2 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    1ade:	2000      	movs	r0, #0
    1ae0:	e025      	b.n	1b2e <usart_init+0x25a>
			if (!config->use_external_clock) {
    1ae2:	2327      	movs	r3, #39	; 0x27
    1ae4:	5cf3      	ldrb	r3, [r6, r3]
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	d000      	beq.n	1aec <usart_init+0x218>
    1aea:	e777      	b.n	19dc <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1aec:	6a33      	ldr	r3, [r6, #32]
    1aee:	001f      	movs	r7, r3
    1af0:	b2c0      	uxtb	r0, r0
    1af2:	4b40      	ldr	r3, [pc, #256]	; (1bf4 <usart_init+0x320>)
    1af4:	4798      	blx	r3
    1af6:	0001      	movs	r1, r0
    1af8:	220e      	movs	r2, #14
    1afa:	ab06      	add	r3, sp, #24
    1afc:	469c      	mov	ip, r3
    1afe:	4462      	add	r2, ip
    1b00:	0038      	movs	r0, r7
    1b02:	4b3d      	ldr	r3, [pc, #244]	; (1bf8 <usart_init+0x324>)
    1b04:	4798      	blx	r3
    1b06:	e012      	b.n	1b2e <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b08:	2308      	movs	r3, #8
    1b0a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b0c:	2300      	movs	r3, #0
    1b0e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1b10:	2327      	movs	r3, #39	; 0x27
    1b12:	5cf3      	ldrb	r3, [r6, r3]
    1b14:	2b00      	cmp	r3, #0
    1b16:	d00e      	beq.n	1b36 <usart_init+0x262>
				status_code =
    1b18:	9b06      	ldr	r3, [sp, #24]
    1b1a:	9300      	str	r3, [sp, #0]
    1b1c:	9b07      	ldr	r3, [sp, #28]
    1b1e:	220e      	movs	r2, #14
    1b20:	a906      	add	r1, sp, #24
    1b22:	468c      	mov	ip, r1
    1b24:	4462      	add	r2, ip
    1b26:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1b28:	6a30      	ldr	r0, [r6, #32]
    1b2a:	4f34      	ldr	r7, [pc, #208]	; (1bfc <usart_init+0x328>)
    1b2c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1b2e:	2800      	cmp	r0, #0
    1b30:	d000      	beq.n	1b34 <usart_init+0x260>
    1b32:	e6e2      	b.n	18fa <usart_init+0x26>
    1b34:	e752      	b.n	19dc <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1b36:	6a33      	ldr	r3, [r6, #32]
    1b38:	001f      	movs	r7, r3
    1b3a:	b2c0      	uxtb	r0, r0
    1b3c:	4b2d      	ldr	r3, [pc, #180]	; (1bf4 <usart_init+0x320>)
    1b3e:	4798      	blx	r3
    1b40:	0001      	movs	r1, r0
				status_code =
    1b42:	9b06      	ldr	r3, [sp, #24]
    1b44:	9300      	str	r3, [sp, #0]
    1b46:	9b07      	ldr	r3, [sp, #28]
    1b48:	220e      	movs	r2, #14
    1b4a:	a806      	add	r0, sp, #24
    1b4c:	4684      	mov	ip, r0
    1b4e:	4462      	add	r2, ip
    1b50:	0038      	movs	r0, r7
    1b52:	4f2a      	ldr	r7, [pc, #168]	; (1bfc <usart_init+0x328>)
    1b54:	47b8      	blx	r7
    1b56:	e7ea      	b.n	1b2e <usart_init+0x25a>
		if(config->lin_slave_enable) {
    1b58:	7ef3      	ldrb	r3, [r6, #27]
    1b5a:	2b00      	cmp	r3, #0
    1b5c:	d100      	bne.n	1b60 <usart_init+0x28c>
    1b5e:	e77d      	b.n	1a5c <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1b60:	2380      	movs	r3, #128	; 0x80
    1b62:	04db      	lsls	r3, r3, #19
    1b64:	431f      	orrs	r7, r3
    1b66:	e779      	b.n	1a5c <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1b68:	0020      	movs	r0, r4
    1b6a:	4b25      	ldr	r3, [pc, #148]	; (1c00 <usart_init+0x32c>)
    1b6c:	4798      	blx	r3
    1b6e:	e007      	b.n	1b80 <usart_init+0x2ac>
    1b70:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1b72:	2f04      	cmp	r7, #4
    1b74:	d00d      	beq.n	1b92 <usart_init+0x2be>
    1b76:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1b78:	00bb      	lsls	r3, r7, #2
    1b7a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1b7c:	2800      	cmp	r0, #0
    1b7e:	d0f3      	beq.n	1b68 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    1b80:	1c43      	adds	r3, r0, #1
    1b82:	d0f5      	beq.n	1b70 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1b84:	a90e      	add	r1, sp, #56	; 0x38
    1b86:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1b88:	0c00      	lsrs	r0, r0, #16
    1b8a:	b2c0      	uxtb	r0, r0
    1b8c:	4b1d      	ldr	r3, [pc, #116]	; (1c04 <usart_init+0x330>)
    1b8e:	4798      	blx	r3
    1b90:	e7ee      	b.n	1b70 <usart_init+0x29c>
		module->callback[i]            = NULL;
    1b92:	2300      	movs	r3, #0
    1b94:	60eb      	str	r3, [r5, #12]
    1b96:	612b      	str	r3, [r5, #16]
    1b98:	616b      	str	r3, [r5, #20]
    1b9a:	61ab      	str	r3, [r5, #24]
    1b9c:	61eb      	str	r3, [r5, #28]
    1b9e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1ba0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1ba2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1ba4:	2200      	movs	r2, #0
    1ba6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1ba8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1baa:	3330      	adds	r3, #48	; 0x30
    1bac:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1bae:	3301      	adds	r3, #1
    1bb0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1bb2:	3301      	adds	r3, #1
    1bb4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1bb6:	3301      	adds	r3, #1
    1bb8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1bba:	6828      	ldr	r0, [r5, #0]
    1bbc:	4b07      	ldr	r3, [pc, #28]	; (1bdc <usart_init+0x308>)
    1bbe:	4798      	blx	r3
    1bc0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1bc2:	4911      	ldr	r1, [pc, #68]	; (1c08 <usart_init+0x334>)
    1bc4:	4b11      	ldr	r3, [pc, #68]	; (1c0c <usart_init+0x338>)
    1bc6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1bc8:	00a4      	lsls	r4, r4, #2
    1bca:	4b11      	ldr	r3, [pc, #68]	; (1c10 <usart_init+0x33c>)
    1bcc:	50e5      	str	r5, [r4, r3]
	return status_code;
    1bce:	2000      	movs	r0, #0
    1bd0:	e693      	b.n	18fa <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1bd2:	2310      	movs	r3, #16
    1bd4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1bd6:	2300      	movs	r3, #0
    1bd8:	9307      	str	r3, [sp, #28]
    1bda:	e6ea      	b.n	19b2 <usart_init+0xde>
    1bdc:	00001415 	.word	0x00001415
    1be0:	40000400 	.word	0x40000400
    1be4:	0000267d 	.word	0x0000267d
    1be8:	000025f1 	.word	0x000025f1
    1bec:	00001251 	.word	0x00001251
    1bf0:	41002000 	.word	0x41002000
    1bf4:	00002699 	.word	0x00002699
    1bf8:	00001059 	.word	0x00001059
    1bfc:	00001081 	.word	0x00001081
    1c00:	0000129d 	.word	0x0000129d
    1c04:	00002775 	.word	0x00002775
    1c08:	00001d95 	.word	0x00001d95
    1c0c:	00001451 	.word	0x00001451
    1c10:	20002278 	.word	0x20002278

00001c14 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1c14:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1c16:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1c18:	2a00      	cmp	r2, #0
    1c1a:	d101      	bne.n	1c20 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1c1c:	0018      	movs	r0, r3
    1c1e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1c20:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1c22:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1c24:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1c26:	2a00      	cmp	r2, #0
    1c28:	d1f8      	bne.n	1c1c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c2a:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c2c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1c2e:	2a00      	cmp	r2, #0
    1c30:	d1fc      	bne.n	1c2c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1c32:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1c34:	2102      	movs	r1, #2
    1c36:	7e1a      	ldrb	r2, [r3, #24]
    1c38:	420a      	tst	r2, r1
    1c3a:	d0fc      	beq.n	1c36 <usart_write_wait+0x22>
	return STATUS_OK;
    1c3c:	2300      	movs	r3, #0
    1c3e:	e7ed      	b.n	1c1c <usart_write_wait+0x8>

00001c40 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1c40:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1c42:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1c44:	2a00      	cmp	r2, #0
    1c46:	d101      	bne.n	1c4c <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1c48:	0018      	movs	r0, r3
    1c4a:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1c4c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1c4e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1c50:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1c52:	2a00      	cmp	r2, #0
    1c54:	d1f8      	bne.n	1c48 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c56:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1c58:	7e10      	ldrb	r0, [r2, #24]
    1c5a:	0740      	lsls	r0, r0, #29
    1c5c:	d5f4      	bpl.n	1c48 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1c5e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c60:	2b00      	cmp	r3, #0
    1c62:	d1fc      	bne.n	1c5e <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1c64:	8b53      	ldrh	r3, [r2, #26]
    1c66:	b2db      	uxtb	r3, r3
	if (error_code) {
    1c68:	0698      	lsls	r0, r3, #26
    1c6a:	d01d      	beq.n	1ca8 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1c6c:	0798      	lsls	r0, r3, #30
    1c6e:	d503      	bpl.n	1c78 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1c70:	2302      	movs	r3, #2
    1c72:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1c74:	3318      	adds	r3, #24
    1c76:	e7e7      	b.n	1c48 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1c78:	0758      	lsls	r0, r3, #29
    1c7a:	d503      	bpl.n	1c84 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1c7c:	2304      	movs	r3, #4
    1c7e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1c80:	331a      	adds	r3, #26
    1c82:	e7e1      	b.n	1c48 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1c84:	07d8      	lsls	r0, r3, #31
    1c86:	d503      	bpl.n	1c90 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1c88:	2301      	movs	r3, #1
    1c8a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1c8c:	3312      	adds	r3, #18
    1c8e:	e7db      	b.n	1c48 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1c90:	06d8      	lsls	r0, r3, #27
    1c92:	d503      	bpl.n	1c9c <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1c94:	2310      	movs	r3, #16
    1c96:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1c98:	3332      	adds	r3, #50	; 0x32
    1c9a:	e7d5      	b.n	1c48 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1c9c:	069b      	lsls	r3, r3, #26
    1c9e:	d503      	bpl.n	1ca8 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1ca0:	2320      	movs	r3, #32
    1ca2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1ca4:	3321      	adds	r3, #33	; 0x21
    1ca6:	e7cf      	b.n	1c48 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1ca8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1caa:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1cac:	2300      	movs	r3, #0
    1cae:	e7cb      	b.n	1c48 <usart_read_wait+0x8>

00001cb0 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cb2:	0006      	movs	r6, r0
    1cb4:	000c      	movs	r4, r1
    1cb6:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cb8:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1cba:	4b0a      	ldr	r3, [pc, #40]	; (1ce4 <_usart_write_buffer+0x34>)
    1cbc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1cbe:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1cc0:	b29b      	uxth	r3, r3
    1cc2:	2b00      	cmp	r3, #0
    1cc4:	d003      	beq.n	1cce <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1cc6:	4b08      	ldr	r3, [pc, #32]	; (1ce8 <_usart_write_buffer+0x38>)
    1cc8:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1cca:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1cce:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1cd0:	4b05      	ldr	r3, [pc, #20]	; (1ce8 <_usart_write_buffer+0x38>)
    1cd2:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1cd4:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1cd6:	2205      	movs	r2, #5
    1cd8:	2333      	movs	r3, #51	; 0x33
    1cda:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1cdc:	3b32      	subs	r3, #50	; 0x32
    1cde:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1ce0:	2000      	movs	r0, #0
    1ce2:	e7f3      	b.n	1ccc <_usart_write_buffer+0x1c>
    1ce4:	00000d21 	.word	0x00000d21
    1ce8:	00000d61 	.word	0x00000d61

00001cec <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cee:	0004      	movs	r4, r0
    1cf0:	000d      	movs	r5, r1
    1cf2:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cf4:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1cf6:	4b0f      	ldr	r3, [pc, #60]	; (1d34 <_usart_read_buffer+0x48>)
    1cf8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1cfa:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1cfc:	b29b      	uxth	r3, r3
    1cfe:	2b00      	cmp	r3, #0
    1d00:	d003      	beq.n	1d0a <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1d02:	4b0d      	ldr	r3, [pc, #52]	; (1d38 <_usart_read_buffer+0x4c>)
    1d04:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1d06:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1d0a:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1d0c:	4b0a      	ldr	r3, [pc, #40]	; (1d38 <_usart_read_buffer+0x4c>)
    1d0e:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1d10:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1d12:	2205      	movs	r2, #5
    1d14:	2332      	movs	r3, #50	; 0x32
    1d16:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1d18:	3b2e      	subs	r3, #46	; 0x2e
    1d1a:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1d1c:	7a23      	ldrb	r3, [r4, #8]
    1d1e:	2b00      	cmp	r3, #0
    1d20:	d001      	beq.n	1d26 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1d22:	2320      	movs	r3, #32
    1d24:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1d26:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1d28:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1d2a:	2b00      	cmp	r3, #0
    1d2c:	d0ec      	beq.n	1d08 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1d2e:	2308      	movs	r3, #8
    1d30:	75bb      	strb	r3, [r7, #22]
    1d32:	e7e9      	b.n	1d08 <_usart_read_buffer+0x1c>
    1d34:	00000d21 	.word	0x00000d21
    1d38:	00000d61 	.word	0x00000d61

00001d3c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1d3c:	1c93      	adds	r3, r2, #2
    1d3e:	009b      	lsls	r3, r3, #2
    1d40:	18c3      	adds	r3, r0, r3
    1d42:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1d44:	2130      	movs	r1, #48	; 0x30
    1d46:	2301      	movs	r3, #1
    1d48:	4093      	lsls	r3, r2
    1d4a:	001a      	movs	r2, r3
    1d4c:	5c43      	ldrb	r3, [r0, r1]
    1d4e:	4313      	orrs	r3, r2
    1d50:	5443      	strb	r3, [r0, r1]
}
    1d52:	4770      	bx	lr

00001d54 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1d54:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1d56:	2317      	movs	r3, #23
	if (length == 0) {
    1d58:	2a00      	cmp	r2, #0
    1d5a:	d101      	bne.n	1d60 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1d5c:	0018      	movs	r0, r3
    1d5e:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1d60:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1d62:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1d64:	2c00      	cmp	r4, #0
    1d66:	d0f9      	beq.n	1d5c <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1d68:	4b01      	ldr	r3, [pc, #4]	; (1d70 <usart_write_buffer_job+0x1c>)
    1d6a:	4798      	blx	r3
    1d6c:	0003      	movs	r3, r0
    1d6e:	e7f5      	b.n	1d5c <usart_write_buffer_job+0x8>
    1d70:	00001cb1 	.word	0x00001cb1

00001d74 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1d74:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1d76:	2317      	movs	r3, #23
	if (length == 0) {
    1d78:	2a00      	cmp	r2, #0
    1d7a:	d101      	bne.n	1d80 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1d7c:	0018      	movs	r0, r3
    1d7e:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1d80:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1d82:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1d84:	2c00      	cmp	r4, #0
    1d86:	d0f9      	beq.n	1d7c <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1d88:	4b01      	ldr	r3, [pc, #4]	; (1d90 <usart_read_buffer_job+0x1c>)
    1d8a:	4798      	blx	r3
    1d8c:	0003      	movs	r3, r0
    1d8e:	e7f5      	b.n	1d7c <usart_read_buffer_job+0x8>
    1d90:	00001ced 	.word	0x00001ced

00001d94 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1d96:	0080      	lsls	r0, r0, #2
    1d98:	4b62      	ldr	r3, [pc, #392]	; (1f24 <_usart_interrupt_handler+0x190>)
    1d9a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1d9c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1d9e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1da0:	2b00      	cmp	r3, #0
    1da2:	d1fc      	bne.n	1d9e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1da4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1da6:	7da6      	ldrb	r6, [r4, #22]
    1da8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1daa:	2330      	movs	r3, #48	; 0x30
    1dac:	5ceb      	ldrb	r3, [r5, r3]
    1dae:	2231      	movs	r2, #49	; 0x31
    1db0:	5caf      	ldrb	r7, [r5, r2]
    1db2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1db4:	07f3      	lsls	r3, r6, #31
    1db6:	d522      	bpl.n	1dfe <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1db8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1dba:	b29b      	uxth	r3, r3
    1dbc:	2b00      	cmp	r3, #0
    1dbe:	d01c      	beq.n	1dfa <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1dc0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1dc2:	7813      	ldrb	r3, [r2, #0]
    1dc4:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1dc6:	1c51      	adds	r1, r2, #1
    1dc8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1dca:	7969      	ldrb	r1, [r5, #5]
    1dcc:	2901      	cmp	r1, #1
    1dce:	d00e      	beq.n	1dee <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1dd0:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1dd2:	05db      	lsls	r3, r3, #23
    1dd4:	0ddb      	lsrs	r3, r3, #23
    1dd6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1dd8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1dda:	3b01      	subs	r3, #1
    1ddc:	b29b      	uxth	r3, r3
    1dde:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1de0:	2b00      	cmp	r3, #0
    1de2:	d10c      	bne.n	1dfe <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1de4:	3301      	adds	r3, #1
    1de6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1de8:	3301      	adds	r3, #1
    1dea:	75a3      	strb	r3, [r4, #22]
    1dec:	e007      	b.n	1dfe <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1dee:	7851      	ldrb	r1, [r2, #1]
    1df0:	0209      	lsls	r1, r1, #8
    1df2:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1df4:	3202      	adds	r2, #2
    1df6:	62aa      	str	r2, [r5, #40]	; 0x28
    1df8:	e7eb      	b.n	1dd2 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1dfa:	2301      	movs	r3, #1
    1dfc:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1dfe:	07b3      	lsls	r3, r6, #30
    1e00:	d506      	bpl.n	1e10 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1e02:	2302      	movs	r3, #2
    1e04:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1e06:	2200      	movs	r2, #0
    1e08:	3331      	adds	r3, #49	; 0x31
    1e0a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1e0c:	07fb      	lsls	r3, r7, #31
    1e0e:	d41a      	bmi.n	1e46 <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1e10:	0773      	lsls	r3, r6, #29
    1e12:	d565      	bpl.n	1ee0 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1e14:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1e16:	b29b      	uxth	r3, r3
    1e18:	2b00      	cmp	r3, #0
    1e1a:	d05f      	beq.n	1edc <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e1c:	8b63      	ldrh	r3, [r4, #26]
    1e1e:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1e20:	071a      	lsls	r2, r3, #28
    1e22:	d414      	bmi.n	1e4e <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e24:	223f      	movs	r2, #63	; 0x3f
    1e26:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1e28:	2b00      	cmp	r3, #0
    1e2a:	d034      	beq.n	1e96 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1e2c:	079a      	lsls	r2, r3, #30
    1e2e:	d511      	bpl.n	1e54 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1e30:	221a      	movs	r2, #26
    1e32:	2332      	movs	r3, #50	; 0x32
    1e34:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1e36:	3b30      	subs	r3, #48	; 0x30
    1e38:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1e3a:	077b      	lsls	r3, r7, #29
    1e3c:	d550      	bpl.n	1ee0 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1e3e:	0028      	movs	r0, r5
    1e40:	696b      	ldr	r3, [r5, #20]
    1e42:	4798      	blx	r3
    1e44:	e04c      	b.n	1ee0 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1e46:	0028      	movs	r0, r5
    1e48:	68eb      	ldr	r3, [r5, #12]
    1e4a:	4798      	blx	r3
    1e4c:	e7e0      	b.n	1e10 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1e4e:	2237      	movs	r2, #55	; 0x37
    1e50:	4013      	ands	r3, r2
    1e52:	e7e9      	b.n	1e28 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1e54:	075a      	lsls	r2, r3, #29
    1e56:	d505      	bpl.n	1e64 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1e58:	221e      	movs	r2, #30
    1e5a:	2332      	movs	r3, #50	; 0x32
    1e5c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e5e:	3b2e      	subs	r3, #46	; 0x2e
    1e60:	8363      	strh	r3, [r4, #26]
    1e62:	e7ea      	b.n	1e3a <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e64:	07da      	lsls	r2, r3, #31
    1e66:	d505      	bpl.n	1e74 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1e68:	2213      	movs	r2, #19
    1e6a:	2332      	movs	r3, #50	; 0x32
    1e6c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e6e:	3b31      	subs	r3, #49	; 0x31
    1e70:	8363      	strh	r3, [r4, #26]
    1e72:	e7e2      	b.n	1e3a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1e74:	06da      	lsls	r2, r3, #27
    1e76:	d505      	bpl.n	1e84 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1e78:	2242      	movs	r2, #66	; 0x42
    1e7a:	2332      	movs	r3, #50	; 0x32
    1e7c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1e7e:	3b22      	subs	r3, #34	; 0x22
    1e80:	8363      	strh	r3, [r4, #26]
    1e82:	e7da      	b.n	1e3a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1e84:	2220      	movs	r2, #32
    1e86:	421a      	tst	r2, r3
    1e88:	d0d7      	beq.n	1e3a <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1e8a:	3221      	adds	r2, #33	; 0x21
    1e8c:	2332      	movs	r3, #50	; 0x32
    1e8e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1e90:	3b12      	subs	r3, #18
    1e92:	8363      	strh	r3, [r4, #26]
    1e94:	e7d1      	b.n	1e3a <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1e96:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1e98:	05db      	lsls	r3, r3, #23
    1e9a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1e9c:	b2da      	uxtb	r2, r3
    1e9e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1ea0:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1ea2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1ea4:	1c51      	adds	r1, r2, #1
    1ea6:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1ea8:	7969      	ldrb	r1, [r5, #5]
    1eaa:	2901      	cmp	r1, #1
    1eac:	d010      	beq.n	1ed0 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1eae:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1eb0:	3b01      	subs	r3, #1
    1eb2:	b29b      	uxth	r3, r3
    1eb4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1eb6:	2b00      	cmp	r3, #0
    1eb8:	d112      	bne.n	1ee0 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1eba:	3304      	adds	r3, #4
    1ebc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1ebe:	2200      	movs	r2, #0
    1ec0:	332e      	adds	r3, #46	; 0x2e
    1ec2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1ec4:	07bb      	lsls	r3, r7, #30
    1ec6:	d50b      	bpl.n	1ee0 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1ec8:	0028      	movs	r0, r5
    1eca:	692b      	ldr	r3, [r5, #16]
    1ecc:	4798      	blx	r3
    1ece:	e007      	b.n	1ee0 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1ed0:	0a1b      	lsrs	r3, r3, #8
    1ed2:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1ed4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1ed6:	3301      	adds	r3, #1
    1ed8:	626b      	str	r3, [r5, #36]	; 0x24
    1eda:	e7e8      	b.n	1eae <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1edc:	2304      	movs	r3, #4
    1ede:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1ee0:	06f3      	lsls	r3, r6, #27
    1ee2:	d504      	bpl.n	1eee <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1ee4:	2310      	movs	r3, #16
    1ee6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1ee8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1eea:	06fb      	lsls	r3, r7, #27
    1eec:	d40e      	bmi.n	1f0c <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1eee:	06b3      	lsls	r3, r6, #26
    1ef0:	d504      	bpl.n	1efc <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1ef2:	2320      	movs	r3, #32
    1ef4:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1ef6:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1ef8:	073b      	lsls	r3, r7, #28
    1efa:	d40b      	bmi.n	1f14 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1efc:	0733      	lsls	r3, r6, #28
    1efe:	d504      	bpl.n	1f0a <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1f00:	2308      	movs	r3, #8
    1f02:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1f04:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1f06:	06bb      	lsls	r3, r7, #26
    1f08:	d408      	bmi.n	1f1c <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1f0c:	0028      	movs	r0, r5
    1f0e:	69eb      	ldr	r3, [r5, #28]
    1f10:	4798      	blx	r3
    1f12:	e7ec      	b.n	1eee <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1f14:	0028      	movs	r0, r5
    1f16:	69ab      	ldr	r3, [r5, #24]
    1f18:	4798      	blx	r3
    1f1a:	e7ef      	b.n	1efc <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1f1c:	6a2b      	ldr	r3, [r5, #32]
    1f1e:	0028      	movs	r0, r5
    1f20:	4798      	blx	r3
}
    1f22:	e7f2      	b.n	1f0a <_usart_interrupt_handler+0x176>
    1f24:	20002278 	.word	0x20002278

00001f28 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1f28:	b510      	push	{r4, lr}
	switch (clock_source) {
    1f2a:	2808      	cmp	r0, #8
    1f2c:	d803      	bhi.n	1f36 <system_clock_source_get_hz+0xe>
    1f2e:	0080      	lsls	r0, r0, #2
    1f30:	4b1b      	ldr	r3, [pc, #108]	; (1fa0 <system_clock_source_get_hz+0x78>)
    1f32:	581b      	ldr	r3, [r3, r0]
    1f34:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1f36:	2000      	movs	r0, #0
    1f38:	e030      	b.n	1f9c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1f3a:	4b1a      	ldr	r3, [pc, #104]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f3c:	6918      	ldr	r0, [r3, #16]
    1f3e:	e02d      	b.n	1f9c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1f40:	4b19      	ldr	r3, [pc, #100]	; (1fa8 <system_clock_source_get_hz+0x80>)
    1f42:	6a1b      	ldr	r3, [r3, #32]
    1f44:	059b      	lsls	r3, r3, #22
    1f46:	0f9b      	lsrs	r3, r3, #30
    1f48:	4818      	ldr	r0, [pc, #96]	; (1fac <system_clock_source_get_hz+0x84>)
    1f4a:	40d8      	lsrs	r0, r3
    1f4c:	e026      	b.n	1f9c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1f4e:	4b15      	ldr	r3, [pc, #84]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f50:	6958      	ldr	r0, [r3, #20]
    1f52:	e023      	b.n	1f9c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1f54:	4b13      	ldr	r3, [pc, #76]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f56:	681b      	ldr	r3, [r3, #0]
			return 0;
    1f58:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1f5a:	079b      	lsls	r3, r3, #30
    1f5c:	d51e      	bpl.n	1f9c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1f5e:	4912      	ldr	r1, [pc, #72]	; (1fa8 <system_clock_source_get_hz+0x80>)
    1f60:	2210      	movs	r2, #16
    1f62:	68cb      	ldr	r3, [r1, #12]
    1f64:	421a      	tst	r2, r3
    1f66:	d0fc      	beq.n	1f62 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1f68:	4b0e      	ldr	r3, [pc, #56]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f6a:	681b      	ldr	r3, [r3, #0]
    1f6c:	075b      	lsls	r3, r3, #29
    1f6e:	d401      	bmi.n	1f74 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1f70:	480f      	ldr	r0, [pc, #60]	; (1fb0 <system_clock_source_get_hz+0x88>)
    1f72:	e013      	b.n	1f9c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1f74:	2000      	movs	r0, #0
    1f76:	4b0f      	ldr	r3, [pc, #60]	; (1fb4 <system_clock_source_get_hz+0x8c>)
    1f78:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1f7a:	4b0a      	ldr	r3, [pc, #40]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f7c:	689b      	ldr	r3, [r3, #8]
    1f7e:	041b      	lsls	r3, r3, #16
    1f80:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1f82:	4358      	muls	r0, r3
    1f84:	e00a      	b.n	1f9c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1f86:	2350      	movs	r3, #80	; 0x50
    1f88:	4a07      	ldr	r2, [pc, #28]	; (1fa8 <system_clock_source_get_hz+0x80>)
    1f8a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1f8c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1f8e:	075b      	lsls	r3, r3, #29
    1f90:	d504      	bpl.n	1f9c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    1f92:	4b04      	ldr	r3, [pc, #16]	; (1fa4 <system_clock_source_get_hz+0x7c>)
    1f94:	68d8      	ldr	r0, [r3, #12]
    1f96:	e001      	b.n	1f9c <system_clock_source_get_hz+0x74>
		return 32768UL;
    1f98:	2080      	movs	r0, #128	; 0x80
    1f9a:	0200      	lsls	r0, r0, #8
	}
}
    1f9c:	bd10      	pop	{r4, pc}
    1f9e:	46c0      	nop			; (mov r8, r8)
    1fa0:	0000aad8 	.word	0x0000aad8
    1fa4:	20000260 	.word	0x20000260
    1fa8:	40000800 	.word	0x40000800
    1fac:	007a1200 	.word	0x007a1200
    1fb0:	02dc6c00 	.word	0x02dc6c00
    1fb4:	00002699 	.word	0x00002699

00001fb8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1fb8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1fba:	490c      	ldr	r1, [pc, #48]	; (1fec <system_clock_source_osc8m_set_config+0x34>)
    1fbc:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1fbe:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1fc0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1fc2:	7840      	ldrb	r0, [r0, #1]
    1fc4:	2201      	movs	r2, #1
    1fc6:	4010      	ands	r0, r2
    1fc8:	0180      	lsls	r0, r0, #6
    1fca:	2640      	movs	r6, #64	; 0x40
    1fcc:	43b3      	bics	r3, r6
    1fce:	4303      	orrs	r3, r0
    1fd0:	402a      	ands	r2, r5
    1fd2:	01d2      	lsls	r2, r2, #7
    1fd4:	2080      	movs	r0, #128	; 0x80
    1fd6:	4383      	bics	r3, r0
    1fd8:	4313      	orrs	r3, r2
    1fda:	2203      	movs	r2, #3
    1fdc:	4022      	ands	r2, r4
    1fde:	0212      	lsls	r2, r2, #8
    1fe0:	4803      	ldr	r0, [pc, #12]	; (1ff0 <system_clock_source_osc8m_set_config+0x38>)
    1fe2:	4003      	ands	r3, r0
    1fe4:	4313      	orrs	r3, r2
    1fe6:	620b      	str	r3, [r1, #32]
}
    1fe8:	bd70      	pop	{r4, r5, r6, pc}
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	40000800 	.word	0x40000800
    1ff0:	fffffcff 	.word	0xfffffcff

00001ff4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ff6:	46ce      	mov	lr, r9
    1ff8:	4647      	mov	r7, r8
    1ffa:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1ffc:	4b19      	ldr	r3, [pc, #100]	; (2064 <STACK_SIZE+0x64>)
    1ffe:	4699      	mov	r9, r3
    2000:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2002:	7841      	ldrb	r1, [r0, #1]
    2004:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    2006:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2008:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    200a:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    200c:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    200e:	7880      	ldrb	r0, [r0, #2]
    2010:	2101      	movs	r1, #1
    2012:	4008      	ands	r0, r1
    2014:	0080      	lsls	r0, r0, #2
    2016:	2204      	movs	r2, #4
    2018:	4393      	bics	r3, r2
    201a:	4303      	orrs	r3, r0
    201c:	4660      	mov	r0, ip
    201e:	4008      	ands	r0, r1
    2020:	00c0      	lsls	r0, r0, #3
    2022:	3204      	adds	r2, #4
    2024:	4393      	bics	r3, r2
    2026:	4303      	orrs	r3, r0
    2028:	0038      	movs	r0, r7
    202a:	4008      	ands	r0, r1
    202c:	0180      	lsls	r0, r0, #6
    202e:	2740      	movs	r7, #64	; 0x40
    2030:	43bb      	bics	r3, r7
    2032:	4303      	orrs	r3, r0
    2034:	0030      	movs	r0, r6
    2036:	4008      	ands	r0, r1
    2038:	01c0      	lsls	r0, r0, #7
    203a:	2680      	movs	r6, #128	; 0x80
    203c:	43b3      	bics	r3, r6
    203e:	4303      	orrs	r3, r0
    2040:	2007      	movs	r0, #7
    2042:	4005      	ands	r5, r0
    2044:	022d      	lsls	r5, r5, #8
    2046:	4808      	ldr	r0, [pc, #32]	; (2068 <STACK_SIZE+0x68>)
    2048:	4003      	ands	r3, r0
    204a:	432b      	orrs	r3, r5
    204c:	4021      	ands	r1, r4
    204e:	0309      	lsls	r1, r1, #12
    2050:	4806      	ldr	r0, [pc, #24]	; (206c <STACK_SIZE+0x6c>)
    2052:	4003      	ands	r3, r0
    2054:	430b      	orrs	r3, r1
    2056:	464a      	mov	r2, r9
    2058:	6193      	str	r3, [r2, #24]
}
    205a:	bc0c      	pop	{r2, r3}
    205c:	4690      	mov	r8, r2
    205e:	4699      	mov	r9, r3
    2060:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2062:	46c0      	nop			; (mov r8, r8)
    2064:	40000800 	.word	0x40000800
    2068:	fffff8ff 	.word	0xfffff8ff
    206c:	ffffefff 	.word	0xffffefff

00002070 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2070:	b5f0      	push	{r4, r5, r6, r7, lr}
    2072:	46de      	mov	lr, fp
    2074:	4657      	mov	r7, sl
    2076:	464e      	mov	r6, r9
    2078:	4645      	mov	r5, r8
    207a:	b5e0      	push	{r5, r6, r7, lr}
    207c:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    207e:	4b26      	ldr	r3, [pc, #152]	; (2118 <system_clock_source_xosc32k_set_config+0xa8>)
    2080:	469b      	mov	fp, r3
    2082:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2084:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2086:	7800      	ldrb	r0, [r0, #0]
    2088:	4242      	negs	r2, r0
    208a:	4142      	adcs	r2, r0
    208c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    208e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    2090:	78ca      	ldrb	r2, [r1, #3]
    2092:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    2094:	790a      	ldrb	r2, [r1, #4]
    2096:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    2098:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    209a:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    209c:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    209e:	688a      	ldr	r2, [r1, #8]
    20a0:	491e      	ldr	r1, [pc, #120]	; (211c <system_clock_source_xosc32k_set_config+0xac>)
    20a2:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    20a4:	2101      	movs	r1, #1
    20a6:	464a      	mov	r2, r9
    20a8:	0092      	lsls	r2, r2, #2
    20aa:	4691      	mov	r9, r2
    20ac:	2204      	movs	r2, #4
    20ae:	4393      	bics	r3, r2
    20b0:	464a      	mov	r2, r9
    20b2:	4313      	orrs	r3, r2
    20b4:	4642      	mov	r2, r8
    20b6:	400a      	ands	r2, r1
    20b8:	00d2      	lsls	r2, r2, #3
    20ba:	4690      	mov	r8, r2
    20bc:	2208      	movs	r2, #8
    20be:	4393      	bics	r3, r2
    20c0:	4642      	mov	r2, r8
    20c2:	4313      	orrs	r3, r2
    20c4:	4662      	mov	r2, ip
    20c6:	400a      	ands	r2, r1
    20c8:	0112      	lsls	r2, r2, #4
    20ca:	4694      	mov	ip, r2
    20cc:	2210      	movs	r2, #16
    20ce:	4393      	bics	r3, r2
    20d0:	4662      	mov	r2, ip
    20d2:	4313      	orrs	r3, r2
    20d4:	4008      	ands	r0, r1
    20d6:	0140      	lsls	r0, r0, #5
    20d8:	2220      	movs	r2, #32
    20da:	4393      	bics	r3, r2
    20dc:	4303      	orrs	r3, r0
    20de:	400f      	ands	r7, r1
    20e0:	01bf      	lsls	r7, r7, #6
    20e2:	2040      	movs	r0, #64	; 0x40
    20e4:	4383      	bics	r3, r0
    20e6:	433b      	orrs	r3, r7
    20e8:	400e      	ands	r6, r1
    20ea:	01f6      	lsls	r6, r6, #7
    20ec:	3040      	adds	r0, #64	; 0x40
    20ee:	4383      	bics	r3, r0
    20f0:	4333      	orrs	r3, r6
    20f2:	3879      	subs	r0, #121	; 0x79
    20f4:	4005      	ands	r5, r0
    20f6:	022d      	lsls	r5, r5, #8
    20f8:	4809      	ldr	r0, [pc, #36]	; (2120 <system_clock_source_xosc32k_set_config+0xb0>)
    20fa:	4003      	ands	r3, r0
    20fc:	432b      	orrs	r3, r5
    20fe:	4021      	ands	r1, r4
    2100:	0309      	lsls	r1, r1, #12
    2102:	4808      	ldr	r0, [pc, #32]	; (2124 <system_clock_source_xosc32k_set_config+0xb4>)
    2104:	4003      	ands	r3, r0
    2106:	430b      	orrs	r3, r1
    2108:	465a      	mov	r2, fp
    210a:	8293      	strh	r3, [r2, #20]
}
    210c:	bc3c      	pop	{r2, r3, r4, r5}
    210e:	4690      	mov	r8, r2
    2110:	4699      	mov	r9, r3
    2112:	46a2      	mov	sl, r4
    2114:	46ab      	mov	fp, r5
    2116:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2118:	40000800 	.word	0x40000800
    211c:	20000260 	.word	0x20000260
    2120:	fffff8ff 	.word	0xfffff8ff
    2124:	ffffefff 	.word	0xffffefff

00002128 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2128:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    212a:	7a03      	ldrb	r3, [r0, #8]
    212c:	069b      	lsls	r3, r3, #26
    212e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2130:	8942      	ldrh	r2, [r0, #10]
    2132:	0592      	lsls	r2, r2, #22
    2134:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2136:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2138:	4918      	ldr	r1, [pc, #96]	; (219c <system_clock_source_dfll_set_config+0x74>)
    213a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    213c:	7983      	ldrb	r3, [r0, #6]
    213e:	79c2      	ldrb	r2, [r0, #7]
    2140:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2142:	8842      	ldrh	r2, [r0, #2]
    2144:	8884      	ldrh	r4, [r0, #4]
    2146:	4322      	orrs	r2, r4
    2148:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    214a:	7842      	ldrb	r2, [r0, #1]
    214c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    214e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2150:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2152:	7803      	ldrb	r3, [r0, #0]
    2154:	2b04      	cmp	r3, #4
    2156:	d011      	beq.n	217c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2158:	2b20      	cmp	r3, #32
    215a:	d10e      	bne.n	217a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    215c:	7b03      	ldrb	r3, [r0, #12]
    215e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2160:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2162:	4313      	orrs	r3, r2
    2164:	89c2      	ldrh	r2, [r0, #14]
    2166:	0412      	lsls	r2, r2, #16
    2168:	490d      	ldr	r1, [pc, #52]	; (21a0 <system_clock_source_dfll_set_config+0x78>)
    216a:	400a      	ands	r2, r1
    216c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    216e:	4a0b      	ldr	r2, [pc, #44]	; (219c <system_clock_source_dfll_set_config+0x74>)
    2170:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2172:	6811      	ldr	r1, [r2, #0]
    2174:	4b0b      	ldr	r3, [pc, #44]	; (21a4 <system_clock_source_dfll_set_config+0x7c>)
    2176:	430b      	orrs	r3, r1
    2178:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    217a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    217c:	7b03      	ldrb	r3, [r0, #12]
    217e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2180:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2182:	4313      	orrs	r3, r2
    2184:	89c2      	ldrh	r2, [r0, #14]
    2186:	0412      	lsls	r2, r2, #16
    2188:	4905      	ldr	r1, [pc, #20]	; (21a0 <system_clock_source_dfll_set_config+0x78>)
    218a:	400a      	ands	r2, r1
    218c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    218e:	4a03      	ldr	r2, [pc, #12]	; (219c <system_clock_source_dfll_set_config+0x74>)
    2190:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2192:	6813      	ldr	r3, [r2, #0]
    2194:	2104      	movs	r1, #4
    2196:	430b      	orrs	r3, r1
    2198:	6013      	str	r3, [r2, #0]
    219a:	e7ee      	b.n	217a <system_clock_source_dfll_set_config+0x52>
    219c:	20000260 	.word	0x20000260
    21a0:	03ff0000 	.word	0x03ff0000
    21a4:	00000424 	.word	0x00000424

000021a8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    21a8:	2808      	cmp	r0, #8
    21aa:	d803      	bhi.n	21b4 <system_clock_source_enable+0xc>
    21ac:	0080      	lsls	r0, r0, #2
    21ae:	4b25      	ldr	r3, [pc, #148]	; (2244 <system_clock_source_enable+0x9c>)
    21b0:	581b      	ldr	r3, [r3, r0]
    21b2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    21b4:	2017      	movs	r0, #23
    21b6:	e044      	b.n	2242 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    21b8:	4a23      	ldr	r2, [pc, #140]	; (2248 <system_clock_source_enable+0xa0>)
    21ba:	6a13      	ldr	r3, [r2, #32]
    21bc:	2102      	movs	r1, #2
    21be:	430b      	orrs	r3, r1
    21c0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    21c2:	2000      	movs	r0, #0
    21c4:	e03d      	b.n	2242 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    21c6:	4a20      	ldr	r2, [pc, #128]	; (2248 <system_clock_source_enable+0xa0>)
    21c8:	6993      	ldr	r3, [r2, #24]
    21ca:	2102      	movs	r1, #2
    21cc:	430b      	orrs	r3, r1
    21ce:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    21d0:	2000      	movs	r0, #0
		break;
    21d2:	e036      	b.n	2242 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    21d4:	4a1c      	ldr	r2, [pc, #112]	; (2248 <system_clock_source_enable+0xa0>)
    21d6:	8a13      	ldrh	r3, [r2, #16]
    21d8:	2102      	movs	r1, #2
    21da:	430b      	orrs	r3, r1
    21dc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    21de:	2000      	movs	r0, #0
		break;
    21e0:	e02f      	b.n	2242 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    21e2:	4a19      	ldr	r2, [pc, #100]	; (2248 <system_clock_source_enable+0xa0>)
    21e4:	8a93      	ldrh	r3, [r2, #20]
    21e6:	2102      	movs	r1, #2
    21e8:	430b      	orrs	r3, r1
    21ea:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    21ec:	2000      	movs	r0, #0
		break;
    21ee:	e028      	b.n	2242 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    21f0:	4916      	ldr	r1, [pc, #88]	; (224c <system_clock_source_enable+0xa4>)
    21f2:	680b      	ldr	r3, [r1, #0]
    21f4:	2202      	movs	r2, #2
    21f6:	4313      	orrs	r3, r2
    21f8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    21fa:	4b13      	ldr	r3, [pc, #76]	; (2248 <system_clock_source_enable+0xa0>)
    21fc:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    21fe:	0019      	movs	r1, r3
    2200:	320e      	adds	r2, #14
    2202:	68cb      	ldr	r3, [r1, #12]
    2204:	421a      	tst	r2, r3
    2206:	d0fc      	beq.n	2202 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2208:	4a10      	ldr	r2, [pc, #64]	; (224c <system_clock_source_enable+0xa4>)
    220a:	6891      	ldr	r1, [r2, #8]
    220c:	4b0e      	ldr	r3, [pc, #56]	; (2248 <system_clock_source_enable+0xa0>)
    220e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2210:	6852      	ldr	r2, [r2, #4]
    2212:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2214:	2200      	movs	r2, #0
    2216:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2218:	0019      	movs	r1, r3
    221a:	3210      	adds	r2, #16
    221c:	68cb      	ldr	r3, [r1, #12]
    221e:	421a      	tst	r2, r3
    2220:	d0fc      	beq.n	221c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2222:	4b0a      	ldr	r3, [pc, #40]	; (224c <system_clock_source_enable+0xa4>)
    2224:	681b      	ldr	r3, [r3, #0]
    2226:	b29b      	uxth	r3, r3
    2228:	4a07      	ldr	r2, [pc, #28]	; (2248 <system_clock_source_enable+0xa0>)
    222a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    222c:	2000      	movs	r0, #0
    222e:	e008      	b.n	2242 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2230:	4905      	ldr	r1, [pc, #20]	; (2248 <system_clock_source_enable+0xa0>)
    2232:	2244      	movs	r2, #68	; 0x44
    2234:	5c8b      	ldrb	r3, [r1, r2]
    2236:	2002      	movs	r0, #2
    2238:	4303      	orrs	r3, r0
    223a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    223c:	2000      	movs	r0, #0
		break;
    223e:	e000      	b.n	2242 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2240:	2000      	movs	r0, #0
}
    2242:	4770      	bx	lr
    2244:	0000aafc 	.word	0x0000aafc
    2248:	40000800 	.word	0x40000800
    224c:	20000260 	.word	0x20000260

00002250 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2250:	b5f0      	push	{r4, r5, r6, r7, lr}
    2252:	46d6      	mov	lr, sl
    2254:	464f      	mov	r7, r9
    2256:	4646      	mov	r6, r8
    2258:	b5c0      	push	{r6, r7, lr}
    225a:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    225c:	22c2      	movs	r2, #194	; 0xc2
    225e:	00d2      	lsls	r2, r2, #3
    2260:	4b69      	ldr	r3, [pc, #420]	; (2408 <system_clock_init+0x1b8>)
    2262:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2264:	4a69      	ldr	r2, [pc, #420]	; (240c <system_clock_init+0x1bc>)
    2266:	6853      	ldr	r3, [r2, #4]
    2268:	211e      	movs	r1, #30
    226a:	438b      	bics	r3, r1
    226c:	391a      	subs	r1, #26
    226e:	430b      	orrs	r3, r1
    2270:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    2272:	2205      	movs	r2, #5
    2274:	ab01      	add	r3, sp, #4
    2276:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2278:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    227a:	4d65      	ldr	r5, [pc, #404]	; (2410 <system_clock_init+0x1c0>)
    227c:	b2e0      	uxtb	r0, r4
    227e:	a901      	add	r1, sp, #4
    2280:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2282:	3401      	adds	r4, #1
    2284:	2c25      	cmp	r4, #37	; 0x25
    2286:	d1f9      	bne.n	227c <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2288:	a80c      	add	r0, sp, #48	; 0x30
    228a:	2300      	movs	r3, #0
    228c:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    228e:	2280      	movs	r2, #128	; 0x80
    2290:	0212      	lsls	r2, r2, #8
    2292:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    2294:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2296:	2201      	movs	r2, #1
    2298:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    229a:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    229c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    229e:	2106      	movs	r1, #6
    22a0:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    22a2:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    22a4:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    22a6:	4b5b      	ldr	r3, [pc, #364]	; (2414 <system_clock_init+0x1c4>)
    22a8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    22aa:	2005      	movs	r0, #5
    22ac:	4b5a      	ldr	r3, [pc, #360]	; (2418 <system_clock_init+0x1c8>)
    22ae:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    22b0:	4955      	ldr	r1, [pc, #340]	; (2408 <system_clock_init+0x1b8>)
    22b2:	2202      	movs	r2, #2
    22b4:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    22b6:	421a      	tst	r2, r3
    22b8:	d0fc      	beq.n	22b4 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    22ba:	4953      	ldr	r1, [pc, #332]	; (2408 <system_clock_init+0x1b8>)
    22bc:	8a8b      	ldrh	r3, [r1, #20]
    22be:	2280      	movs	r2, #128	; 0x80
    22c0:	4313      	orrs	r3, r2
    22c2:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    22c4:	4c55      	ldr	r4, [pc, #340]	; (241c <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    22c6:	6823      	ldr	r3, [r4, #0]
    22c8:	04db      	lsls	r3, r3, #19
    22ca:	698a      	ldr	r2, [r1, #24]
    22cc:	0e5b      	lsrs	r3, r3, #25
    22ce:	041b      	lsls	r3, r3, #16
    22d0:	4853      	ldr	r0, [pc, #332]	; (2420 <system_clock_init+0x1d0>)
    22d2:	4002      	ands	r2, r0
    22d4:	4313      	orrs	r3, r2
    22d6:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    22d8:	a80a      	add	r0, sp, #40	; 0x28
    22da:	2301      	movs	r3, #1
    22dc:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    22de:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    22e0:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    22e2:	2207      	movs	r2, #7
    22e4:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    22e6:	2500      	movs	r5, #0
    22e8:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    22ea:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    22ec:	4b4d      	ldr	r3, [pc, #308]	; (2424 <system_clock_init+0x1d4>)
    22ee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    22f0:	2004      	movs	r0, #4
    22f2:	4b49      	ldr	r3, [pc, #292]	; (2418 <system_clock_init+0x1c8>)
    22f4:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    22f6:	ab05      	add	r3, sp, #20
    22f8:	2200      	movs	r2, #0
    22fa:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    22fc:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    22fe:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2300:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2302:	213f      	movs	r1, #63	; 0x3f
    2304:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2306:	393b      	subs	r1, #59	; 0x3b
    2308:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    230a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    230c:	6823      	ldr	r3, [r4, #0]
    230e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2310:	2b3f      	cmp	r3, #63	; 0x3f
    2312:	d100      	bne.n	2316 <system_clock_init+0xc6>
    2314:	e075      	b.n	2402 <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    2316:	a805      	add	r0, sp, #20
    2318:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    231a:	23b7      	movs	r3, #183	; 0xb7
    231c:	00db      	lsls	r3, r3, #3
    231e:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2320:	2307      	movs	r3, #7
    2322:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2324:	3338      	adds	r3, #56	; 0x38
    2326:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2328:	4b3f      	ldr	r3, [pc, #252]	; (2428 <system_clock_init+0x1d8>)
    232a:	4798      	blx	r3
	config->run_in_standby  = false;
    232c:	a804      	add	r0, sp, #16
    232e:	2500      	movs	r5, #0
    2330:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2332:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    2334:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2336:	4b3d      	ldr	r3, [pc, #244]	; (242c <system_clock_init+0x1dc>)
    2338:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    233a:	2006      	movs	r0, #6
    233c:	4b36      	ldr	r3, [pc, #216]	; (2418 <system_clock_init+0x1c8>)
    233e:	4699      	mov	r9, r3
    2340:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2342:	4b3b      	ldr	r3, [pc, #236]	; (2430 <system_clock_init+0x1e0>)
    2344:	4798      	blx	r3
	config->division_factor    = 1;
    2346:	ac01      	add	r4, sp, #4
    2348:	2601      	movs	r6, #1
    234a:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    234c:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    234e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2350:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2352:	2305      	movs	r3, #5
    2354:	7023      	strb	r3, [r4, #0]
    2356:	0021      	movs	r1, r4
    2358:	2001      	movs	r0, #1
    235a:	4b36      	ldr	r3, [pc, #216]	; (2434 <system_clock_init+0x1e4>)
    235c:	4698      	mov	r8, r3
    235e:	4798      	blx	r3
    2360:	2001      	movs	r0, #1
    2362:	4f35      	ldr	r7, [pc, #212]	; (2438 <system_clock_init+0x1e8>)
    2364:	47b8      	blx	r7
	config->high_when_disabled = false;
    2366:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2368:	7265      	strb	r5, [r4, #9]
    236a:	2304      	movs	r3, #4
    236c:	7023      	strb	r3, [r4, #0]
    236e:	331c      	adds	r3, #28
    2370:	469a      	mov	sl, r3
    2372:	6063      	str	r3, [r4, #4]
    2374:	7226      	strb	r6, [r4, #8]
    2376:	0021      	movs	r1, r4
    2378:	2002      	movs	r0, #2
    237a:	47c0      	blx	r8
    237c:	2002      	movs	r0, #2
    237e:	47b8      	blx	r7
	config->division_factor    = 1;
    2380:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2382:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2384:	2306      	movs	r3, #6
    2386:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2388:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    238a:	7265      	strb	r5, [r4, #9]
    238c:	0021      	movs	r1, r4
    238e:	2003      	movs	r0, #3
    2390:	47c0      	blx	r8
    2392:	2003      	movs	r0, #3
    2394:	47b8      	blx	r7
	config->high_when_disabled = false;
    2396:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2398:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    239a:	7265      	strb	r5, [r4, #9]
    239c:	2303      	movs	r3, #3
    239e:	7023      	strb	r3, [r4, #0]
    23a0:	4653      	mov	r3, sl
    23a2:	6063      	str	r3, [r4, #4]
    23a4:	0021      	movs	r1, r4
    23a6:	2004      	movs	r0, #4
    23a8:	47c0      	blx	r8
    23aa:	2004      	movs	r0, #4
    23ac:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    23ae:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    23b0:	0021      	movs	r1, r4
    23b2:	2000      	movs	r0, #0
    23b4:	4b16      	ldr	r3, [pc, #88]	; (2410 <system_clock_init+0x1c0>)
    23b6:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    23b8:	2000      	movs	r0, #0
    23ba:	4b20      	ldr	r3, [pc, #128]	; (243c <system_clock_init+0x1ec>)
    23bc:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    23be:	2007      	movs	r0, #7
    23c0:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    23c2:	4911      	ldr	r1, [pc, #68]	; (2408 <system_clock_init+0x1b8>)
    23c4:	22d0      	movs	r2, #208	; 0xd0
    23c6:	68cb      	ldr	r3, [r1, #12]
    23c8:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    23ca:	2bd0      	cmp	r3, #208	; 0xd0
    23cc:	d1fb      	bne.n	23c6 <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    23ce:	4a1c      	ldr	r2, [pc, #112]	; (2440 <system_clock_init+0x1f0>)
    23d0:	2300      	movs	r3, #0
    23d2:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    23d4:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    23d6:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    23d8:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    23da:	a901      	add	r1, sp, #4
    23dc:	2201      	movs	r2, #1
    23de:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    23e0:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    23e2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    23e4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    23e6:	3307      	adds	r3, #7
    23e8:	700b      	strb	r3, [r1, #0]
    23ea:	2000      	movs	r0, #0
    23ec:	4b11      	ldr	r3, [pc, #68]	; (2434 <system_clock_init+0x1e4>)
    23ee:	4798      	blx	r3
    23f0:	2000      	movs	r0, #0
    23f2:	4b11      	ldr	r3, [pc, #68]	; (2438 <system_clock_init+0x1e8>)
    23f4:	4798      	blx	r3
#endif
}
    23f6:	b010      	add	sp, #64	; 0x40
    23f8:	bc1c      	pop	{r2, r3, r4}
    23fa:	4690      	mov	r8, r2
    23fc:	4699      	mov	r9, r3
    23fe:	46a2      	mov	sl, r4
    2400:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2402:	3b20      	subs	r3, #32
    2404:	e787      	b.n	2316 <system_clock_init+0xc6>
    2406:	46c0      	nop			; (mov r8, r8)
    2408:	40000800 	.word	0x40000800
    240c:	41004000 	.word	0x41004000
    2410:	0000267d 	.word	0x0000267d
    2414:	00002071 	.word	0x00002071
    2418:	000021a9 	.word	0x000021a9
    241c:	00806024 	.word	0x00806024
    2420:	ff80ffff 	.word	0xff80ffff
    2424:	00001ff5 	.word	0x00001ff5
    2428:	00002129 	.word	0x00002129
    242c:	00001fb9 	.word	0x00001fb9
    2430:	00002445 	.word	0x00002445
    2434:	00002469 	.word	0x00002469
    2438:	00002521 	.word	0x00002521
    243c:	000025f1 	.word	0x000025f1
    2440:	40000400 	.word	0x40000400

00002444 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2444:	4a06      	ldr	r2, [pc, #24]	; (2460 <system_gclk_init+0x1c>)
    2446:	6993      	ldr	r3, [r2, #24]
    2448:	2108      	movs	r1, #8
    244a:	430b      	orrs	r3, r1
    244c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    244e:	2201      	movs	r2, #1
    2450:	4b04      	ldr	r3, [pc, #16]	; (2464 <system_gclk_init+0x20>)
    2452:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2454:	0019      	movs	r1, r3
    2456:	780b      	ldrb	r3, [r1, #0]
    2458:	4213      	tst	r3, r2
    245a:	d1fc      	bne.n	2456 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    245c:	4770      	bx	lr
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	40000400 	.word	0x40000400
    2464:	40000c00 	.word	0x40000c00

00002468 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2468:	b570      	push	{r4, r5, r6, lr}
    246a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    246c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    246e:	780d      	ldrb	r5, [r1, #0]
    2470:	022d      	lsls	r5, r5, #8
    2472:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2474:	784b      	ldrb	r3, [r1, #1]
    2476:	2b00      	cmp	r3, #0
    2478:	d002      	beq.n	2480 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    247a:	2380      	movs	r3, #128	; 0x80
    247c:	02db      	lsls	r3, r3, #11
    247e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2480:	7a4b      	ldrb	r3, [r1, #9]
    2482:	2b00      	cmp	r3, #0
    2484:	d002      	beq.n	248c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2486:	2380      	movs	r3, #128	; 0x80
    2488:	031b      	lsls	r3, r3, #12
    248a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    248c:	6848      	ldr	r0, [r1, #4]
    248e:	2801      	cmp	r0, #1
    2490:	d910      	bls.n	24b4 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2492:	1e43      	subs	r3, r0, #1
    2494:	4218      	tst	r0, r3
    2496:	d134      	bne.n	2502 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2498:	2802      	cmp	r0, #2
    249a:	d930      	bls.n	24fe <system_gclk_gen_set_config+0x96>
    249c:	2302      	movs	r3, #2
    249e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    24a0:	3201      	adds	r2, #1
						mask <<= 1) {
    24a2:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    24a4:	4298      	cmp	r0, r3
    24a6:	d8fb      	bhi.n	24a0 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    24a8:	0212      	lsls	r2, r2, #8
    24aa:	4332      	orrs	r2, r6
    24ac:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    24ae:	2380      	movs	r3, #128	; 0x80
    24b0:	035b      	lsls	r3, r3, #13
    24b2:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    24b4:	7a0b      	ldrb	r3, [r1, #8]
    24b6:	2b00      	cmp	r3, #0
    24b8:	d002      	beq.n	24c0 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    24ba:	2380      	movs	r3, #128	; 0x80
    24bc:	039b      	lsls	r3, r3, #14
    24be:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24c0:	4a13      	ldr	r2, [pc, #76]	; (2510 <system_gclk_gen_set_config+0xa8>)
    24c2:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    24c4:	b25b      	sxtb	r3, r3
    24c6:	2b00      	cmp	r3, #0
    24c8:	dbfb      	blt.n	24c2 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    24ca:	4b12      	ldr	r3, [pc, #72]	; (2514 <system_gclk_gen_set_config+0xac>)
    24cc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    24ce:	4b12      	ldr	r3, [pc, #72]	; (2518 <system_gclk_gen_set_config+0xb0>)
    24d0:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24d2:	4a0f      	ldr	r2, [pc, #60]	; (2510 <system_gclk_gen_set_config+0xa8>)
    24d4:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    24d6:	b25b      	sxtb	r3, r3
    24d8:	2b00      	cmp	r3, #0
    24da:	dbfb      	blt.n	24d4 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    24dc:	4b0c      	ldr	r3, [pc, #48]	; (2510 <system_gclk_gen_set_config+0xa8>)
    24de:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24e0:	001a      	movs	r2, r3
    24e2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    24e4:	b25b      	sxtb	r3, r3
    24e6:	2b00      	cmp	r3, #0
    24e8:	dbfb      	blt.n	24e2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    24ea:	4a09      	ldr	r2, [pc, #36]	; (2510 <system_gclk_gen_set_config+0xa8>)
    24ec:	6853      	ldr	r3, [r2, #4]
    24ee:	2180      	movs	r1, #128	; 0x80
    24f0:	0249      	lsls	r1, r1, #9
    24f2:	400b      	ands	r3, r1
    24f4:	431d      	orrs	r5, r3
    24f6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    24f8:	4b08      	ldr	r3, [pc, #32]	; (251c <system_gclk_gen_set_config+0xb4>)
    24fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    24fc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    24fe:	2200      	movs	r2, #0
    2500:	e7d2      	b.n	24a8 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2502:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2504:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2506:	2380      	movs	r3, #128	; 0x80
    2508:	029b      	lsls	r3, r3, #10
    250a:	431d      	orrs	r5, r3
    250c:	e7d2      	b.n	24b4 <system_gclk_gen_set_config+0x4c>
    250e:	46c0      	nop			; (mov r8, r8)
    2510:	40000c00 	.word	0x40000c00
    2514:	00000d21 	.word	0x00000d21
    2518:	40000c08 	.word	0x40000c08
    251c:	00000d61 	.word	0x00000d61

00002520 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2520:	b510      	push	{r4, lr}
    2522:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2524:	4a0b      	ldr	r2, [pc, #44]	; (2554 <system_gclk_gen_enable+0x34>)
    2526:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2528:	b25b      	sxtb	r3, r3
    252a:	2b00      	cmp	r3, #0
    252c:	dbfb      	blt.n	2526 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    252e:	4b0a      	ldr	r3, [pc, #40]	; (2558 <system_gclk_gen_enable+0x38>)
    2530:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2532:	4b0a      	ldr	r3, [pc, #40]	; (255c <system_gclk_gen_enable+0x3c>)
    2534:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2536:	4a07      	ldr	r2, [pc, #28]	; (2554 <system_gclk_gen_enable+0x34>)
    2538:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    253a:	b25b      	sxtb	r3, r3
    253c:	2b00      	cmp	r3, #0
    253e:	dbfb      	blt.n	2538 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2540:	4a04      	ldr	r2, [pc, #16]	; (2554 <system_gclk_gen_enable+0x34>)
    2542:	6851      	ldr	r1, [r2, #4]
    2544:	2380      	movs	r3, #128	; 0x80
    2546:	025b      	lsls	r3, r3, #9
    2548:	430b      	orrs	r3, r1
    254a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    254c:	4b04      	ldr	r3, [pc, #16]	; (2560 <system_gclk_gen_enable+0x40>)
    254e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2550:	bd10      	pop	{r4, pc}
    2552:	46c0      	nop			; (mov r8, r8)
    2554:	40000c00 	.word	0x40000c00
    2558:	00000d21 	.word	0x00000d21
    255c:	40000c04 	.word	0x40000c04
    2560:	00000d61 	.word	0x00000d61

00002564 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2564:	b570      	push	{r4, r5, r6, lr}
    2566:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2568:	4a1a      	ldr	r2, [pc, #104]	; (25d4 <system_gclk_gen_get_hz+0x70>)
    256a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    256c:	b25b      	sxtb	r3, r3
    256e:	2b00      	cmp	r3, #0
    2570:	dbfb      	blt.n	256a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2572:	4b19      	ldr	r3, [pc, #100]	; (25d8 <system_gclk_gen_get_hz+0x74>)
    2574:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2576:	4b19      	ldr	r3, [pc, #100]	; (25dc <system_gclk_gen_get_hz+0x78>)
    2578:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    257a:	4a16      	ldr	r2, [pc, #88]	; (25d4 <system_gclk_gen_get_hz+0x70>)
    257c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    257e:	b25b      	sxtb	r3, r3
    2580:	2b00      	cmp	r3, #0
    2582:	dbfb      	blt.n	257c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2584:	4e13      	ldr	r6, [pc, #76]	; (25d4 <system_gclk_gen_get_hz+0x70>)
    2586:	6870      	ldr	r0, [r6, #4]
    2588:	04c0      	lsls	r0, r0, #19
    258a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    258c:	4b14      	ldr	r3, [pc, #80]	; (25e0 <system_gclk_gen_get_hz+0x7c>)
    258e:	4798      	blx	r3
    2590:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2592:	4b12      	ldr	r3, [pc, #72]	; (25dc <system_gclk_gen_get_hz+0x78>)
    2594:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2596:	6876      	ldr	r6, [r6, #4]
    2598:	02f6      	lsls	r6, r6, #11
    259a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    259c:	4b11      	ldr	r3, [pc, #68]	; (25e4 <system_gclk_gen_get_hz+0x80>)
    259e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25a0:	4a0c      	ldr	r2, [pc, #48]	; (25d4 <system_gclk_gen_get_hz+0x70>)
    25a2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25a4:	b25b      	sxtb	r3, r3
    25a6:	2b00      	cmp	r3, #0
    25a8:	dbfb      	blt.n	25a2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    25aa:	4b0a      	ldr	r3, [pc, #40]	; (25d4 <system_gclk_gen_get_hz+0x70>)
    25ac:	689c      	ldr	r4, [r3, #8]
    25ae:	0224      	lsls	r4, r4, #8
    25b0:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    25b2:	4b0d      	ldr	r3, [pc, #52]	; (25e8 <system_gclk_gen_get_hz+0x84>)
    25b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    25b6:	2e00      	cmp	r6, #0
    25b8:	d107      	bne.n	25ca <system_gclk_gen_get_hz+0x66>
    25ba:	2c01      	cmp	r4, #1
    25bc:	d907      	bls.n	25ce <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    25be:	0021      	movs	r1, r4
    25c0:	0028      	movs	r0, r5
    25c2:	4b0a      	ldr	r3, [pc, #40]	; (25ec <system_gclk_gen_get_hz+0x88>)
    25c4:	4798      	blx	r3
    25c6:	0005      	movs	r5, r0
    25c8:	e001      	b.n	25ce <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    25ca:	3401      	adds	r4, #1
    25cc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    25ce:	0028      	movs	r0, r5
    25d0:	bd70      	pop	{r4, r5, r6, pc}
    25d2:	46c0      	nop			; (mov r8, r8)
    25d4:	40000c00 	.word	0x40000c00
    25d8:	00000d21 	.word	0x00000d21
    25dc:	40000c04 	.word	0x40000c04
    25e0:	00001f29 	.word	0x00001f29
    25e4:	40000c08 	.word	0x40000c08
    25e8:	00000d61 	.word	0x00000d61
    25ec:	00007e75 	.word	0x00007e75

000025f0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    25f0:	b510      	push	{r4, lr}
    25f2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    25f4:	4b06      	ldr	r3, [pc, #24]	; (2610 <system_gclk_chan_enable+0x20>)
    25f6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    25f8:	4b06      	ldr	r3, [pc, #24]	; (2614 <system_gclk_chan_enable+0x24>)
    25fa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    25fc:	4a06      	ldr	r2, [pc, #24]	; (2618 <system_gclk_chan_enable+0x28>)
    25fe:	8853      	ldrh	r3, [r2, #2]
    2600:	2180      	movs	r1, #128	; 0x80
    2602:	01c9      	lsls	r1, r1, #7
    2604:	430b      	orrs	r3, r1
    2606:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2608:	4b04      	ldr	r3, [pc, #16]	; (261c <system_gclk_chan_enable+0x2c>)
    260a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    260c:	bd10      	pop	{r4, pc}
    260e:	46c0      	nop			; (mov r8, r8)
    2610:	00000d21 	.word	0x00000d21
    2614:	40000c02 	.word	0x40000c02
    2618:	40000c00 	.word	0x40000c00
    261c:	00000d61 	.word	0x00000d61

00002620 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2620:	b510      	push	{r4, lr}
    2622:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2624:	4b0f      	ldr	r3, [pc, #60]	; (2664 <system_gclk_chan_disable+0x44>)
    2626:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2628:	4b0f      	ldr	r3, [pc, #60]	; (2668 <system_gclk_chan_disable+0x48>)
    262a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    262c:	4a0f      	ldr	r2, [pc, #60]	; (266c <system_gclk_chan_disable+0x4c>)
    262e:	8853      	ldrh	r3, [r2, #2]
    2630:	051b      	lsls	r3, r3, #20
    2632:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2634:	8853      	ldrh	r3, [r2, #2]
    2636:	490e      	ldr	r1, [pc, #56]	; (2670 <system_gclk_chan_disable+0x50>)
    2638:	400b      	ands	r3, r1
    263a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    263c:	8853      	ldrh	r3, [r2, #2]
    263e:	490d      	ldr	r1, [pc, #52]	; (2674 <system_gclk_chan_disable+0x54>)
    2640:	400b      	ands	r3, r1
    2642:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2644:	0011      	movs	r1, r2
    2646:	2280      	movs	r2, #128	; 0x80
    2648:	01d2      	lsls	r2, r2, #7
    264a:	884b      	ldrh	r3, [r1, #2]
    264c:	4213      	tst	r3, r2
    264e:	d1fc      	bne.n	264a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2650:	4906      	ldr	r1, [pc, #24]	; (266c <system_gclk_chan_disable+0x4c>)
    2652:	884a      	ldrh	r2, [r1, #2]
    2654:	0203      	lsls	r3, r0, #8
    2656:	4806      	ldr	r0, [pc, #24]	; (2670 <system_gclk_chan_disable+0x50>)
    2658:	4002      	ands	r2, r0
    265a:	4313      	orrs	r3, r2
    265c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    265e:	4b06      	ldr	r3, [pc, #24]	; (2678 <system_gclk_chan_disable+0x58>)
    2660:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2662:	bd10      	pop	{r4, pc}
    2664:	00000d21 	.word	0x00000d21
    2668:	40000c02 	.word	0x40000c02
    266c:	40000c00 	.word	0x40000c00
    2670:	fffff0ff 	.word	0xfffff0ff
    2674:	ffffbfff 	.word	0xffffbfff
    2678:	00000d61 	.word	0x00000d61

0000267c <system_gclk_chan_set_config>:
{
    267c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    267e:	780c      	ldrb	r4, [r1, #0]
    2680:	0224      	lsls	r4, r4, #8
    2682:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2684:	4b02      	ldr	r3, [pc, #8]	; (2690 <system_gclk_chan_set_config+0x14>)
    2686:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2688:	b2a4      	uxth	r4, r4
    268a:	4b02      	ldr	r3, [pc, #8]	; (2694 <system_gclk_chan_set_config+0x18>)
    268c:	805c      	strh	r4, [r3, #2]
}
    268e:	bd10      	pop	{r4, pc}
    2690:	00002621 	.word	0x00002621
    2694:	40000c00 	.word	0x40000c00

00002698 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2698:	b510      	push	{r4, lr}
    269a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    269c:	4b06      	ldr	r3, [pc, #24]	; (26b8 <system_gclk_chan_get_hz+0x20>)
    269e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26a0:	4b06      	ldr	r3, [pc, #24]	; (26bc <system_gclk_chan_get_hz+0x24>)
    26a2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    26a4:	4b06      	ldr	r3, [pc, #24]	; (26c0 <system_gclk_chan_get_hz+0x28>)
    26a6:	885c      	ldrh	r4, [r3, #2]
    26a8:	0524      	lsls	r4, r4, #20
    26aa:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    26ac:	4b05      	ldr	r3, [pc, #20]	; (26c4 <system_gclk_chan_get_hz+0x2c>)
    26ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    26b0:	0020      	movs	r0, r4
    26b2:	4b05      	ldr	r3, [pc, #20]	; (26c8 <system_gclk_chan_get_hz+0x30>)
    26b4:	4798      	blx	r3
}
    26b6:	bd10      	pop	{r4, pc}
    26b8:	00000d21 	.word	0x00000d21
    26bc:	40000c02 	.word	0x40000c02
    26c0:	40000c00 	.word	0x40000c00
    26c4:	00000d61 	.word	0x00000d61
    26c8:	00002565 	.word	0x00002565

000026cc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    26cc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    26ce:	78d3      	ldrb	r3, [r2, #3]
    26d0:	2b00      	cmp	r3, #0
    26d2:	d135      	bne.n	2740 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    26d4:	7813      	ldrb	r3, [r2, #0]
    26d6:	2b80      	cmp	r3, #128	; 0x80
    26d8:	d029      	beq.n	272e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    26da:	061b      	lsls	r3, r3, #24
    26dc:	2480      	movs	r4, #128	; 0x80
    26de:	0264      	lsls	r4, r4, #9
    26e0:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    26e2:	7854      	ldrb	r4, [r2, #1]
    26e4:	2502      	movs	r5, #2
    26e6:	43ac      	bics	r4, r5
    26e8:	d106      	bne.n	26f8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    26ea:	7894      	ldrb	r4, [r2, #2]
    26ec:	2c00      	cmp	r4, #0
    26ee:	d120      	bne.n	2732 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    26f0:	2480      	movs	r4, #128	; 0x80
    26f2:	02a4      	lsls	r4, r4, #10
    26f4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    26f6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    26f8:	7854      	ldrb	r4, [r2, #1]
    26fa:	3c01      	subs	r4, #1
    26fc:	2c01      	cmp	r4, #1
    26fe:	d91c      	bls.n	273a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2700:	040d      	lsls	r5, r1, #16
    2702:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2704:	24a0      	movs	r4, #160	; 0xa0
    2706:	05e4      	lsls	r4, r4, #23
    2708:	432c      	orrs	r4, r5
    270a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    270c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    270e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2710:	24d0      	movs	r4, #208	; 0xd0
    2712:	0624      	lsls	r4, r4, #24
    2714:	432c      	orrs	r4, r5
    2716:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2718:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    271a:	78d4      	ldrb	r4, [r2, #3]
    271c:	2c00      	cmp	r4, #0
    271e:	d122      	bne.n	2766 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2720:	035b      	lsls	r3, r3, #13
    2722:	d51c      	bpl.n	275e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2724:	7893      	ldrb	r3, [r2, #2]
    2726:	2b01      	cmp	r3, #1
    2728:	d01e      	beq.n	2768 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    272a:	6141      	str	r1, [r0, #20]
    272c:	e017      	b.n	275e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    272e:	2300      	movs	r3, #0
    2730:	e7d7      	b.n	26e2 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2732:	24c0      	movs	r4, #192	; 0xc0
    2734:	02e4      	lsls	r4, r4, #11
    2736:	4323      	orrs	r3, r4
    2738:	e7dd      	b.n	26f6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    273a:	4c0d      	ldr	r4, [pc, #52]	; (2770 <_system_pinmux_config+0xa4>)
    273c:	4023      	ands	r3, r4
    273e:	e7df      	b.n	2700 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2740:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2742:	040c      	lsls	r4, r1, #16
    2744:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2746:	23a0      	movs	r3, #160	; 0xa0
    2748:	05db      	lsls	r3, r3, #23
    274a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    274c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    274e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2750:	23d0      	movs	r3, #208	; 0xd0
    2752:	061b      	lsls	r3, r3, #24
    2754:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2756:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2758:	78d3      	ldrb	r3, [r2, #3]
    275a:	2b00      	cmp	r3, #0
    275c:	d103      	bne.n	2766 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    275e:	7853      	ldrb	r3, [r2, #1]
    2760:	3b01      	subs	r3, #1
    2762:	2b01      	cmp	r3, #1
    2764:	d902      	bls.n	276c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2766:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2768:	6181      	str	r1, [r0, #24]
    276a:	e7f8      	b.n	275e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    276c:	6081      	str	r1, [r0, #8]
}
    276e:	e7fa      	b.n	2766 <_system_pinmux_config+0x9a>
    2770:	fffbffff 	.word	0xfffbffff

00002774 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2774:	b510      	push	{r4, lr}
    2776:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2778:	09c1      	lsrs	r1, r0, #7
		return NULL;
    277a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    277c:	2900      	cmp	r1, #0
    277e:	d104      	bne.n	278a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2780:	0943      	lsrs	r3, r0, #5
    2782:	01db      	lsls	r3, r3, #7
    2784:	4905      	ldr	r1, [pc, #20]	; (279c <system_pinmux_pin_set_config+0x28>)
    2786:	468c      	mov	ip, r1
    2788:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    278a:	241f      	movs	r4, #31
    278c:	4020      	ands	r0, r4
    278e:	2101      	movs	r1, #1
    2790:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2792:	0018      	movs	r0, r3
    2794:	4b02      	ldr	r3, [pc, #8]	; (27a0 <system_pinmux_pin_set_config+0x2c>)
    2796:	4798      	blx	r3
}
    2798:	bd10      	pop	{r4, pc}
    279a:	46c0      	nop			; (mov r8, r8)
    279c:	41004400 	.word	0x41004400
    27a0:	000026cd 	.word	0x000026cd

000027a4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    27a4:	4770      	bx	lr
	...

000027a8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    27a8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    27aa:	4b05      	ldr	r3, [pc, #20]	; (27c0 <system_init+0x18>)
    27ac:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    27ae:	4b05      	ldr	r3, [pc, #20]	; (27c4 <system_init+0x1c>)
    27b0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    27b2:	4b05      	ldr	r3, [pc, #20]	; (27c8 <system_init+0x20>)
    27b4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    27b6:	4b05      	ldr	r3, [pc, #20]	; (27cc <system_init+0x24>)
    27b8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    27ba:	4b05      	ldr	r3, [pc, #20]	; (27d0 <system_init+0x28>)
    27bc:	4798      	blx	r3
}
    27be:	bd10      	pop	{r4, pc}
    27c0:	00002251 	.word	0x00002251
    27c4:	00000d91 	.word	0x00000d91
    27c8:	000027a5 	.word	0x000027a5
    27cc:	00000f3d 	.word	0x00000f3d
    27d0:	000027a5 	.word	0x000027a5

000027d4 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    27d4:	1c93      	adds	r3, r2, #2
    27d6:	009b      	lsls	r3, r3, #2
    27d8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    27da:	2a02      	cmp	r2, #2
    27dc:	d009      	beq.n	27f2 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    27de:	2a03      	cmp	r2, #3
    27e0:	d00c      	beq.n	27fc <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    27e2:	2301      	movs	r3, #1
    27e4:	4093      	lsls	r3, r2
    27e6:	001a      	movs	r2, r3
    27e8:	7e03      	ldrb	r3, [r0, #24]
    27ea:	4313      	orrs	r3, r2
    27ec:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    27ee:	2000      	movs	r0, #0
    27f0:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    27f2:	7e03      	ldrb	r3, [r0, #24]
    27f4:	2210      	movs	r2, #16
    27f6:	4313      	orrs	r3, r2
    27f8:	7603      	strb	r3, [r0, #24]
    27fa:	e7f8      	b.n	27ee <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    27fc:	7e03      	ldrb	r3, [r0, #24]
    27fe:	2220      	movs	r2, #32
    2800:	4313      	orrs	r3, r2
    2802:	7603      	strb	r3, [r0, #24]
    2804:	e7f3      	b.n	27ee <tc_register_callback+0x1a>
	...

00002808 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2808:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    280a:	0080      	lsls	r0, r0, #2
    280c:	4b16      	ldr	r3, [pc, #88]	; (2868 <_tc_interrupt_handler+0x60>)
    280e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2810:	6823      	ldr	r3, [r4, #0]
    2812:	7b9d      	ldrb	r5, [r3, #14]
    2814:	7e22      	ldrb	r2, [r4, #24]
    2816:	7e63      	ldrb	r3, [r4, #25]
    2818:	4013      	ands	r3, r2
    281a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    281c:	07eb      	lsls	r3, r5, #31
    281e:	d406      	bmi.n	282e <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2820:	07ab      	lsls	r3, r5, #30
    2822:	d40b      	bmi.n	283c <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2824:	06eb      	lsls	r3, r5, #27
    2826:	d410      	bmi.n	284a <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2828:	06ab      	lsls	r3, r5, #26
    282a:	d415      	bmi.n	2858 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    282c:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    282e:	0020      	movs	r0, r4
    2830:	68a3      	ldr	r3, [r4, #8]
    2832:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2834:	2301      	movs	r3, #1
    2836:	6822      	ldr	r2, [r4, #0]
    2838:	7393      	strb	r3, [r2, #14]
    283a:	e7f1      	b.n	2820 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    283c:	0020      	movs	r0, r4
    283e:	68e3      	ldr	r3, [r4, #12]
    2840:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2842:	2302      	movs	r3, #2
    2844:	6822      	ldr	r2, [r4, #0]
    2846:	7393      	strb	r3, [r2, #14]
    2848:	e7ec      	b.n	2824 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    284a:	0020      	movs	r0, r4
    284c:	6923      	ldr	r3, [r4, #16]
    284e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2850:	2310      	movs	r3, #16
    2852:	6822      	ldr	r2, [r4, #0]
    2854:	7393      	strb	r3, [r2, #14]
    2856:	e7e7      	b.n	2828 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2858:	0020      	movs	r0, r4
    285a:	6963      	ldr	r3, [r4, #20]
    285c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    285e:	6823      	ldr	r3, [r4, #0]
    2860:	2220      	movs	r2, #32
    2862:	739a      	strb	r2, [r3, #14]
}
    2864:	e7e2      	b.n	282c <_tc_interrupt_handler+0x24>
    2866:	46c0      	nop			; (mov r8, r8)
    2868:	20002290 	.word	0x20002290

0000286c <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    286c:	b510      	push	{r4, lr}
    286e:	2000      	movs	r0, #0
    2870:	4b01      	ldr	r3, [pc, #4]	; (2878 <TC3_Handler+0xc>)
    2872:	4798      	blx	r3
    2874:	bd10      	pop	{r4, pc}
    2876:	46c0      	nop			; (mov r8, r8)
    2878:	00002809 	.word	0x00002809

0000287c <TC4_Handler>:
    287c:	b510      	push	{r4, lr}
    287e:	2001      	movs	r0, #1
    2880:	4b01      	ldr	r3, [pc, #4]	; (2888 <TC4_Handler+0xc>)
    2882:	4798      	blx	r3
    2884:	bd10      	pop	{r4, pc}
    2886:	46c0      	nop			; (mov r8, r8)
    2888:	00002809 	.word	0x00002809

0000288c <TC5_Handler>:
    288c:	b510      	push	{r4, lr}
    288e:	2002      	movs	r0, #2
    2890:	4b01      	ldr	r3, [pc, #4]	; (2898 <TC5_Handler+0xc>)
    2892:	4798      	blx	r3
    2894:	bd10      	pop	{r4, pc}
    2896:	46c0      	nop			; (mov r8, r8)
    2898:	00002809 	.word	0x00002809

0000289c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    289c:	b530      	push	{r4, r5, lr}
    289e:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    28a0:	aa01      	add	r2, sp, #4
    28a2:	4b0b      	ldr	r3, [pc, #44]	; (28d0 <_tc_get_inst_index+0x34>)
    28a4:	cb32      	ldmia	r3!, {r1, r4, r5}
    28a6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    28a8:	9b01      	ldr	r3, [sp, #4]
    28aa:	4298      	cmp	r0, r3
    28ac:	d00d      	beq.n	28ca <_tc_get_inst_index+0x2e>
    28ae:	9b02      	ldr	r3, [sp, #8]
    28b0:	4298      	cmp	r0, r3
    28b2:	d008      	beq.n	28c6 <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    28b4:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    28b6:	9a03      	ldr	r2, [sp, #12]
    28b8:	4282      	cmp	r2, r0
    28ba:	d002      	beq.n	28c2 <_tc_get_inst_index+0x26>
}
    28bc:	0018      	movs	r0, r3
    28be:	b005      	add	sp, #20
    28c0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    28c2:	3302      	adds	r3, #2
    28c4:	e002      	b.n	28cc <_tc_get_inst_index+0x30>
    28c6:	2301      	movs	r3, #1
    28c8:	e000      	b.n	28cc <_tc_get_inst_index+0x30>
    28ca:	2300      	movs	r3, #0
			return i;
    28cc:	b2db      	uxtb	r3, r3
    28ce:	e7f5      	b.n	28bc <_tc_get_inst_index+0x20>
    28d0:	0000ab20 	.word	0x0000ab20

000028d4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    28d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28d6:	b087      	sub	sp, #28
    28d8:	0004      	movs	r4, r0
    28da:	000d      	movs	r5, r1
    28dc:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    28de:	0008      	movs	r0, r1
    28e0:	4b85      	ldr	r3, [pc, #532]	; (2af8 <tc_init+0x224>)
    28e2:	4798      	blx	r3
    28e4:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    28e6:	ab05      	add	r3, sp, #20
    28e8:	221b      	movs	r2, #27
    28ea:	701a      	strb	r2, [r3, #0]
    28ec:	3201      	adds	r2, #1
    28ee:	705a      	strb	r2, [r3, #1]
    28f0:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    28f2:	ab03      	add	r3, sp, #12
    28f4:	2280      	movs	r2, #128	; 0x80
    28f6:	0112      	lsls	r2, r2, #4
    28f8:	801a      	strh	r2, [r3, #0]
    28fa:	2280      	movs	r2, #128	; 0x80
    28fc:	0152      	lsls	r2, r2, #5
    28fe:	805a      	strh	r2, [r3, #2]
    2900:	2280      	movs	r2, #128	; 0x80
    2902:	0192      	lsls	r2, r2, #6
    2904:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2906:	2300      	movs	r3, #0
    2908:	60a3      	str	r3, [r4, #8]
    290a:	60e3      	str	r3, [r4, #12]
    290c:	6123      	str	r3, [r4, #16]
    290e:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2910:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2912:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2914:	0082      	lsls	r2, r0, #2
    2916:	4b79      	ldr	r3, [pc, #484]	; (2afc <tc_init+0x228>)
    2918:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    291a:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    291c:	78b3      	ldrb	r3, [r6, #2]
    291e:	2b08      	cmp	r3, #8
    2920:	d006      	beq.n	2930 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2922:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2924:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2926:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2928:	07db      	lsls	r3, r3, #31
    292a:	d505      	bpl.n	2938 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    292c:	b007      	add	sp, #28
    292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    2930:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2932:	07fa      	lsls	r2, r7, #31
    2934:	d5fa      	bpl.n	292c <tc_init+0x58>
    2936:	e7f4      	b.n	2922 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2938:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    293a:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    293c:	06db      	lsls	r3, r3, #27
    293e:	d4f5      	bmi.n	292c <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2940:	882b      	ldrh	r3, [r5, #0]
    2942:	079b      	lsls	r3, r3, #30
    2944:	d4f2      	bmi.n	292c <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    2946:	7c33      	ldrb	r3, [r6, #16]
    2948:	2b00      	cmp	r3, #0
    294a:	d179      	bne.n	2a40 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    294c:	7f33      	ldrb	r3, [r6, #28]
    294e:	2b00      	cmp	r3, #0
    2950:	d000      	beq.n	2954 <tc_init+0x80>
    2952:	e081      	b.n	2a58 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    2954:	496a      	ldr	r1, [pc, #424]	; (2b00 <tc_init+0x22c>)
    2956:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    2958:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    295a:	ab03      	add	r3, sp, #12
    295c:	5ad3      	ldrh	r3, [r2, r3]
    295e:	4303      	orrs	r3, r0
    2960:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2962:	78b3      	ldrb	r3, [r6, #2]
    2964:	2b08      	cmp	r3, #8
    2966:	d100      	bne.n	296a <tc_init+0x96>
    2968:	e086      	b.n	2a78 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    296a:	a901      	add	r1, sp, #4
    296c:	7833      	ldrb	r3, [r6, #0]
    296e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2970:	ab05      	add	r3, sp, #20
    2972:	5ddf      	ldrb	r7, [r3, r7]
    2974:	0038      	movs	r0, r7
    2976:	4b63      	ldr	r3, [pc, #396]	; (2b04 <tc_init+0x230>)
    2978:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    297a:	0038      	movs	r0, r7
    297c:	4b62      	ldr	r3, [pc, #392]	; (2b08 <tc_init+0x234>)
    297e:	4798      	blx	r3
	ctrla_tmp =
    2980:	8931      	ldrh	r1, [r6, #8]
    2982:	88b3      	ldrh	r3, [r6, #4]
    2984:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    2986:	78b1      	ldrb	r1, [r6, #2]
    2988:	79b2      	ldrb	r2, [r6, #6]
    298a:	4311      	orrs	r1, r2
	ctrla_tmp =
    298c:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    298e:	7873      	ldrb	r3, [r6, #1]
    2990:	2b00      	cmp	r3, #0
    2992:	d002      	beq.n	299a <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2994:	2380      	movs	r3, #128	; 0x80
    2996:	011b      	lsls	r3, r3, #4
    2998:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    299a:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    299c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    299e:	b25b      	sxtb	r3, r3
    29a0:	2b00      	cmp	r3, #0
    29a2:	dbfb      	blt.n	299c <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    29a4:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    29a6:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    29a8:	1e4b      	subs	r3, r1, #1
    29aa:	4199      	sbcs	r1, r3
    29ac:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    29ae:	7bb3      	ldrb	r3, [r6, #14]
    29b0:	2b00      	cmp	r3, #0
    29b2:	d001      	beq.n	29b8 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    29b4:	2301      	movs	r3, #1
    29b6:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    29b8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    29ba:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    29bc:	b25b      	sxtb	r3, r3
    29be:	2b00      	cmp	r3, #0
    29c0:	dbfb      	blt.n	29ba <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    29c2:	23ff      	movs	r3, #255	; 0xff
    29c4:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    29c6:	2900      	cmp	r1, #0
    29c8:	d005      	beq.n	29d6 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    29ca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    29cc:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    29ce:	b25b      	sxtb	r3, r3
    29d0:	2b00      	cmp	r3, #0
    29d2:	dbfb      	blt.n	29cc <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    29d4:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    29d6:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    29d8:	7af3      	ldrb	r3, [r6, #11]
    29da:	2b00      	cmp	r3, #0
    29dc:	d001      	beq.n	29e2 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    29de:	2310      	movs	r3, #16
    29e0:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    29e2:	7b33      	ldrb	r3, [r6, #12]
    29e4:	2b00      	cmp	r3, #0
    29e6:	d001      	beq.n	29ec <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    29e8:	2320      	movs	r3, #32
    29ea:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    29ec:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    29ee:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    29f0:	b25b      	sxtb	r3, r3
    29f2:	2b00      	cmp	r3, #0
    29f4:	dbfb      	blt.n	29ee <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    29f6:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    29f8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    29fa:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    29fc:	b25b      	sxtb	r3, r3
    29fe:	2b00      	cmp	r3, #0
    2a00:	dbfb      	blt.n	29fa <tc_init+0x126>
	switch (module_inst->counter_size) {
    2a02:	7923      	ldrb	r3, [r4, #4]
    2a04:	2b04      	cmp	r3, #4
    2a06:	d03f      	beq.n	2a88 <tc_init+0x1b4>
    2a08:	2b08      	cmp	r3, #8
    2a0a:	d05e      	beq.n	2aca <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2a0c:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d000      	beq.n	2a14 <tc_init+0x140>
    2a12:	e78b      	b.n	292c <tc_init+0x58>
    2a14:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a16:	b25b      	sxtb	r3, r3
    2a18:	2b00      	cmp	r3, #0
    2a1a:	dbfb      	blt.n	2a14 <tc_init+0x140>
				= config->counter_16_bit.value;
    2a1c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2a1e:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a20:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a22:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a24:	b25b      	sxtb	r3, r3
    2a26:	2b00      	cmp	r3, #0
    2a28:	dbfb      	blt.n	2a22 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2a2a:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2a2c:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a2e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a30:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a32:	b25b      	sxtb	r3, r3
    2a34:	2b00      	cmp	r3, #0
    2a36:	dbfb      	blt.n	2a30 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2a38:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2a3a:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2a3c:	2000      	movs	r0, #0
    2a3e:	e775      	b.n	292c <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a40:	a902      	add	r1, sp, #8
    2a42:	2301      	movs	r3, #1
    2a44:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a46:	2200      	movs	r2, #0
    2a48:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2a4a:	7e32      	ldrb	r2, [r6, #24]
    2a4c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a4e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a50:	7d30      	ldrb	r0, [r6, #20]
    2a52:	4b2e      	ldr	r3, [pc, #184]	; (2b0c <tc_init+0x238>)
    2a54:	4798      	blx	r3
    2a56:	e779      	b.n	294c <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a58:	a902      	add	r1, sp, #8
    2a5a:	2301      	movs	r3, #1
    2a5c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a5e:	2200      	movs	r2, #0
    2a60:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2a62:	3224      	adds	r2, #36	; 0x24
    2a64:	18b2      	adds	r2, r6, r2
    2a66:	7812      	ldrb	r2, [r2, #0]
    2a68:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a6a:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a6c:	331f      	adds	r3, #31
    2a6e:	18f3      	adds	r3, r6, r3
    2a70:	7818      	ldrb	r0, [r3, #0]
    2a72:	4b26      	ldr	r3, [pc, #152]	; (2b0c <tc_init+0x238>)
    2a74:	4798      	blx	r3
    2a76:	e76d      	b.n	2954 <tc_init+0x80>
    2a78:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2a7a:	1c7a      	adds	r2, r7, #1
    2a7c:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2a7e:	ab03      	add	r3, sp, #12
    2a80:	5ad3      	ldrh	r3, [r2, r3]
    2a82:	4303      	orrs	r3, r0
    2a84:	620b      	str	r3, [r1, #32]
    2a86:	e770      	b.n	296a <tc_init+0x96>
    2a88:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a8a:	b25b      	sxtb	r3, r3
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	dbfb      	blt.n	2a88 <tc_init+0x1b4>
					config->counter_8_bit.value;
    2a90:	2328      	movs	r3, #40	; 0x28
    2a92:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2a94:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a96:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a98:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a9a:	b25b      	sxtb	r3, r3
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	dbfb      	blt.n	2a98 <tc_init+0x1c4>
					config->counter_8_bit.period;
    2aa0:	2329      	movs	r3, #41	; 0x29
    2aa2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2aa4:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2aa6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2aa8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2aaa:	b25b      	sxtb	r3, r3
    2aac:	2b00      	cmp	r3, #0
    2aae:	dbfb      	blt.n	2aa8 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2ab0:	232a      	movs	r3, #42	; 0x2a
    2ab2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2ab4:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ab6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ab8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2aba:	b25b      	sxtb	r3, r3
    2abc:	2b00      	cmp	r3, #0
    2abe:	dbfb      	blt.n	2ab8 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2ac0:	232b      	movs	r3, #43	; 0x2b
    2ac2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2ac4:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2ac6:	2000      	movs	r0, #0
    2ac8:	e730      	b.n	292c <tc_init+0x58>
    2aca:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2acc:	b25b      	sxtb	r3, r3
    2ace:	2b00      	cmp	r3, #0
    2ad0:	dbfb      	blt.n	2aca <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2ad2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2ad4:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ad6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ad8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ada:	b25b      	sxtb	r3, r3
    2adc:	2b00      	cmp	r3, #0
    2ade:	dbfb      	blt.n	2ad8 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2ae0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2ae2:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ae4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ae6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ae8:	b25b      	sxtb	r3, r3
    2aea:	2b00      	cmp	r3, #0
    2aec:	dbfb      	blt.n	2ae6 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2aee:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2af0:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2af2:	2000      	movs	r0, #0
    2af4:	e71a      	b.n	292c <tc_init+0x58>
    2af6:	46c0      	nop			; (mov r8, r8)
    2af8:	0000289d 	.word	0x0000289d
    2afc:	20002290 	.word	0x20002290
    2b00:	40000400 	.word	0x40000400
    2b04:	0000267d 	.word	0x0000267d
    2b08:	000025f1 	.word	0x000025f1
    2b0c:	00002775 	.word	0x00002775

00002b10 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2b10:	6802      	ldr	r2, [r0, #0]
    2b12:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2b14:	b25b      	sxtb	r3, r3
    2b16:	2b00      	cmp	r3, #0
    2b18:	dbfb      	blt.n	2b12 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2b1a:	7903      	ldrb	r3, [r0, #4]
    2b1c:	2b04      	cmp	r3, #4
    2b1e:	d005      	beq.n	2b2c <tc_get_count_value+0x1c>
    2b20:	2b08      	cmp	r3, #8
    2b22:	d009      	beq.n	2b38 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2b24:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2b26:	2b00      	cmp	r3, #0
    2b28:	d003      	beq.n	2b32 <tc_get_count_value+0x22>
}
    2b2a:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2b2c:	7c10      	ldrb	r0, [r2, #16]
    2b2e:	b2c0      	uxtb	r0, r0
    2b30:	e7fb      	b.n	2b2a <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2b32:	8a10      	ldrh	r0, [r2, #16]
    2b34:	b280      	uxth	r0, r0
    2b36:	e7f8      	b.n	2b2a <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    2b38:	6910      	ldr	r0, [r2, #16]
    2b3a:	e7f6      	b.n	2b2a <tc_get_count_value+0x1a>

00002b3c <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2b3c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2b3e:	6804      	ldr	r4, [r0, #0]
    2b40:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2b42:	b25b      	sxtb	r3, r3
    2b44:	2b00      	cmp	r3, #0
    2b46:	dbfb      	blt.n	2b40 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2b48:	7903      	ldrb	r3, [r0, #4]
    2b4a:	2b04      	cmp	r3, #4
    2b4c:	d005      	beq.n	2b5a <tc_set_compare_value+0x1e>
    2b4e:	2b08      	cmp	r3, #8
    2b50:	d014      	beq.n	2b7c <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2b52:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2b54:	2b00      	cmp	r3, #0
    2b56:	d008      	beq.n	2b6a <tc_set_compare_value+0x2e>
}
    2b58:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2b5a:	2017      	movs	r0, #23
			if (channel_index <
    2b5c:	2901      	cmp	r1, #1
    2b5e:	d8fb      	bhi.n	2b58 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    2b60:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    2b62:	1861      	adds	r1, r4, r1
    2b64:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    2b66:	2000      	movs	r0, #0
    2b68:	e7f6      	b.n	2b58 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2b6a:	2017      	movs	r0, #23
			if (channel_index <
    2b6c:	2901      	cmp	r1, #1
    2b6e:	d8f3      	bhi.n	2b58 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    2b70:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    2b72:	310c      	adds	r1, #12
    2b74:	0049      	lsls	r1, r1, #1
    2b76:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2b78:	2000      	movs	r0, #0
    2b7a:	e7ed      	b.n	2b58 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2b7c:	2017      	movs	r0, #23
			if (channel_index <
    2b7e:	2901      	cmp	r1, #1
    2b80:	d8ea      	bhi.n	2b58 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    2b82:	3106      	adds	r1, #6
    2b84:	0089      	lsls	r1, r1, #2
    2b86:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2b88:	2000      	movs	r0, #0
    2b8a:	e7e5      	b.n	2b58 <tc_set_compare_value+0x1c>

00002b8c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2b8c:	e7fe      	b.n	2b8c <Dummy_Handler>
	...

00002b90 <Reset_Handler>:
{
    2b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2b92:	4a2a      	ldr	r2, [pc, #168]	; (2c3c <Reset_Handler+0xac>)
    2b94:	4b2a      	ldr	r3, [pc, #168]	; (2c40 <Reset_Handler+0xb0>)
    2b96:	429a      	cmp	r2, r3
    2b98:	d011      	beq.n	2bbe <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2b9a:	001a      	movs	r2, r3
    2b9c:	4b29      	ldr	r3, [pc, #164]	; (2c44 <Reset_Handler+0xb4>)
    2b9e:	429a      	cmp	r2, r3
    2ba0:	d20d      	bcs.n	2bbe <Reset_Handler+0x2e>
    2ba2:	4a29      	ldr	r2, [pc, #164]	; (2c48 <Reset_Handler+0xb8>)
    2ba4:	3303      	adds	r3, #3
    2ba6:	1a9b      	subs	r3, r3, r2
    2ba8:	089b      	lsrs	r3, r3, #2
    2baa:	3301      	adds	r3, #1
    2bac:	009b      	lsls	r3, r3, #2
    2bae:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2bb0:	4823      	ldr	r0, [pc, #140]	; (2c40 <Reset_Handler+0xb0>)
    2bb2:	4922      	ldr	r1, [pc, #136]	; (2c3c <Reset_Handler+0xac>)
    2bb4:	588c      	ldr	r4, [r1, r2]
    2bb6:	5084      	str	r4, [r0, r2]
    2bb8:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2bba:	429a      	cmp	r2, r3
    2bbc:	d1fa      	bne.n	2bb4 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2bbe:	4a23      	ldr	r2, [pc, #140]	; (2c4c <Reset_Handler+0xbc>)
    2bc0:	4b23      	ldr	r3, [pc, #140]	; (2c50 <Reset_Handler+0xc0>)
    2bc2:	429a      	cmp	r2, r3
    2bc4:	d20a      	bcs.n	2bdc <Reset_Handler+0x4c>
    2bc6:	43d3      	mvns	r3, r2
    2bc8:	4921      	ldr	r1, [pc, #132]	; (2c50 <Reset_Handler+0xc0>)
    2bca:	185b      	adds	r3, r3, r1
    2bcc:	2103      	movs	r1, #3
    2bce:	438b      	bics	r3, r1
    2bd0:	3304      	adds	r3, #4
    2bd2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2bd4:	2100      	movs	r1, #0
    2bd6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2bd8:	4293      	cmp	r3, r2
    2bda:	d1fc      	bne.n	2bd6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2bdc:	4a1d      	ldr	r2, [pc, #116]	; (2c54 <Reset_Handler+0xc4>)
    2bde:	21ff      	movs	r1, #255	; 0xff
    2be0:	4b1d      	ldr	r3, [pc, #116]	; (2c58 <Reset_Handler+0xc8>)
    2be2:	438b      	bics	r3, r1
    2be4:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2be6:	39fd      	subs	r1, #253	; 0xfd
    2be8:	2390      	movs	r3, #144	; 0x90
    2bea:	005b      	lsls	r3, r3, #1
    2bec:	4a1b      	ldr	r2, [pc, #108]	; (2c5c <Reset_Handler+0xcc>)
    2bee:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2bf0:	4a1b      	ldr	r2, [pc, #108]	; (2c60 <Reset_Handler+0xd0>)
    2bf2:	78d3      	ldrb	r3, [r2, #3]
    2bf4:	2503      	movs	r5, #3
    2bf6:	43ab      	bics	r3, r5
    2bf8:	2402      	movs	r4, #2
    2bfa:	4323      	orrs	r3, r4
    2bfc:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2bfe:	78d3      	ldrb	r3, [r2, #3]
    2c00:	270c      	movs	r7, #12
    2c02:	43bb      	bics	r3, r7
    2c04:	2608      	movs	r6, #8
    2c06:	4333      	orrs	r3, r6
    2c08:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2c0a:	4b16      	ldr	r3, [pc, #88]	; (2c64 <Reset_Handler+0xd4>)
    2c0c:	7b98      	ldrb	r0, [r3, #14]
    2c0e:	2230      	movs	r2, #48	; 0x30
    2c10:	4390      	bics	r0, r2
    2c12:	2220      	movs	r2, #32
    2c14:	4310      	orrs	r0, r2
    2c16:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2c18:	7b99      	ldrb	r1, [r3, #14]
    2c1a:	43b9      	bics	r1, r7
    2c1c:	4331      	orrs	r1, r6
    2c1e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2c20:	7b9a      	ldrb	r2, [r3, #14]
    2c22:	43aa      	bics	r2, r5
    2c24:	4322      	orrs	r2, r4
    2c26:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2c28:	4a0f      	ldr	r2, [pc, #60]	; (2c68 <Reset_Handler+0xd8>)
    2c2a:	6853      	ldr	r3, [r2, #4]
    2c2c:	2180      	movs	r1, #128	; 0x80
    2c2e:	430b      	orrs	r3, r1
    2c30:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2c32:	4b0e      	ldr	r3, [pc, #56]	; (2c6c <Reset_Handler+0xdc>)
    2c34:	4798      	blx	r3
        main();
    2c36:	4b0e      	ldr	r3, [pc, #56]	; (2c70 <Reset_Handler+0xe0>)
    2c38:	4798      	blx	r3
    2c3a:	e7fe      	b.n	2c3a <Reset_Handler+0xaa>
    2c3c:	0000afa0 	.word	0x0000afa0
    2c40:	20000000 	.word	0x20000000
    2c44:	200001dc 	.word	0x200001dc
    2c48:	20000004 	.word	0x20000004
    2c4c:	200001dc 	.word	0x200001dc
    2c50:	200023b0 	.word	0x200023b0
    2c54:	e000ed00 	.word	0xe000ed00
    2c58:	00000000 	.word	0x00000000
    2c5c:	41007000 	.word	0x41007000
    2c60:	41005000 	.word	0x41005000
    2c64:	41004800 	.word	0x41004800
    2c68:	41004000 	.word	0x41004000
    2c6c:	00005351 	.word	0x00005351
    2c70:	00005241 	.word	0x00005241

00002c74 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c76:	46c6      	mov	lr, r8
    2c78:	b500      	push	{lr}
    2c7a:	000c      	movs	r4, r1
    2c7c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2c7e:	2800      	cmp	r0, #0
    2c80:	d10f      	bne.n	2ca2 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2c82:	2a00      	cmp	r2, #0
    2c84:	dd11      	ble.n	2caa <_read+0x36>
    2c86:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2c88:	4e09      	ldr	r6, [pc, #36]	; (2cb0 <_read+0x3c>)
    2c8a:	4d0a      	ldr	r5, [pc, #40]	; (2cb4 <_read+0x40>)
    2c8c:	6830      	ldr	r0, [r6, #0]
    2c8e:	0021      	movs	r1, r4
    2c90:	682b      	ldr	r3, [r5, #0]
    2c92:	4798      	blx	r3
		ptr++;
    2c94:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2c96:	42bc      	cmp	r4, r7
    2c98:	d1f8      	bne.n	2c8c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2c9a:	4640      	mov	r0, r8
    2c9c:	bc04      	pop	{r2}
    2c9e:	4690      	mov	r8, r2
    2ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2ca2:	2301      	movs	r3, #1
    2ca4:	425b      	negs	r3, r3
    2ca6:	4698      	mov	r8, r3
    2ca8:	e7f7      	b.n	2c9a <_read+0x26>
	for (; len > 0; --len) {
    2caa:	4680      	mov	r8, r0
    2cac:	e7f5      	b.n	2c9a <_read+0x26>
    2cae:	46c0      	nop			; (mov r8, r8)
    2cb0:	200022a4 	.word	0x200022a4
    2cb4:	2000229c 	.word	0x2000229c

00002cb8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cba:	46c6      	mov	lr, r8
    2cbc:	b500      	push	{lr}
    2cbe:	000e      	movs	r6, r1
    2cc0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2cc2:	3801      	subs	r0, #1
    2cc4:	2802      	cmp	r0, #2
    2cc6:	d810      	bhi.n	2cea <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2cc8:	2a00      	cmp	r2, #0
    2cca:	d011      	beq.n	2cf0 <_write+0x38>
    2ccc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2cce:	4b0c      	ldr	r3, [pc, #48]	; (2d00 <_write+0x48>)
    2cd0:	4698      	mov	r8, r3
    2cd2:	4f0c      	ldr	r7, [pc, #48]	; (2d04 <_write+0x4c>)
    2cd4:	4643      	mov	r3, r8
    2cd6:	6818      	ldr	r0, [r3, #0]
    2cd8:	5d31      	ldrb	r1, [r6, r4]
    2cda:	683b      	ldr	r3, [r7, #0]
    2cdc:	4798      	blx	r3
    2cde:	2800      	cmp	r0, #0
    2ce0:	db08      	blt.n	2cf4 <_write+0x3c>
			return -1;
		}
		++nChars;
    2ce2:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2ce4:	42a5      	cmp	r5, r4
    2ce6:	d1f5      	bne.n	2cd4 <_write+0x1c>
    2ce8:	e006      	b.n	2cf8 <_write+0x40>
		return -1;
    2cea:	2401      	movs	r4, #1
    2cec:	4264      	negs	r4, r4
    2cee:	e003      	b.n	2cf8 <_write+0x40>
	for (; len != 0; --len) {
    2cf0:	0014      	movs	r4, r2
    2cf2:	e001      	b.n	2cf8 <_write+0x40>
			return -1;
    2cf4:	2401      	movs	r4, #1
    2cf6:	4264      	negs	r4, r4
	}
	return nChars;
}
    2cf8:	0020      	movs	r0, r4
    2cfa:	bc04      	pop	{r2}
    2cfc:	4690      	mov	r8, r2
    2cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d00:	200022a4 	.word	0x200022a4
    2d04:	200022a0 	.word	0x200022a0

00002d08 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2d08:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2d0a:	4a06      	ldr	r2, [pc, #24]	; (2d24 <_sbrk+0x1c>)
    2d0c:	6812      	ldr	r2, [r2, #0]
    2d0e:	2a00      	cmp	r2, #0
    2d10:	d004      	beq.n	2d1c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2d12:	4a04      	ldr	r2, [pc, #16]	; (2d24 <_sbrk+0x1c>)
    2d14:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2d16:	18c3      	adds	r3, r0, r3
    2d18:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2d1a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2d1c:	4902      	ldr	r1, [pc, #8]	; (2d28 <_sbrk+0x20>)
    2d1e:	4a01      	ldr	r2, [pc, #4]	; (2d24 <_sbrk+0x1c>)
    2d20:	6011      	str	r1, [r2, #0]
    2d22:	e7f6      	b.n	2d12 <_sbrk+0xa>
    2d24:	20000278 	.word	0x20000278
    2d28:	200043b0 	.word	0x200043b0

00002d2c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2d2c:	2001      	movs	r0, #1
    2d2e:	4240      	negs	r0, r0
    2d30:	4770      	bx	lr

00002d32 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2d32:	2380      	movs	r3, #128	; 0x80
    2d34:	019b      	lsls	r3, r3, #6
    2d36:	604b      	str	r3, [r1, #4]

	return 0;
}
    2d38:	2000      	movs	r0, #0
    2d3a:	4770      	bx	lr

00002d3c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2d3c:	2001      	movs	r0, #1
    2d3e:	4770      	bx	lr

00002d40 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2d40:	2000      	movs	r0, #0
    2d42:	4770      	bx	lr

00002d44 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2d44:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2d46:	4a0d      	ldr	r2, [pc, #52]	; (2d7c <NWK_Init+0x38>)
    2d48:	2300      	movs	r3, #0
    2d4a:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2d4c:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2d4e:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2d50:	2158      	movs	r1, #88	; 0x58
    2d52:	5253      	strh	r3, [r2, r1]
    2d54:	0013      	movs	r3, r2
    2d56:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2d58:	2100      	movs	r1, #0
    2d5a:	6099      	str	r1, [r3, #8]
    2d5c:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2d5e:	4293      	cmp	r3, r2
    2d60:	d1fb      	bne.n	2d5a <NWK_Init+0x16>
	}

	nwkTxInit();
    2d62:	4b07      	ldr	r3, [pc, #28]	; (2d80 <NWK_Init+0x3c>)
    2d64:	4798      	blx	r3
	nwkRxInit();
    2d66:	4b07      	ldr	r3, [pc, #28]	; (2d84 <NWK_Init+0x40>)
    2d68:	4798      	blx	r3
	nwkFrameInit();
    2d6a:	4b07      	ldr	r3, [pc, #28]	; (2d88 <NWK_Init+0x44>)
    2d6c:	4798      	blx	r3
	nwkDataReqInit();
    2d6e:	4b07      	ldr	r3, [pc, #28]	; (2d8c <NWK_Init+0x48>)
    2d70:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2d72:	4b07      	ldr	r3, [pc, #28]	; (2d90 <NWK_Init+0x4c>)
    2d74:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2d76:	4b07      	ldr	r3, [pc, #28]	; (2d94 <NWK_Init+0x50>)
    2d78:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2d7a:	bd10      	pop	{r4, pc}
    2d7c:	200022a8 	.word	0x200022a8
    2d80:	00003c39 	.word	0x00003c39
    2d84:	00003491 	.word	0x00003491
    2d88:	00002fa9 	.word	0x00002fa9
    2d8c:	00002e31 	.word	0x00002e31
    2d90:	000030a1 	.word	0x000030a1
    2d94:	00003919 	.word	0x00003919

00002d98 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2d98:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2d9a:	4b02      	ldr	r3, [pc, #8]	; (2da4 <NWK_SetAddr+0xc>)
    2d9c:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2d9e:	4b02      	ldr	r3, [pc, #8]	; (2da8 <NWK_SetAddr+0x10>)
    2da0:	4798      	blx	r3
}
    2da2:	bd10      	pop	{r4, pc}
    2da4:	200022a8 	.word	0x200022a8
    2da8:	00004059 	.word	0x00004059

00002dac <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2dac:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2dae:	4b02      	ldr	r3, [pc, #8]	; (2db8 <NWK_SetPanId+0xc>)
    2db0:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2db2:	4b02      	ldr	r3, [pc, #8]	; (2dbc <NWK_SetPanId+0x10>)
    2db4:	4798      	blx	r3
}
    2db6:	bd10      	pop	{r4, pc}
    2db8:	200022a8 	.word	0x200022a8
    2dbc:	00004039 	.word	0x00004039

00002dc0 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2dc0:	3002      	adds	r0, #2
    2dc2:	0080      	lsls	r0, r0, #2
    2dc4:	4b01      	ldr	r3, [pc, #4]	; (2dcc <NWK_OpenEndpoint+0xc>)
    2dc6:	50c1      	str	r1, [r0, r3]
}
    2dc8:	4770      	bx	lr
    2dca:	46c0      	nop			; (mov r8, r8)
    2dcc:	200022a8 	.word	0x200022a8

00002dd0 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2dd0:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2dd2:	4b04      	ldr	r3, [pc, #16]	; (2de4 <NWK_TaskHandler+0x14>)
    2dd4:	4798      	blx	r3
	nwkTxTaskHandler();
    2dd6:	4b04      	ldr	r3, [pc, #16]	; (2de8 <NWK_TaskHandler+0x18>)
    2dd8:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2dda:	4b04      	ldr	r3, [pc, #16]	; (2dec <NWK_TaskHandler+0x1c>)
    2ddc:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2dde:	4b04      	ldr	r3, [pc, #16]	; (2df0 <NWK_TaskHandler+0x20>)
    2de0:	4798      	blx	r3
#endif
}
    2de2:	bd10      	pop	{r4, pc}
    2de4:	00003531 	.word	0x00003531
    2de8:	00003e35 	.word	0x00003e35
    2dec:	00002e71 	.word	0x00002e71
    2df0:	000039f9 	.word	0x000039f9

00002df4 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2df4:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2df6:	4b0c      	ldr	r3, [pc, #48]	; (2e28 <nwkDataReqTxConf+0x34>)
    2df8:	681b      	ldr	r3, [r3, #0]
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d010      	beq.n	2e20 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2dfe:	685a      	ldr	r2, [r3, #4]
    2e00:	4290      	cmp	r0, r2
    2e02:	d005      	beq.n	2e10 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e04:	681b      	ldr	r3, [r3, #0]
    2e06:	2b00      	cmp	r3, #0
    2e08:	d00a      	beq.n	2e20 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2e0a:	685a      	ldr	r2, [r3, #4]
    2e0c:	4282      	cmp	r2, r0
    2e0e:	d1f9      	bne.n	2e04 <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    2e10:	2285      	movs	r2, #133	; 0x85
    2e12:	5c82      	ldrb	r2, [r0, r2]
    2e14:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2e16:	2288      	movs	r2, #136	; 0x88
    2e18:	5c82      	ldrb	r2, [r0, r2]
    2e1a:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2e1c:	2202      	movs	r2, #2
    2e1e:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    2e20:	4b02      	ldr	r3, [pc, #8]	; (2e2c <nwkDataReqTxConf+0x38>)
    2e22:	4798      	blx	r3
}
    2e24:	bd10      	pop	{r4, pc}
    2e26:	46c0      	nop			; (mov r8, r8)
    2e28:	2000027c 	.word	0x2000027c
    2e2c:	00003031 	.word	0x00003031

00002e30 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2e30:	2200      	movs	r2, #0
    2e32:	4b01      	ldr	r3, [pc, #4]	; (2e38 <nwkDataReqInit+0x8>)
    2e34:	601a      	str	r2, [r3, #0]
}
    2e36:	4770      	bx	lr
    2e38:	2000027c 	.word	0x2000027c

00002e3c <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2e3c:	2300      	movs	r3, #0
    2e3e:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2e40:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2e42:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    2e44:	4908      	ldr	r1, [pc, #32]	; (2e68 <NWK_DataReq+0x2c>)
    2e46:	2258      	movs	r2, #88	; 0x58
    2e48:	5a8b      	ldrh	r3, [r1, r2]
    2e4a:	3301      	adds	r3, #1
    2e4c:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    2e4e:	4b07      	ldr	r3, [pc, #28]	; (2e6c <NWK_DataReq+0x30>)
    2e50:	681b      	ldr	r3, [r3, #0]
    2e52:	2b00      	cmp	r3, #0
    2e54:	d003      	beq.n	2e5e <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    2e56:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2e58:	4b04      	ldr	r3, [pc, #16]	; (2e6c <NWK_DataReq+0x30>)
    2e5a:	6018      	str	r0, [r3, #0]
}
    2e5c:	4770      	bx	lr
		req->next = NULL;
    2e5e:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2e60:	4b02      	ldr	r3, [pc, #8]	; (2e6c <NWK_DataReq+0x30>)
    2e62:	6018      	str	r0, [r3, #0]
    2e64:	e7fa      	b.n	2e5c <NWK_DataReq+0x20>
    2e66:	46c0      	nop			; (mov r8, r8)
    2e68:	200022a8 	.word	0x200022a8
    2e6c:	2000027c 	.word	0x2000027c

00002e70 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2e70:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e72:	4b47      	ldr	r3, [pc, #284]	; (2f90 <nwkDataReqTaskHandler+0x120>)
    2e74:	681a      	ldr	r2, [r3, #0]
    2e76:	2a00      	cmp	r2, #0
    2e78:	d100      	bne.n	2e7c <nwkDataReqTaskHandler+0xc>
    2e7a:	e088      	b.n	2f8e <nwkDataReqTaskHandler+0x11e>
    2e7c:	0014      	movs	r4, r2
		switch (req->state) {
    2e7e:	7a23      	ldrb	r3, [r4, #8]
    2e80:	2b00      	cmp	r3, #0
    2e82:	d005      	beq.n	2e90 <nwkDataReqTaskHandler+0x20>
    2e84:	2b02      	cmp	r3, #2
    2e86:	d06e      	beq.n	2f66 <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e88:	6824      	ldr	r4, [r4, #0]
    2e8a:	2c00      	cmp	r4, #0
    2e8c:	d1f7      	bne.n	2e7e <nwkDataReqTaskHandler+0xe>
    2e8e:	e07e      	b.n	2f8e <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2e90:	4b40      	ldr	r3, [pc, #256]	; (2f94 <nwkDataReqTaskHandler+0x124>)
    2e92:	4798      	blx	r3
    2e94:	1e05      	subs	r5, r0, #0
    2e96:	d062      	beq.n	2f5e <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    2e98:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2e9a:	2001      	movs	r0, #1
    2e9c:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2e9e:	4b3e      	ldr	r3, [pc, #248]	; (2f98 <nwkDataReqTaskHandler+0x128>)
    2ea0:	2289      	movs	r2, #137	; 0x89
    2ea2:	54ab      	strb	r3, [r5, r2]
    2ea4:	0a19      	lsrs	r1, r3, #8
    2ea6:	002a      	movs	r2, r5
    2ea8:	3289      	adds	r2, #137	; 0x89
    2eaa:	7051      	strb	r1, [r2, #1]
    2eac:	0c19      	lsrs	r1, r3, #16
    2eae:	7091      	strb	r1, [r2, #2]
    2eb0:	0e1b      	lsrs	r3, r3, #24
    2eb2:	70d3      	strb	r3, [r2, #3]
			: 0;
    2eb4:	7ba2      	ldrb	r2, [r4, #14]
    2eb6:	0892      	lsrs	r2, r2, #2
    2eb8:	2301      	movs	r3, #1
    2eba:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    2ebc:	2188      	movs	r1, #136	; 0x88
    2ebe:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2ec0:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    2ec2:	4019      	ands	r1, r3
    2ec4:	7aea      	ldrb	r2, [r5, #11]
    2ec6:	4382      	bics	r2, r0
    2ec8:	430a      	orrs	r2, r1
    2eca:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2ecc:	7ba2      	ldrb	r2, [r4, #14]
    2ece:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    2ed0:	401a      	ands	r2, r3
    2ed2:	0092      	lsls	r2, r2, #2
    2ed4:	7ae9      	ldrb	r1, [r5, #11]
    2ed6:	3003      	adds	r0, #3
    2ed8:	4381      	bics	r1, r0
    2eda:	430a      	orrs	r2, r1
    2edc:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2ede:	7ba2      	ldrb	r2, [r4, #14]
    2ee0:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    2ee2:	4013      	ands	r3, r2
    2ee4:	005b      	lsls	r3, r3, #1
    2ee6:	7aea      	ldrb	r2, [r5, #11]
    2ee8:	2102      	movs	r1, #2
    2eea:	438a      	bics	r2, r1
    2eec:	4313      	orrs	r3, r2
    2eee:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2ef0:	4a2a      	ldr	r2, [pc, #168]	; (2f9c <nwkDataReqTaskHandler+0x12c>)
    2ef2:	7913      	ldrb	r3, [r2, #4]
    2ef4:	3301      	adds	r3, #1
    2ef6:	b2db      	uxtb	r3, r3
    2ef8:	7113      	strb	r3, [r2, #4]
    2efa:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2efc:	7813      	ldrb	r3, [r2, #0]
    2efe:	736b      	strb	r3, [r5, #13]
    2f00:	7853      	ldrb	r3, [r2, #1]
    2f02:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2f04:	8963      	ldrh	r3, [r4, #10]
    2f06:	7aa2      	ldrb	r2, [r4, #10]
    2f08:	73ea      	strb	r2, [r5, #15]
    2f0a:	0a1b      	lsrs	r3, r3, #8
    2f0c:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2f0e:	7b61      	ldrb	r1, [r4, #13]
    2f10:	230f      	movs	r3, #15
    2f12:	4019      	ands	r1, r3
    2f14:	7c6a      	ldrb	r2, [r5, #17]
    2f16:	300b      	adds	r0, #11
    2f18:	4382      	bics	r2, r0
    2f1a:	430a      	orrs	r2, r1
    2f1c:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2f1e:	7b22      	ldrb	r2, [r4, #12]
    2f20:	0112      	lsls	r2, r2, #4
    2f22:	7c69      	ldrb	r1, [r5, #17]
    2f24:	400b      	ands	r3, r1
    2f26:	4313      	orrs	r3, r2
    2f28:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    2f2a:	2381      	movs	r3, #129	; 0x81
    2f2c:	5ce8      	ldrb	r0, [r5, r3]
    2f2e:	3301      	adds	r3, #1
    2f30:	5ceb      	ldrb	r3, [r5, r3]
    2f32:	021b      	lsls	r3, r3, #8
    2f34:	4303      	orrs	r3, r0
    2f36:	2283      	movs	r2, #131	; 0x83
    2f38:	5ca8      	ldrb	r0, [r5, r2]
    2f3a:	0400      	lsls	r0, r0, #16
    2f3c:	4303      	orrs	r3, r0
    2f3e:	3201      	adds	r2, #1
    2f40:	5ca8      	ldrb	r0, [r5, r2]
    2f42:	0600      	lsls	r0, r0, #24
    2f44:	4318      	orrs	r0, r3
    2f46:	7d22      	ldrb	r2, [r4, #20]
    2f48:	6921      	ldr	r1, [r4, #16]
    2f4a:	4b15      	ldr	r3, [pc, #84]	; (2fa0 <nwkDataReqTaskHandler+0x130>)
    2f4c:	4798      	blx	r3
	frame->size += req->size;
    2f4e:	786b      	ldrb	r3, [r5, #1]
    2f50:	7d22      	ldrb	r2, [r4, #20]
    2f52:	189b      	adds	r3, r3, r2
    2f54:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    2f56:	0028      	movs	r0, r5
    2f58:	4b12      	ldr	r3, [pc, #72]	; (2fa4 <nwkDataReqTaskHandler+0x134>)
    2f5a:	4798      	blx	r3
    2f5c:	e017      	b.n	2f8e <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2f5e:	2302      	movs	r3, #2
    2f60:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2f62:	7723      	strb	r3, [r4, #28]
    2f64:	e013      	b.n	2f8e <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    2f66:	42a2      	cmp	r2, r4
    2f68:	d104      	bne.n	2f74 <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2f6a:	4b09      	ldr	r3, [pc, #36]	; (2f90 <nwkDataReqTaskHandler+0x120>)
    2f6c:	6822      	ldr	r2, [r4, #0]
    2f6e:	601a      	str	r2, [r3, #0]
    2f70:	e005      	b.n	2f7e <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    2f72:	001a      	movs	r2, r3
		while (prev->next != req) {
    2f74:	6813      	ldr	r3, [r2, #0]
    2f76:	429c      	cmp	r4, r3
    2f78:	d1fb      	bne.n	2f72 <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2f7a:	6823      	ldr	r3, [r4, #0]
    2f7c:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    2f7e:	4907      	ldr	r1, [pc, #28]	; (2f9c <nwkDataReqTaskHandler+0x12c>)
    2f80:	2258      	movs	r2, #88	; 0x58
    2f82:	5a8b      	ldrh	r3, [r1, r2]
    2f84:	3b01      	subs	r3, #1
    2f86:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    2f88:	69a3      	ldr	r3, [r4, #24]
    2f8a:	0020      	movs	r0, r4
    2f8c:	4798      	blx	r3

		default:
			break;
		}
	}
}
    2f8e:	bd70      	pop	{r4, r5, r6, pc}
    2f90:	2000027c 	.word	0x2000027c
    2f94:	00002fbd 	.word	0x00002fbd
    2f98:	00002df5 	.word	0x00002df5
    2f9c:	200022a8 	.word	0x200022a8
    2fa0:	00005399 	.word	0x00005399
    2fa4:	00003c6d 	.word	0x00003c6d

00002fa8 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2fa8:	4b03      	ldr	r3, [pc, #12]	; (2fb8 <nwkFrameInit+0x10>)
    2faa:	2200      	movs	r2, #0
    2fac:	701a      	strb	r2, [r3, #0]
    2fae:	218d      	movs	r1, #141	; 0x8d
    2fb0:	545a      	strb	r2, [r3, r1]
    2fb2:	318d      	adds	r1, #141	; 0x8d
    2fb4:	545a      	strb	r2, [r3, r1]
	}
}
    2fb6:	4770      	bx	lr
    2fb8:	20000280 	.word	0x20000280

00002fbc <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2fbc:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2fbe:	4b19      	ldr	r3, [pc, #100]	; (3024 <nwkFrameAlloc+0x68>)
    2fc0:	781b      	ldrb	r3, [r3, #0]
    2fc2:	2b00      	cmp	r3, #0
    2fc4:	d010      	beq.n	2fe8 <nwkFrameAlloc+0x2c>
    2fc6:	238d      	movs	r3, #141	; 0x8d
    2fc8:	4a16      	ldr	r2, [pc, #88]	; (3024 <nwkFrameAlloc+0x68>)
    2fca:	5cd3      	ldrb	r3, [r2, r3]
    2fcc:	2b00      	cmp	r3, #0
    2fce:	d009      	beq.n	2fe4 <nwkFrameAlloc+0x28>
    2fd0:	238d      	movs	r3, #141	; 0x8d
    2fd2:	005b      	lsls	r3, r3, #1
    2fd4:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2fd6:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2fd8:	2b00      	cmp	r3, #0
    2fda:	d001      	beq.n	2fe0 <nwkFrameAlloc+0x24>
}
    2fdc:	0020      	movs	r0, r4
    2fde:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2fe0:	3302      	adds	r3, #2
    2fe2:	e002      	b.n	2fea <nwkFrameAlloc+0x2e>
    2fe4:	2301      	movs	r3, #1
    2fe6:	e000      	b.n	2fea <nwkFrameAlloc+0x2e>
    2fe8:	2300      	movs	r3, #0
    2fea:	268d      	movs	r6, #141	; 0x8d
    2fec:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2fee:	4d0d      	ldr	r5, [pc, #52]	; (3024 <nwkFrameAlloc+0x68>)
    2ff0:	19ac      	adds	r4, r5, r6
    2ff2:	228d      	movs	r2, #141	; 0x8d
    2ff4:	2100      	movs	r1, #0
    2ff6:	0020      	movs	r0, r4
    2ff8:	4b0b      	ldr	r3, [pc, #44]	; (3028 <nwkFrameAlloc+0x6c>)
    2ffa:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2ffc:	2310      	movs	r3, #16
    2ffe:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    3000:	0033      	movs	r3, r6
    3002:	3312      	adds	r3, #18
    3004:	18eb      	adds	r3, r5, r3
    3006:	0022      	movs	r2, r4
    3008:	3281      	adds	r2, #129	; 0x81
    300a:	7013      	strb	r3, [r2, #0]
    300c:	0a19      	lsrs	r1, r3, #8
    300e:	7051      	strb	r1, [r2, #1]
    3010:	0c19      	lsrs	r1, r3, #16
    3012:	7091      	strb	r1, [r2, #2]
    3014:	0e1b      	lsrs	r3, r3, #24
    3016:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    3018:	4904      	ldr	r1, [pc, #16]	; (302c <nwkFrameAlloc+0x70>)
    301a:	2258      	movs	r2, #88	; 0x58
    301c:	5a8b      	ldrh	r3, [r1, r2]
    301e:	3301      	adds	r3, #1
    3020:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    3022:	e7db      	b.n	2fdc <nwkFrameAlloc+0x20>
    3024:	20000280 	.word	0x20000280
    3028:	000053ab 	.word	0x000053ab
    302c:	200022a8 	.word	0x200022a8

00003030 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    3030:	2300      	movs	r3, #0
    3032:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    3034:	4902      	ldr	r1, [pc, #8]	; (3040 <nwkFrameFree+0x10>)
    3036:	2258      	movs	r2, #88	; 0x58
    3038:	5a8b      	ldrh	r3, [r1, r2]
    303a:	3b01      	subs	r3, #1
    303c:	528b      	strh	r3, [r1, r2]
}
    303e:	4770      	bx	lr
    3040:	200022a8 	.word	0x200022a8

00003044 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    3044:	2800      	cmp	r0, #0
    3046:	d012      	beq.n	306e <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    3048:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    304a:	4b0c      	ldr	r3, [pc, #48]	; (307c <nwkFrameNext+0x38>)
    304c:	33a8      	adds	r3, #168	; 0xa8
    304e:	33ff      	adds	r3, #255	; 0xff
    3050:	4298      	cmp	r0, r3
    3052:	d210      	bcs.n	3076 <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    3054:	7803      	ldrb	r3, [r0, #0]
    3056:	2b00      	cmp	r3, #0
    3058:	d10c      	bne.n	3074 <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    305a:	4a08      	ldr	r2, [pc, #32]	; (307c <nwkFrameNext+0x38>)
    305c:	32a8      	adds	r2, #168	; 0xa8
    305e:	32ff      	adds	r2, #255	; 0xff
    3060:	308d      	adds	r0, #141	; 0x8d
    3062:	4290      	cmp	r0, r2
    3064:	d205      	bcs.n	3072 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    3066:	7803      	ldrb	r3, [r0, #0]
    3068:	2b00      	cmp	r3, #0
    306a:	d0f9      	beq.n	3060 <nwkFrameNext+0x1c>
    306c:	e002      	b.n	3074 <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    306e:	4803      	ldr	r0, [pc, #12]	; (307c <nwkFrameNext+0x38>)
    3070:	e7f0      	b.n	3054 <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    3072:	2000      	movs	r0, #0
}
    3074:	4770      	bx	lr
	return NULL;
    3076:	2000      	movs	r0, #0
    3078:	e7fc      	b.n	3074 <nwkFrameNext+0x30>
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	20000280 	.word	0x20000280

00003080 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    3080:	2200      	movs	r2, #0
    3082:	2385      	movs	r3, #133	; 0x85
    3084:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    3086:	4a05      	ldr	r2, [pc, #20]	; (309c <nwkFrameCommandInit+0x1c>)
    3088:	7913      	ldrb	r3, [r2, #4]
    308a:	3301      	adds	r3, #1
    308c:	b2db      	uxtb	r3, r3
    308e:	7113      	strb	r3, [r2, #4]
    3090:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    3092:	7813      	ldrb	r3, [r2, #0]
    3094:	7343      	strb	r3, [r0, #13]
    3096:	7853      	ldrb	r3, [r2, #1]
    3098:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    309a:	4770      	bx	lr
    309c:	200022a8 	.word	0x200022a8

000030a0 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    30a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30a2:	4b09      	ldr	r3, [pc, #36]	; (30c8 <nwkRouteInit+0x28>)
    30a4:	3302      	adds	r3, #2
    30a6:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    30a8:	2701      	movs	r7, #1
    30aa:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    30ac:	4c06      	ldr	r4, [pc, #24]	; (30c8 <nwkRouteInit+0x28>)
    30ae:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    30b0:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    30b2:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    30b4:	00d0      	lsls	r0, r2, #3
    30b6:	5d01      	ldrb	r1, [r0, r4]
    30b8:	43b1      	bics	r1, r6
    30ba:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    30bc:	711d      	strb	r5, [r3, #4]
    30be:	3201      	adds	r2, #1
    30c0:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    30c2:	2a64      	cmp	r2, #100	; 0x64
    30c4:	d1f5      	bne.n	30b2 <nwkRouteInit+0x12>
	}
}
    30c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30c8:	20000428 	.word	0x20000428

000030cc <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    30cc:	b530      	push	{r4, r5, lr}
    30ce:	4a0c      	ldr	r2, [pc, #48]	; (3100 <NWK_RouteFindEntry+0x34>)
    30d0:	3202      	adds	r2, #2
    30d2:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    30d4:	4d0a      	ldr	r5, [pc, #40]	; (3100 <NWK_RouteFindEntry+0x34>)
    30d6:	e003      	b.n	30e0 <NWK_RouteFindEntry+0x14>
    30d8:	3301      	adds	r3, #1
    30da:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    30dc:	2b64      	cmp	r3, #100	; 0x64
    30de:	d00c      	beq.n	30fa <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    30e0:	8814      	ldrh	r4, [r2, #0]
    30e2:	4284      	cmp	r4, r0
    30e4:	d1f8      	bne.n	30d8 <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    30e6:	00dc      	lsls	r4, r3, #3
    30e8:	5d64      	ldrb	r4, [r4, r5]
    30ea:	07a4      	lsls	r4, r4, #30
    30ec:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    30ee:	428c      	cmp	r4, r1
    30f0:	d1f2      	bne.n	30d8 <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    30f2:	00db      	lsls	r3, r3, #3
    30f4:	4802      	ldr	r0, [pc, #8]	; (3100 <NWK_RouteFindEntry+0x34>)
    30f6:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    30f8:	bd30      	pop	{r4, r5, pc}
	return NULL;
    30fa:	2000      	movs	r0, #0
    30fc:	e7fc      	b.n	30f8 <NWK_RouteFindEntry+0x2c>
    30fe:	46c0      	nop			; (mov r8, r8)
    3100:	20000428 	.word	0x20000428

00003104 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    3104:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    3106:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    3108:	4813      	ldr	r0, [pc, #76]	; (3158 <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    310a:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    310c:	0003      	movs	r3, r0
    310e:	25c8      	movs	r5, #200	; 0xc8
    3110:	00ad      	lsls	r5, r5, #2
    3112:	46ac      	mov	ip, r5
    3114:	4463      	add	r3, ip
    3116:	0019      	movs	r1, r3
    3118:	e003      	b.n	3122 <NWK_RouteNewEntry+0x1e>
    311a:	0002      	movs	r2, r0
    311c:	3008      	adds	r0, #8
    311e:	4288      	cmp	r0, r1
    3120:	d00c      	beq.n	313c <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    3122:	7803      	ldrb	r3, [r0, #0]
    3124:	421c      	tst	r4, r3
    3126:	d1f9      	bne.n	311c <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    3128:	7983      	ldrb	r3, [r0, #6]
    312a:	2b00      	cmp	r3, #0
    312c:	d007      	beq.n	313e <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    312e:	2a00      	cmp	r2, #0
    3130:	d0f3      	beq.n	311a <NWK_RouteNewEntry+0x16>
    3132:	7995      	ldrb	r5, [r2, #6]
    3134:	429d      	cmp	r5, r3
    3136:	d9f1      	bls.n	311c <NWK_RouteNewEntry+0x18>
    3138:	0002      	movs	r2, r0
    313a:	e7ef      	b.n	311c <NWK_RouteNewEntry+0x18>
    313c:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    313e:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3140:	2202      	movs	r2, #2
    3142:	4393      	bics	r3, r2
    3144:	001a      	movs	r2, r3
    3146:	230f      	movs	r3, #15
    3148:	4013      	ands	r3, r2
    314a:	2230      	movs	r2, #48	; 0x30
    314c:	4313      	orrs	r3, r2
    314e:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    3150:	2380      	movs	r3, #128	; 0x80
    3152:	7183      	strb	r3, [r0, #6]

	return entry;
}
    3154:	bd30      	pop	{r4, r5, pc}
    3156:	46c0      	nop			; (mov r8, r8)
    3158:	20000428 	.word	0x20000428

0000315c <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    315c:	7803      	ldrb	r3, [r0, #0]
    315e:	07db      	lsls	r3, r3, #31
    3160:	d404      	bmi.n	316c <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    3162:	2301      	movs	r3, #1
    3164:	425b      	negs	r3, r3
    3166:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    3168:	2300      	movs	r3, #0
    316a:	7183      	strb	r3, [r0, #6]
}
    316c:	4770      	bx	lr
	...

00003170 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    3170:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    3172:	4b04      	ldr	r3, [pc, #16]	; (3184 <NWK_RouteNextHop+0x14>)
    3174:	4798      	blx	r3
	if (entry) {
    3176:	2800      	cmp	r0, #0
    3178:	d001      	beq.n	317e <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    317a:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    317c:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    317e:	4802      	ldr	r0, [pc, #8]	; (3188 <NWK_RouteNextHop+0x18>)
    3180:	e7fc      	b.n	317c <NWK_RouteNextHop+0xc>
    3182:	46c0      	nop			; (mov r8, r8)
    3184:	000030cd 	.word	0x000030cd
    3188:	0000ffff 	.word	0x0000ffff

0000318c <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    318c:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    318e:	4b03      	ldr	r3, [pc, #12]	; (319c <nwkRouteRemove+0x10>)
    3190:	4798      	blx	r3
	if (entry) {
    3192:	2800      	cmp	r0, #0
    3194:	d001      	beq.n	319a <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    3196:	4b02      	ldr	r3, [pc, #8]	; (31a0 <nwkRouteRemove+0x14>)
    3198:	4798      	blx	r3
	}
}
    319a:	bd10      	pop	{r4, pc}
    319c:	000030cd 	.word	0x000030cd
    31a0:	0000315d 	.word	0x0000315d

000031a4 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    31a4:	b570      	push	{r4, r5, r6, lr}
    31a6:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    31a8:	7a42      	ldrb	r2, [r0, #9]
    31aa:	7a84      	ldrb	r4, [r0, #10]
    31ac:	0224      	lsls	r4, r4, #8
    31ae:	4314      	orrs	r4, r2
    31b0:	b223      	sxth	r3, r4
    31b2:	2b00      	cmp	r3, #0
    31b4:	db29      	blt.n	320a <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    31b6:	7969      	ldrb	r1, [r5, #5]
    31b8:	79ab      	ldrb	r3, [r5, #6]
    31ba:	021b      	lsls	r3, r3, #8
    31bc:	430b      	orrs	r3, r1
    31be:	4a21      	ldr	r2, [pc, #132]	; (3244 <nwkRouteFrameReceived+0xa0>)
    31c0:	4293      	cmp	r3, r2
    31c2:	d021      	beq.n	3208 <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    31c4:	7b6a      	ldrb	r2, [r5, #13]
    31c6:	7ba8      	ldrb	r0, [r5, #14]
    31c8:	0200      	lsls	r0, r0, #8
    31ca:	4310      	orrs	r0, r2
    31cc:	2100      	movs	r1, #0
    31ce:	4b1e      	ldr	r3, [pc, #120]	; (3248 <nwkRouteFrameReceived+0xa4>)
    31d0:	4798      	blx	r3

	if (entry) {
    31d2:	2800      	cmp	r0, #0
    31d4:	d029      	beq.n	322a <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    31d6:	79e9      	ldrb	r1, [r5, #7]
    31d8:	7a2b      	ldrb	r3, [r5, #8]
    31da:	021b      	lsls	r3, r3, #8
    31dc:	430b      	orrs	r3, r1
    31de:	4a19      	ldr	r2, [pc, #100]	; (3244 <nwkRouteFrameReceived+0xa0>)
    31e0:	4293      	cmp	r3, r2
    31e2:	d019      	beq.n	3218 <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    31e4:	8883      	ldrh	r3, [r0, #4]
    31e6:	42a3      	cmp	r3, r4
    31e8:	d00b      	beq.n	3202 <nwkRouteFrameReceived+0x5e>
    31ea:	79c2      	ldrb	r2, [r0, #7]
    31ec:	2385      	movs	r3, #133	; 0x85
    31ee:	5ceb      	ldrb	r3, [r5, r3]
    31f0:	429a      	cmp	r2, r3
    31f2:	d206      	bcs.n	3202 <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    31f4:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    31f6:	7802      	ldrb	r2, [r0, #0]
    31f8:	230f      	movs	r3, #15
    31fa:	4013      	ands	r3, r2
    31fc:	2230      	movs	r2, #48	; 0x30
    31fe:	4313      	orrs	r3, r2
    3200:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    3202:	2385      	movs	r3, #133	; 0x85
    3204:	5ceb      	ldrb	r3, [r5, r3]
    3206:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    3208:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    320a:	7b41      	ldrb	r1, [r0, #13]
    320c:	7b83      	ldrb	r3, [r0, #14]
    320e:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3210:	430b      	orrs	r3, r1
    3212:	429c      	cmp	r4, r3
    3214:	d1f8      	bne.n	3208 <nwkRouteFrameReceived+0x64>
    3216:	e7ce      	b.n	31b6 <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    3218:	7be9      	ldrb	r1, [r5, #15]
    321a:	7c2b      	ldrb	r3, [r5, #16]
    321c:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    321e:	4a0b      	ldr	r2, [pc, #44]	; (324c <nwkRouteFrameReceived+0xa8>)
    3220:	8812      	ldrh	r2, [r2, #0]
    3222:	430b      	orrs	r3, r1
    3224:	429a      	cmp	r2, r3
    3226:	d1dd      	bne.n	31e4 <nwkRouteFrameReceived+0x40>
    3228:	e7e4      	b.n	31f4 <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    322a:	4b09      	ldr	r3, [pc, #36]	; (3250 <nwkRouteFrameReceived+0xac>)
    322c:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    322e:	7b69      	ldrb	r1, [r5, #13]
    3230:	7bab      	ldrb	r3, [r5, #14]
    3232:	021b      	lsls	r3, r3, #8
    3234:	430b      	orrs	r3, r1
    3236:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    3238:	7a69      	ldrb	r1, [r5, #9]
    323a:	7aab      	ldrb	r3, [r5, #10]
    323c:	021b      	lsls	r3, r3, #8
    323e:	430b      	orrs	r3, r1
    3240:	8083      	strh	r3, [r0, #4]
    3242:	e7de      	b.n	3202 <nwkRouteFrameReceived+0x5e>
    3244:	0000ffff 	.word	0x0000ffff
    3248:	000030cd 	.word	0x000030cd
    324c:	200022a8 	.word	0x200022a8
    3250:	00003105 	.word	0x00003105

00003254 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    3254:	b510      	push	{r4, lr}
    3256:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    3258:	7bc3      	ldrb	r3, [r0, #15]
    325a:	7c00      	ldrb	r0, [r0, #16]
    325c:	0200      	lsls	r0, r0, #8
    325e:	4318      	orrs	r0, r3
    3260:	4b1c      	ldr	r3, [pc, #112]	; (32d4 <nwkRouteFrameSent+0x80>)
    3262:	4298      	cmp	r0, r3
    3264:	d019      	beq.n	329a <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    3266:	7ae1      	ldrb	r1, [r4, #11]
    3268:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    326a:	0fc9      	lsrs	r1, r1, #31
    326c:	4b1a      	ldr	r3, [pc, #104]	; (32d8 <nwkRouteFrameSent+0x84>)
    326e:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    3270:	2800      	cmp	r0, #0
    3272:	d012      	beq.n	329a <nwkRouteFrameSent+0x46>
    3274:	7803      	ldrb	r3, [r0, #0]
    3276:	07db      	lsls	r3, r3, #31
    3278:	d40f      	bmi.n	329a <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    327a:	2385      	movs	r3, #133	; 0x85
    327c:	5ce3      	ldrb	r3, [r4, r3]
    327e:	2b00      	cmp	r3, #0
    3280:	d119      	bne.n	32b6 <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3282:	7802      	ldrb	r2, [r0, #0]
    3284:	330f      	adds	r3, #15
    3286:	4013      	ands	r3, r2
    3288:	2230      	movs	r2, #48	; 0x30
    328a:	4313      	orrs	r3, r2
    328c:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    328e:	7983      	ldrb	r3, [r0, #6]
    3290:	3301      	adds	r3, #1
    3292:	b2db      	uxtb	r3, r3
    3294:	7183      	strb	r3, [r0, #6]
    3296:	2bff      	cmp	r3, #255	; 0xff
    3298:	d000      	beq.n	329c <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    329a:	bd10      	pop	{r4, pc}
    329c:	490f      	ldr	r1, [pc, #60]	; (32dc <nwkRouteFrameSent+0x88>)
    329e:	1d8a      	adds	r2, r1, #6
    32a0:	4b0f      	ldr	r3, [pc, #60]	; (32e0 <nwkRouteFrameSent+0x8c>)
    32a2:	469c      	mov	ip, r3
    32a4:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    32a6:	7813      	ldrb	r3, [r2, #0]
    32a8:	085b      	lsrs	r3, r3, #1
    32aa:	3301      	adds	r3, #1
    32ac:	7013      	strb	r3, [r2, #0]
    32ae:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    32b0:	428a      	cmp	r2, r1
    32b2:	d1f8      	bne.n	32a6 <nwkRouteFrameSent+0x52>
    32b4:	e7f1      	b.n	329a <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    32b6:	7801      	ldrb	r1, [r0, #0]
    32b8:	090b      	lsrs	r3, r1, #4
    32ba:	330f      	adds	r3, #15
    32bc:	220f      	movs	r2, #15
    32be:	4013      	ands	r3, r2
    32c0:	011c      	lsls	r4, r3, #4
    32c2:	400a      	ands	r2, r1
    32c4:	4322      	orrs	r2, r4
    32c6:	7002      	strb	r2, [r0, #0]
    32c8:	2b00      	cmp	r3, #0
    32ca:	d1e6      	bne.n	329a <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    32cc:	4b05      	ldr	r3, [pc, #20]	; (32e4 <nwkRouteFrameSent+0x90>)
    32ce:	4798      	blx	r3
    32d0:	e7e3      	b.n	329a <nwkRouteFrameSent+0x46>
    32d2:	46c0      	nop			; (mov r8, r8)
    32d4:	0000ffff 	.word	0x0000ffff
    32d8:	000030cd 	.word	0x000030cd
    32dc:	20000428 	.word	0x20000428
    32e0:	00000326 	.word	0x00000326
    32e4:	0000315d 	.word	0x0000315d

000032e8 <nwkRoutePrepareTx>:
{
    32e8:	b510      	push	{r4, lr}
    32ea:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    32ec:	7bc2      	ldrb	r2, [r0, #15]
    32ee:	7c00      	ldrb	r0, [r0, #16]
    32f0:	0200      	lsls	r0, r0, #8
    32f2:	4310      	orrs	r0, r2
    32f4:	4b0b      	ldr	r3, [pc, #44]	; (3324 <nwkRoutePrepareTx+0x3c>)
    32f6:	4298      	cmp	r0, r3
    32f8:	d00b      	beq.n	3312 <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    32fa:	7ae3      	ldrb	r3, [r4, #11]
    32fc:	075b      	lsls	r3, r3, #29
    32fe:	d40d      	bmi.n	331c <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    3300:	7ae1      	ldrb	r1, [r4, #11]
    3302:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    3304:	0fc9      	lsrs	r1, r1, #31
    3306:	4b08      	ldr	r3, [pc, #32]	; (3328 <nwkRoutePrepareTx+0x40>)
    3308:	4798      	blx	r3
    330a:	71e0      	strb	r0, [r4, #7]
    330c:	0a00      	lsrs	r0, r0, #8
    330e:	7220      	strb	r0, [r4, #8]
}
    3310:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    3312:	2301      	movs	r3, #1
    3314:	425b      	negs	r3, r3
    3316:	71e3      	strb	r3, [r4, #7]
    3318:	7223      	strb	r3, [r4, #8]
    331a:	e7f9      	b.n	3310 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    331c:	71e0      	strb	r0, [r4, #7]
    331e:	0a00      	lsrs	r0, r0, #8
    3320:	7220      	strb	r0, [r4, #8]
    3322:	e7f5      	b.n	3310 <nwkRoutePrepareTx+0x28>
    3324:	0000ffff 	.word	0x0000ffff
    3328:	00003171 	.word	0x00003171

0000332c <nwkRouteFrame>:
{
    332c:	b5f0      	push	{r4, r5, r6, r7, lr}
    332e:	46c6      	mov	lr, r8
    3330:	b500      	push	{lr}
    3332:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    3334:	7bc2      	ldrb	r2, [r0, #15]
    3336:	7c04      	ldrb	r4, [r0, #16]
    3338:	0224      	lsls	r4, r4, #8
    333a:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    333c:	7ac5      	ldrb	r5, [r0, #11]
    333e:	072d      	lsls	r5, r5, #28
    3340:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    3342:	b2e9      	uxtb	r1, r5
    3344:	0020      	movs	r0, r4
    3346:	4b27      	ldr	r3, [pc, #156]	; (33e4 <nwkRouteFrame+0xb8>)
    3348:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    334a:	4b27      	ldr	r3, [pc, #156]	; (33e8 <nwkRouteFrame+0xbc>)
    334c:	4298      	cmp	r0, r3
    334e:	d010      	beq.n	3372 <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    3350:	2200      	movs	r2, #0
    3352:	2389      	movs	r3, #137	; 0x89
    3354:	54fa      	strb	r2, [r7, r3]
    3356:	003b      	movs	r3, r7
    3358:	3389      	adds	r3, #137	; 0x89
    335a:	705a      	strb	r2, [r3, #1]
    335c:	709a      	strb	r2, [r3, #2]
    335e:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    3360:	3202      	adds	r2, #2
    3362:	2388      	movs	r3, #136	; 0x88
    3364:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    3366:	0038      	movs	r0, r7
    3368:	4b20      	ldr	r3, [pc, #128]	; (33ec <nwkRouteFrame+0xc0>)
    336a:	4798      	blx	r3
}
    336c:	bc04      	pop	{r2}
    336e:	4690      	mov	r8, r2
    3370:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    3372:	7b7a      	ldrb	r2, [r7, #13]
    3374:	7bbb      	ldrb	r3, [r7, #14]
    3376:	021b      	lsls	r3, r3, #8
    3378:	4313      	orrs	r3, r2
    337a:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    337c:	4b1c      	ldr	r3, [pc, #112]	; (33f0 <nwkRouteFrame+0xc4>)
    337e:	4798      	blx	r3
    3380:	1e06      	subs	r6, r0, #0
    3382:	d02b      	beq.n	33dc <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    3384:	4b1b      	ldr	r3, [pc, #108]	; (33f4 <nwkRouteFrame+0xc8>)
    3386:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    3388:	7873      	ldrb	r3, [r6, #1]
    338a:	3306      	adds	r3, #6
    338c:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    338e:	2200      	movs	r2, #0
    3390:	2389      	movs	r3, #137	; 0x89
    3392:	54f2      	strb	r2, [r6, r3]
    3394:	0033      	movs	r3, r6
    3396:	3389      	adds	r3, #137	; 0x89
    3398:	705a      	strb	r2, [r3, #1]
    339a:	709a      	strb	r2, [r3, #2]
    339c:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    339e:	20ff      	movs	r0, #255	; 0xff
    33a0:	4643      	mov	r3, r8
    33a2:	4018      	ands	r0, r3
    33a4:	73f0      	strb	r0, [r6, #15]
    33a6:	0a1a      	lsrs	r2, r3, #8
    33a8:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    33aa:	2381      	movs	r3, #129	; 0x81
    33ac:	5cf3      	ldrb	r3, [r6, r3]
    33ae:	2182      	movs	r1, #130	; 0x82
    33b0:	5c71      	ldrb	r1, [r6, r1]
    33b2:	0209      	lsls	r1, r1, #8
    33b4:	4319      	orrs	r1, r3
    33b6:	2383      	movs	r3, #131	; 0x83
    33b8:	5cf3      	ldrb	r3, [r6, r3]
    33ba:	041b      	lsls	r3, r3, #16
    33bc:	4319      	orrs	r1, r3
    33be:	2384      	movs	r3, #132	; 0x84
    33c0:	5cf3      	ldrb	r3, [r6, r3]
    33c2:	061b      	lsls	r3, r3, #24
    33c4:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    33c6:	2101      	movs	r1, #1
    33c8:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    33ca:	7058      	strb	r0, [r3, #1]
    33cc:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    33ce:	70dc      	strb	r4, [r3, #3]
    33d0:	0a24      	lsrs	r4, r4, #8
    33d2:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    33d4:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    33d6:	0030      	movs	r0, r6
    33d8:	4b04      	ldr	r3, [pc, #16]	; (33ec <nwkRouteFrame+0xc0>)
    33da:	4798      	blx	r3
		nwkFrameFree(frame);
    33dc:	0038      	movs	r0, r7
    33de:	4b06      	ldr	r3, [pc, #24]	; (33f8 <nwkRouteFrame+0xcc>)
    33e0:	4798      	blx	r3
}
    33e2:	e7c3      	b.n	336c <nwkRouteFrame+0x40>
    33e4:	00003171 	.word	0x00003171
    33e8:	0000ffff 	.word	0x0000ffff
    33ec:	00003c6d 	.word	0x00003c6d
    33f0:	00002fbd 	.word	0x00002fbd
    33f4:	00003081 	.word	0x00003081
    33f8:	00003031 	.word	0x00003031

000033fc <nwkRouteErrorReceived>:
{
    33fc:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    33fe:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3400:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3402:	2a06      	cmp	r2, #6
    3404:	d001      	beq.n	340a <nwkRouteErrorReceived+0xe>
}
    3406:	0018      	movs	r0, r3
    3408:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    340a:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    340c:	7959      	ldrb	r1, [r3, #5]
    340e:	78da      	ldrb	r2, [r3, #3]
    3410:	7918      	ldrb	r0, [r3, #4]
    3412:	0200      	lsls	r0, r0, #8
    3414:	4310      	orrs	r0, r2
    3416:	4b02      	ldr	r3, [pc, #8]	; (3420 <nwkRouteErrorReceived+0x24>)
    3418:	4798      	blx	r3
	return true;
    341a:	2301      	movs	r3, #1
    341c:	e7f3      	b.n	3406 <nwkRouteErrorReceived+0xa>
    341e:	46c0      	nop			; (mov r8, r8)
    3420:	0000318d 	.word	0x0000318d

00003424 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    3424:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    3426:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3428:	2300      	movs	r3, #0
	if (ind->size < 1) {
    342a:	2a00      	cmp	r2, #0
    342c:	d00a      	beq.n	3444 <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    342e:	6883      	ldr	r3, [r0, #8]
    3430:	781b      	ldrb	r3, [r3, #0]
    3432:	2b00      	cmp	r3, #0
    3434:	d003      	beq.n	343e <nwkRxSeriveDataInd+0x1a>
    3436:	2b01      	cmp	r3, #1
    3438:	d006      	beq.n	3448 <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    343a:	2300      	movs	r3, #0
    343c:	e002      	b.n	3444 <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    343e:	4b04      	ldr	r3, [pc, #16]	; (3450 <nwkRxSeriveDataInd+0x2c>)
    3440:	4798      	blx	r3
    3442:	0003      	movs	r3, r0
	}
}
    3444:	0018      	movs	r0, r3
    3446:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    3448:	4b02      	ldr	r3, [pc, #8]	; (3454 <nwkRxSeriveDataInd+0x30>)
    344a:	4798      	blx	r3
    344c:	0003      	movs	r3, r0
    344e:	e7f9      	b.n	3444 <nwkRxSeriveDataInd+0x20>
    3450:	00003db1 	.word	0x00003db1
    3454:	000033fd 	.word	0x000033fd

00003458 <nwkRxDuplicateRejectionTimerHandler>:
{
    3458:	b570      	push	{r4, r5, r6, lr}
    345a:	490b      	ldr	r1, [pc, #44]	; (3488 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    345c:	1d0b      	adds	r3, r1, #4
    345e:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    3460:	2400      	movs	r4, #0
			restart = true;
    3462:	2501      	movs	r5, #1
    3464:	e002      	b.n	346c <nwkRxDuplicateRejectionTimerHandler+0x14>
    3466:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3468:	428b      	cmp	r3, r1
    346a:	d006      	beq.n	347a <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    346c:	781a      	ldrb	r2, [r3, #0]
    346e:	2a00      	cmp	r2, #0
    3470:	d0f9      	beq.n	3466 <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    3472:	3a01      	subs	r2, #1
    3474:	701a      	strb	r2, [r3, #0]
			restart = true;
    3476:	002c      	movs	r4, r5
    3478:	e7f5      	b.n	3466 <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    347a:	2c00      	cmp	r4, #0
    347c:	d100      	bne.n	3480 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    347e:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    3480:	4b02      	ldr	r3, [pc, #8]	; (348c <nwkRxDuplicateRejectionTimerHandler+0x34>)
    3482:	4798      	blx	r3
}
    3484:	e7fb      	b.n	347e <nwkRxDuplicateRejectionTimerHandler+0x26>
    3486:	46c0      	nop			; (mov r8, r8)
    3488:	2000074c 	.word	0x2000074c
    348c:	000042ed 	.word	0x000042ed

00003490 <nwkRxInit>:
{
    3490:	b510      	push	{r4, lr}
    3492:	4a0a      	ldr	r2, [pc, #40]	; (34bc <nwkRxInit+0x2c>)
    3494:	1d13      	adds	r3, r2, #4
    3496:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    3498:	2100      	movs	r1, #0
    349a:	7019      	strb	r1, [r3, #0]
    349c:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    349e:	4293      	cmp	r3, r2
    34a0:	d1fb      	bne.n	349a <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    34a2:	4b07      	ldr	r3, [pc, #28]	; (34c0 <nwkRxInit+0x30>)
    34a4:	2264      	movs	r2, #100	; 0x64
    34a6:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    34a8:	2200      	movs	r2, #0
    34aa:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    34ac:	4a05      	ldr	r2, [pc, #20]	; (34c4 <nwkRxInit+0x34>)
    34ae:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    34b0:	4905      	ldr	r1, [pc, #20]	; (34c8 <nwkRxInit+0x38>)
    34b2:	2000      	movs	r0, #0
    34b4:	4b05      	ldr	r3, [pc, #20]	; (34cc <nwkRxInit+0x3c>)
    34b6:	4798      	blx	r3
}
    34b8:	bd10      	pop	{r4, pc}
    34ba:	46c0      	nop			; (mov r8, r8)
    34bc:	2000074c 	.word	0x2000074c
    34c0:	20000788 	.word	0x20000788
    34c4:	00003459 	.word	0x00003459
    34c8:	00003425 	.word	0x00003425
    34cc:	00002dc1 	.word	0x00002dc1

000034d0 <PHY_DataInd>:
{
    34d0:	b510      	push	{r4, lr}
    34d2:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    34d4:	6803      	ldr	r3, [r0, #0]
    34d6:	785a      	ldrb	r2, [r3, #1]
    34d8:	2a88      	cmp	r2, #136	; 0x88
    34da:	d000      	beq.n	34de <PHY_DataInd+0xe>
}
    34dc:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    34de:	781b      	ldrb	r3, [r3, #0]
    34e0:	3a68      	subs	r2, #104	; 0x68
    34e2:	4393      	bics	r3, r2
    34e4:	2b41      	cmp	r3, #65	; 0x41
    34e6:	d1f9      	bne.n	34dc <PHY_DataInd+0xc>
    34e8:	7903      	ldrb	r3, [r0, #4]
    34ea:	2b0f      	cmp	r3, #15
    34ec:	d9f6      	bls.n	34dc <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    34ee:	4b0a      	ldr	r3, [pc, #40]	; (3518 <PHY_DataInd+0x48>)
    34f0:	4798      	blx	r3
    34f2:	2800      	cmp	r0, #0
    34f4:	d0f2      	beq.n	34dc <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    34f6:	2320      	movs	r3, #32
    34f8:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    34fa:	7923      	ldrb	r3, [r4, #4]
    34fc:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    34fe:	7962      	ldrb	r2, [r4, #5]
    3500:	2385      	movs	r3, #133	; 0x85
    3502:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    3504:	2206      	movs	r2, #6
    3506:	56a2      	ldrsb	r2, [r4, r2]
    3508:	3301      	adds	r3, #1
    350a:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    350c:	3002      	adds	r0, #2
    350e:	7922      	ldrb	r2, [r4, #4]
    3510:	6821      	ldr	r1, [r4, #0]
    3512:	4b02      	ldr	r3, [pc, #8]	; (351c <PHY_DataInd+0x4c>)
    3514:	4798      	blx	r3
    3516:	e7e1      	b.n	34dc <PHY_DataInd+0xc>
    3518:	00002fbd 	.word	0x00002fbd
    351c:	00005399 	.word	0x00005399

00003520 <nwkRxDecryptConf>:
	if (status) {
    3520:	2900      	cmp	r1, #0
    3522:	d102      	bne.n	352a <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    3524:	2324      	movs	r3, #36	; 0x24
    3526:	7003      	strb	r3, [r0, #0]
}
    3528:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    352a:	2322      	movs	r3, #34	; 0x22
    352c:	7003      	strb	r3, [r0, #0]
    352e:	e7fb      	b.n	3528 <nwkRxDecryptConf+0x8>

00003530 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3530:	b5f0      	push	{r4, r5, r6, r7, lr}
    3532:	46ce      	mov	lr, r9
    3534:	4647      	mov	r7, r8
    3536:	b580      	push	{r7, lr}
    3538:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    353a:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    353c:	4dd5      	ldr	r5, [pc, #852]	; (3894 <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    353e:	4ed6      	ldr	r6, [pc, #856]	; (3898 <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3540:	e0df      	b.n	3702 <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    3542:	2324      	movs	r3, #36	; 0x24
    3544:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    3546:	7ae2      	ldrb	r2, [r4, #11]
    3548:	0713      	lsls	r3, r2, #28
    354a:	d500      	bpl.n	354e <nwkRxTaskHandler+0x1e>
    354c:	e0d9      	b.n	3702 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    354e:	7960      	ldrb	r0, [r4, #5]
    3550:	79a3      	ldrb	r3, [r4, #6]
    3552:	021b      	lsls	r3, r3, #8
    3554:	4303      	orrs	r3, r0
    3556:	49d1      	ldr	r1, [pc, #836]	; (389c <nwkRxTaskHandler+0x36c>)
    3558:	428b      	cmp	r3, r1
    355a:	d018      	beq.n	358e <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    355c:	7be0      	ldrb	r0, [r4, #15]
    355e:	7c23      	ldrb	r3, [r4, #16]
    3560:	021b      	lsls	r3, r3, #8
    3562:	4303      	orrs	r3, r0
    3564:	49cd      	ldr	r1, [pc, #820]	; (389c <nwkRxTaskHandler+0x36c>)
    3566:	428b      	cmp	r3, r1
    3568:	d025      	beq.n	35b6 <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    356a:	7b61      	ldrb	r1, [r4, #13]
    356c:	7ba3      	ldrb	r3, [r4, #14]
    356e:	021b      	lsls	r3, r3, #8
    3570:	4acb      	ldr	r2, [pc, #812]	; (38a0 <nwkRxTaskHandler+0x370>)
    3572:	8812      	ldrh	r2, [r2, #0]
    3574:	430b      	orrs	r3, r1
    3576:	429a      	cmp	r2, r3
    3578:	d100      	bne.n	357c <nwkRxTaskHandler+0x4c>
    357a:	e0c2      	b.n	3702 <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    357c:	0020      	movs	r0, r4
    357e:	4bc9      	ldr	r3, [pc, #804]	; (38a4 <nwkRxTaskHandler+0x374>)
    3580:	4798      	blx	r3
    3582:	49c9      	ldr	r1, [pc, #804]	; (38a8 <nwkRxTaskHandler+0x378>)
    3584:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    3586:	2300      	movs	r3, #0
    3588:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    358a:	1ca7      	adds	r7, r4, #2
    358c:	e039      	b.n	3602 <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    358e:	7be0      	ldrb	r0, [r4, #15]
    3590:	7c23      	ldrb	r3, [r4, #16]
    3592:	021b      	lsls	r3, r3, #8
    3594:	4303      	orrs	r3, r0
    3596:	49c2      	ldr	r1, [pc, #776]	; (38a0 <nwkRxTaskHandler+0x370>)
    3598:	8809      	ldrh	r1, [r1, #0]
    359a:	4299      	cmp	r1, r3
    359c:	d003      	beq.n	35a6 <nwkRxTaskHandler+0x76>
    359e:	49bf      	ldr	r1, [pc, #764]	; (389c <nwkRxTaskHandler+0x36c>)
    35a0:	428b      	cmp	r3, r1
    35a2:	d000      	beq.n	35a6 <nwkRxTaskHandler+0x76>
    35a4:	e0ad      	b.n	3702 <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    35a6:	0793      	lsls	r3, r2, #30
    35a8:	d502      	bpl.n	35b0 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    35aa:	2321      	movs	r3, #33	; 0x21
    35ac:	7023      	strb	r3, [r4, #0]
    35ae:	e0a8      	b.n	3702 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    35b0:	2322      	movs	r3, #34	; 0x22
    35b2:	7023      	strb	r3, [r4, #0]
    35b4:	e0a5      	b.n	3702 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    35b6:	07d3      	lsls	r3, r2, #31
    35b8:	d5d7      	bpl.n	356a <nwkRxTaskHandler+0x3a>
    35ba:	e0a2      	b.n	3702 <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    35bc:	9a01      	ldr	r2, [sp, #4]
    35be:	0050      	lsls	r0, r2, #1
    35c0:	1882      	adds	r2, r0, r2
    35c2:	0052      	lsls	r2, r2, #1
    35c4:	48b8      	ldr	r0, [pc, #736]	; (38a8 <nwkRxTaskHandler+0x378>)
    35c6:	1880      	adds	r0, r0, r2
    35c8:	2201      	movs	r2, #1
    35ca:	409a      	lsls	r2, r3
    35cc:	4311      	orrs	r1, r2
    35ce:	70c1      	strb	r1, [r0, #3]
    35d0:	e060      	b.n	3694 <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    35d2:	4ab5      	ldr	r2, [pc, #724]	; (38a8 <nwkRxTaskHandler+0x378>)
    35d4:	4694      	mov	ip, r2
    35d6:	9a01      	ldr	r2, [sp, #4]
    35d8:	0057      	lsls	r7, r2, #1
    35da:	18b9      	adds	r1, r7, r2
    35dc:	0049      	lsls	r1, r1, #1
    35de:	4461      	add	r1, ip
    35e0:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    35e2:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    35e4:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    35e6:	b2db      	uxtb	r3, r3
    35e8:	4098      	lsls	r0, r3
    35ea:	0003      	movs	r3, r0
    35ec:	2001      	movs	r0, #1
    35ee:	4303      	orrs	r3, r0
    35f0:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    35f2:	231f      	movs	r3, #31
    35f4:	710b      	strb	r3, [r1, #4]
    35f6:	e04d      	b.n	3694 <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    35f8:	468c      	mov	ip, r1
    35fa:	3001      	adds	r0, #1
    35fc:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    35fe:	280a      	cmp	r0, #10
    3600:	d036      	beq.n	3670 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    3602:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3604:	790b      	ldrb	r3, [r1, #4]
    3606:	2b00      	cmp	r3, #0
    3608:	d0f6      	beq.n	35f8 <nwkRxTaskHandler+0xc8>
    360a:	7afb      	ldrb	r3, [r7, #11]
    360c:	4699      	mov	r9, r3
    360e:	7b3b      	ldrb	r3, [r7, #12]
    3610:	021b      	lsls	r3, r3, #8
    3612:	880a      	ldrh	r2, [r1, #0]
    3614:	4690      	mov	r8, r2
    3616:	464a      	mov	r2, r9
    3618:	4313      	orrs	r3, r2
    361a:	4598      	cmp	r8, r3
    361c:	d1ed      	bne.n	35fa <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    361e:	7b20      	ldrb	r0, [r4, #12]
    3620:	9f01      	ldr	r7, [sp, #4]
    3622:	007b      	lsls	r3, r7, #1
    3624:	46bc      	mov	ip, r7
    3626:	4463      	add	r3, ip
    3628:	005b      	lsls	r3, r3, #1
    362a:	499f      	ldr	r1, [pc, #636]	; (38a8 <nwkRxTaskHandler+0x378>)
    362c:	18cb      	adds	r3, r1, r3
    362e:	789b      	ldrb	r3, [r3, #2]
    3630:	1a1b      	subs	r3, r3, r0
    3632:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    3634:	2b07      	cmp	r3, #7
    3636:	d8cc      	bhi.n	35d2 <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    3638:	0079      	lsls	r1, r7, #1
    363a:	4461      	add	r1, ip
    363c:	0049      	lsls	r1, r1, #1
    363e:	489a      	ldr	r0, [pc, #616]	; (38a8 <nwkRxTaskHandler+0x378>)
    3640:	1841      	adds	r1, r0, r1
    3642:	78c9      	ldrb	r1, [r1, #3]
    3644:	0008      	movs	r0, r1
    3646:	4118      	asrs	r0, r3
    3648:	07c2      	lsls	r2, r0, #31
    364a:	d5b7      	bpl.n	35bc <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    364c:	79e1      	ldrb	r1, [r4, #7]
    364e:	7a23      	ldrb	r3, [r4, #8]
    3650:	021b      	lsls	r3, r3, #8
    3652:	4a93      	ldr	r2, [pc, #588]	; (38a0 <nwkRxTaskHandler+0x370>)
    3654:	8812      	ldrh	r2, [r2, #0]
    3656:	430b      	orrs	r3, r1
    3658:	429a      	cmp	r2, r3
    365a:	d152      	bne.n	3702 <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    365c:	7ae1      	ldrb	r1, [r4, #11]
    365e:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    3660:	0fc9      	lsrs	r1, r1, #31
    3662:	7be2      	ldrb	r2, [r4, #15]
    3664:	7c20      	ldrb	r0, [r4, #16]
    3666:	0200      	lsls	r0, r0, #8
    3668:	4310      	orrs	r0, r2
    366a:	4b90      	ldr	r3, [pc, #576]	; (38ac <nwkRxTaskHandler+0x37c>)
    366c:	4798      	blx	r3
    366e:	e048      	b.n	3702 <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    3670:	4663      	mov	r3, ip
    3672:	2b00      	cmp	r3, #0
    3674:	d045      	beq.n	3702 <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    3676:	7b61      	ldrb	r1, [r4, #13]
    3678:	7ba3      	ldrb	r3, [r4, #14]
    367a:	021b      	lsls	r3, r3, #8
    367c:	430b      	orrs	r3, r1
    367e:	4661      	mov	r1, ip
    3680:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    3682:	7b23      	ldrb	r3, [r4, #12]
    3684:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    3686:	2301      	movs	r3, #1
    3688:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    368a:	331e      	adds	r3, #30
    368c:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    368e:	4888      	ldr	r0, [pc, #544]	; (38b0 <nwkRxTaskHandler+0x380>)
    3690:	4b88      	ldr	r3, [pc, #544]	; (38b4 <nwkRxTaskHandler+0x384>)
    3692:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3694:	79e1      	ldrb	r1, [r4, #7]
    3696:	7a23      	ldrb	r3, [r4, #8]
    3698:	021b      	lsls	r3, r3, #8
    369a:	430b      	orrs	r3, r1
    369c:	4a7f      	ldr	r2, [pc, #508]	; (389c <nwkRxTaskHandler+0x36c>)
    369e:	4293      	cmp	r3, r2
    36a0:	d013      	beq.n	36ca <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    36a2:	4b7f      	ldr	r3, [pc, #508]	; (38a0 <nwkRxTaskHandler+0x370>)
    36a4:	881a      	ldrh	r2, [r3, #0]
    36a6:	7be0      	ldrb	r0, [r4, #15]
    36a8:	7c23      	ldrb	r3, [r4, #16]
    36aa:	021b      	lsls	r3, r3, #8
    36ac:	4303      	orrs	r3, r0
    36ae:	429a      	cmp	r2, r3
    36b0:	d01a      	beq.n	36e8 <nwkRxTaskHandler+0x1b8>
    36b2:	497a      	ldr	r1, [pc, #488]	; (389c <nwkRxTaskHandler+0x36c>)
    36b4:	428b      	cmp	r3, r1
    36b6:	d017      	beq.n	36e8 <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    36b8:	79e0      	ldrb	r0, [r4, #7]
    36ba:	7a23      	ldrb	r3, [r4, #8]
    36bc:	021b      	lsls	r3, r3, #8
    36be:	4303      	orrs	r3, r0
    36c0:	4293      	cmp	r3, r2
    36c2:	d11e      	bne.n	3702 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    36c4:	2323      	movs	r3, #35	; 0x23
    36c6:	7023      	strb	r3, [r4, #0]
    36c8:	e01b      	b.n	3702 <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    36ca:	4b75      	ldr	r3, [pc, #468]	; (38a0 <nwkRxTaskHandler+0x370>)
    36cc:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    36ce:	7be0      	ldrb	r0, [r4, #15]
    36d0:	7c23      	ldrb	r3, [r4, #16]
    36d2:	021b      	lsls	r3, r3, #8
    36d4:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    36d6:	429a      	cmp	r2, r3
    36d8:	d006      	beq.n	36e8 <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    36da:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    36dc:	0749      	lsls	r1, r1, #29
    36de:	d4e8      	bmi.n	36b2 <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    36e0:	0020      	movs	r0, r4
    36e2:	4b75      	ldr	r3, [pc, #468]	; (38b8 <nwkRxTaskHandler+0x388>)
    36e4:	4798      	blx	r3
    36e6:	e7dc      	b.n	36a2 <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    36e8:	7ae3      	ldrb	r3, [r4, #11]
    36ea:	079b      	lsls	r3, r3, #30
    36ec:	d502      	bpl.n	36f4 <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    36ee:	2321      	movs	r3, #33	; 0x21
    36f0:	7023      	strb	r3, [r4, #0]
    36f2:	e006      	b.n	3702 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    36f4:	2322      	movs	r3, #34	; 0x22
    36f6:	7023      	strb	r3, [r4, #0]
    36f8:	e003      	b.n	3702 <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    36fa:	2100      	movs	r1, #0
    36fc:	0020      	movs	r0, r4
    36fe:	4b6f      	ldr	r3, [pc, #444]	; (38bc <nwkRxTaskHandler+0x38c>)
    3700:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3702:	0020      	movs	r0, r4
    3704:	47a8      	blx	r5
    3706:	1e04      	subs	r4, r0, #0
    3708:	d100      	bne.n	370c <nwkRxTaskHandler+0x1dc>
    370a:	e0f9      	b.n	3900 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    370c:	7823      	ldrb	r3, [r4, #0]
    370e:	3b20      	subs	r3, #32
    3710:	b2da      	uxtb	r2, r3
    3712:	2a04      	cmp	r2, #4
    3714:	d8f5      	bhi.n	3702 <nwkRxTaskHandler+0x1d2>
    3716:	0093      	lsls	r3, r2, #2
    3718:	58f3      	ldr	r3, [r6, r3]
    371a:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    371c:	2200      	movs	r2, #0
    371e:	4b68      	ldr	r3, [pc, #416]	; (38c0 <nwkRxTaskHandler+0x390>)
    3720:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3722:	7c63      	ldrb	r3, [r4, #17]
    3724:	091b      	lsrs	r3, r3, #4
    3726:	469c      	mov	ip, r3
    3728:	466a      	mov	r2, sp
    372a:	7113      	strb	r3, [r2, #4]
    372c:	7913      	ldrb	r3, [r2, #4]
    372e:	3302      	adds	r3, #2
    3730:	009b      	lsls	r3, r3, #2
    3732:	4a5b      	ldr	r2, [pc, #364]	; (38a0 <nwkRxTaskHandler+0x370>)
    3734:	5899      	ldr	r1, [r3, r2]
    3736:	2900      	cmp	r1, #0
    3738:	d100      	bne.n	373c <nwkRxTaskHandler+0x20c>
    373a:	e0cb      	b.n	38d4 <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    373c:	1ca0      	adds	r0, r4, #2
    373e:	7b62      	ldrb	r2, [r4, #13]
    3740:	7ba3      	ldrb	r3, [r4, #14]
    3742:	021b      	lsls	r3, r3, #8
    3744:	4313      	orrs	r3, r2
    3746:	4699      	mov	r9, r3
    3748:	ab02      	add	r3, sp, #8
    374a:	464a      	mov	r2, r9
    374c:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    374e:	7be2      	ldrb	r2, [r4, #15]
    3750:	7c27      	ldrb	r7, [r4, #16]
    3752:	023f      	lsls	r7, r7, #8
    3754:	4317      	orrs	r7, r2
    3756:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3758:	7c62      	ldrb	r2, [r4, #17]
    375a:	0712      	lsls	r2, r2, #28
    375c:	0f12      	lsrs	r2, r2, #28
    375e:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    3760:	4662      	mov	r2, ip
    3762:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    3764:	2281      	movs	r2, #129	; 0x81
    3766:	5ca3      	ldrb	r3, [r4, r2]
    3768:	3201      	adds	r2, #1
    376a:	5ca2      	ldrb	r2, [r4, r2]
    376c:	0212      	lsls	r2, r2, #8
    376e:	4313      	orrs	r3, r2
    3770:	2283      	movs	r2, #131	; 0x83
    3772:	5ca2      	ldrb	r2, [r4, r2]
    3774:	0412      	lsls	r2, r2, #16
    3776:	4313      	orrs	r3, r2
    3778:	2284      	movs	r2, #132	; 0x84
    377a:	5ca2      	ldrb	r2, [r4, r2]
    377c:	0612      	lsls	r2, r2, #24
    377e:	431a      	orrs	r2, r3
    3780:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3782:	1a12      	subs	r2, r2, r0
    3784:	7863      	ldrb	r3, [r4, #1]
    3786:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    3788:	ab02      	add	r3, sp, #8
    378a:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    378c:	2285      	movs	r2, #133	; 0x85
    378e:	5ca2      	ldrb	r2, [r4, r2]
    3790:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    3792:	2286      	movs	r2, #134	; 0x86
    3794:	5ca2      	ldrb	r2, [r4, r2]
    3796:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    3798:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    379a:	2203      	movs	r2, #3
    379c:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    379e:	0743      	lsls	r3, r0, #29
    37a0:	0fdb      	lsrs	r3, r3, #31
    37a2:	015b      	lsls	r3, r3, #5
    37a4:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    37a6:	0700      	lsls	r0, r0, #28
    37a8:	0fc0      	lsrs	r0, r0, #31
    37aa:	0180      	lsls	r0, r0, #6
    37ac:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    37ae:	4b45      	ldr	r3, [pc, #276]	; (38c4 <nwkRxTaskHandler+0x394>)
    37b0:	469c      	mov	ip, r3
    37b2:	4467      	add	r7, ip
    37b4:	427a      	negs	r2, r7
    37b6:	4157      	adcs	r7, r2
    37b8:	00bf      	lsls	r7, r7, #2
    37ba:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    37bc:	1ca7      	adds	r7, r4, #2
    37be:	7a63      	ldrb	r3, [r4, #9]
    37c0:	7aa2      	ldrb	r2, [r4, #10]
    37c2:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    37c4:	431a      	orrs	r2, r3
    37c6:	464b      	mov	r3, r9
    37c8:	1a9b      	subs	r3, r3, r2
    37ca:	425a      	negs	r2, r3
    37cc:	4153      	adcs	r3, r2
    37ce:	00db      	lsls	r3, r3, #3
    37d0:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    37d2:	0038      	movs	r0, r7
    37d4:	78ff      	ldrb	r7, [r7, #3]
    37d6:	7902      	ldrb	r2, [r0, #4]
    37d8:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    37da:	433a      	orrs	r2, r7
    37dc:	4839      	ldr	r0, [pc, #228]	; (38c4 <nwkRxTaskHandler+0x394>)
    37de:	4684      	mov	ip, r0
    37e0:	4462      	add	r2, ip
    37e2:	4250      	negs	r0, r2
    37e4:	4142      	adcs	r2, r0
    37e6:	0112      	lsls	r2, r2, #4
    37e8:	431a      	orrs	r2, r3
    37ea:	ab02      	add	r3, sp, #8
    37ec:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    37ee:	0018      	movs	r0, r3
    37f0:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    37f2:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    37f4:	07d3      	lsls	r3, r2, #31
    37f6:	17db      	asrs	r3, r3, #31
    37f8:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    37fa:	79e1      	ldrb	r1, [r4, #7]
    37fc:	7a23      	ldrb	r3, [r4, #8]
    37fe:	021b      	lsls	r3, r3, #8
    3800:	430b      	orrs	r3, r1
    3802:	4926      	ldr	r1, [pc, #152]	; (389c <nwkRxTaskHandler+0x36c>)
    3804:	428b      	cmp	r3, r1
    3806:	d067      	beq.n	38d8 <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3808:	7962      	ldrb	r2, [r4, #5]
    380a:	79a3      	ldrb	r3, [r4, #6]
    380c:	021b      	lsls	r3, r3, #8
    380e:	4313      	orrs	r3, r2
    3810:	4a22      	ldr	r2, [pc, #136]	; (389c <nwkRxTaskHandler+0x36c>)
    3812:	4293      	cmp	r3, r2
    3814:	d03b      	beq.n	388e <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    3816:	4b22      	ldr	r3, [pc, #136]	; (38a0 <nwkRxTaskHandler+0x370>)
    3818:	881a      	ldrh	r2, [r3, #0]
    381a:	4b20      	ldr	r3, [pc, #128]	; (389c <nwkRxTaskHandler+0x36c>)
    381c:	429a      	cmp	r2, r3
    381e:	d036      	beq.n	388e <nwkRxTaskHandler+0x35e>
	if (ack) {
    3820:	2800      	cmp	r0, #0
    3822:	d034      	beq.n	388e <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    3824:	4b28      	ldr	r3, [pc, #160]	; (38c8 <nwkRxTaskHandler+0x398>)
    3826:	4798      	blx	r3
    3828:	1e07      	subs	r7, r0, #0
    382a:	d030      	beq.n	388e <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    382c:	4b27      	ldr	r3, [pc, #156]	; (38cc <nwkRxTaskHandler+0x39c>)
    382e:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    3830:	787b      	ldrb	r3, [r7, #1]
    3832:	3303      	adds	r3, #3
    3834:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    3836:	2200      	movs	r2, #0
    3838:	2389      	movs	r3, #137	; 0x89
    383a:	54fa      	strb	r2, [r7, r3]
    383c:	003b      	movs	r3, r7
    383e:	3389      	adds	r3, #137	; 0x89
    3840:	705a      	strb	r2, [r3, #1]
    3842:	709a      	strb	r2, [r3, #2]
    3844:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    3846:	7ae3      	ldrb	r3, [r4, #11]
    3848:	3202      	adds	r2, #2
    384a:	401a      	ands	r2, r3
    384c:	7afb      	ldrb	r3, [r7, #11]
    384e:	2102      	movs	r1, #2
    3850:	438b      	bics	r3, r1
    3852:	4313      	orrs	r3, r2
    3854:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    3856:	7b62      	ldrb	r2, [r4, #13]
    3858:	7ba3      	ldrb	r3, [r4, #14]
    385a:	73fa      	strb	r2, [r7, #15]
    385c:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    385e:	2381      	movs	r3, #129	; 0x81
    3860:	5cfb      	ldrb	r3, [r7, r3]
    3862:	2282      	movs	r2, #130	; 0x82
    3864:	5cba      	ldrb	r2, [r7, r2]
    3866:	0212      	lsls	r2, r2, #8
    3868:	431a      	orrs	r2, r3
    386a:	2383      	movs	r3, #131	; 0x83
    386c:	5cfb      	ldrb	r3, [r7, r3]
    386e:	041b      	lsls	r3, r3, #16
    3870:	431a      	orrs	r2, r3
    3872:	2384      	movs	r3, #132	; 0x84
    3874:	5cfb      	ldrb	r3, [r7, r3]
    3876:	061b      	lsls	r3, r3, #24
    3878:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    387a:	2200      	movs	r2, #0
    387c:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    387e:	4a10      	ldr	r2, [pc, #64]	; (38c0 <nwkRxTaskHandler+0x390>)
    3880:	7812      	ldrb	r2, [r2, #0]
    3882:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    3884:	7b22      	ldrb	r2, [r4, #12]
    3886:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    3888:	0038      	movs	r0, r7
    388a:	4b11      	ldr	r3, [pc, #68]	; (38d0 <nwkRxTaskHandler+0x3a0>)
    388c:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    388e:	2324      	movs	r3, #36	; 0x24
    3890:	7023      	strb	r3, [r4, #0]
    3892:	e736      	b.n	3702 <nwkRxTaskHandler+0x1d2>
    3894:	00003045 	.word	0x00003045
    3898:	0000ab2c 	.word	0x0000ab2c
    389c:	0000ffff 	.word	0x0000ffff
    38a0:	200022a8 	.word	0x200022a8
    38a4:	000031a5 	.word	0x000031a5
    38a8:	2000074c 	.word	0x2000074c
    38ac:	0000318d 	.word	0x0000318d
    38b0:	20000788 	.word	0x20000788
    38b4:	000042ed 	.word	0x000042ed
    38b8:	00003d29 	.word	0x00003d29
    38bc:	0000392d 	.word	0x0000392d
    38c0:	20000748 	.word	0x20000748
    38c4:	ffff0001 	.word	0xffff0001
    38c8:	00002fbd 	.word	0x00002fbd
    38cc:	00003081 	.word	0x00003081
    38d0:	00003c6d 	.word	0x00003c6d
		return false;
    38d4:	2000      	movs	r0, #0
    38d6:	e78c      	b.n	37f2 <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    38d8:	7be7      	ldrb	r7, [r4, #15]
    38da:	7c23      	ldrb	r3, [r4, #16]
    38dc:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    38de:	490b      	ldr	r1, [pc, #44]	; (390c <nwkRxTaskHandler+0x3dc>)
    38e0:	8809      	ldrh	r1, [r1, #0]
    38e2:	433b      	orrs	r3, r7
    38e4:	4299      	cmp	r1, r3
    38e6:	d18f      	bne.n	3808 <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    38e8:	0713      	lsls	r3, r2, #28
    38ea:	d48d      	bmi.n	3808 <nwkRxTaskHandler+0x2d8>
		ack = true;
    38ec:	2001      	movs	r0, #1
    38ee:	e78b      	b.n	3808 <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    38f0:	0020      	movs	r0, r4
    38f2:	4b07      	ldr	r3, [pc, #28]	; (3910 <nwkRxTaskHandler+0x3e0>)
    38f4:	4798      	blx	r3
		}
		break;
    38f6:	e704      	b.n	3702 <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    38f8:	0020      	movs	r0, r4
    38fa:	4b06      	ldr	r3, [pc, #24]	; (3914 <nwkRxTaskHandler+0x3e4>)
    38fc:	4798      	blx	r3
		}
		break;
    38fe:	e700      	b.n	3702 <nwkRxTaskHandler+0x1d2>
		}
	}
}
    3900:	b007      	add	sp, #28
    3902:	bc0c      	pop	{r2, r3}
    3904:	4690      	mov	r8, r2
    3906:	4699      	mov	r9, r3
    3908:	bdf0      	pop	{r4, r5, r6, r7, pc}
    390a:	46c0      	nop			; (mov r8, r8)
    390c:	200022a8 	.word	0x200022a8
    3910:	0000332d 	.word	0x0000332d
    3914:	00003031 	.word	0x00003031

00003918 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3918:	2300      	movs	r3, #0
    391a:	4a02      	ldr	r2, [pc, #8]	; (3924 <nwkSecurityInit+0xc>)
    391c:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    391e:	4a02      	ldr	r2, [pc, #8]	; (3928 <nwkSecurityInit+0x10>)
    3920:	6013      	str	r3, [r2, #0]
}
    3922:	4770      	bx	lr
    3924:	200007a0 	.word	0x200007a0
    3928:	2000079c 	.word	0x2000079c

0000392c <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    392c:	2900      	cmp	r1, #0
    392e:	d106      	bne.n	393e <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    3930:	2331      	movs	r3, #49	; 0x31
    3932:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    3934:	4a03      	ldr	r2, [pc, #12]	; (3944 <nwkSecurityProcess+0x18>)
    3936:	7813      	ldrb	r3, [r2, #0]
    3938:	3301      	adds	r3, #1
    393a:	7013      	strb	r3, [r2, #0]
}
    393c:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    393e:	2330      	movs	r3, #48	; 0x30
    3940:	7003      	strb	r3, [r0, #0]
    3942:	e7f7      	b.n	3934 <nwkSecurityProcess+0x8>
    3944:	200007a0 	.word	0x200007a0

00003948 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    3948:	b5f0      	push	{r4, r5, r6, r7, lr}
    394a:	46c6      	mov	lr, r8
    394c:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    394e:	4b25      	ldr	r3, [pc, #148]	; (39e4 <SYS_EncryptConf+0x9c>)
    3950:	681b      	ldr	r3, [r3, #0]
    3952:	469c      	mov	ip, r3
    3954:	2381      	movs	r3, #129	; 0x81
    3956:	4662      	mov	r2, ip
    3958:	5cd1      	ldrb	r1, [r2, r3]
    395a:	3301      	adds	r3, #1
    395c:	5cd3      	ldrb	r3, [r2, r3]
    395e:	021b      	lsls	r3, r3, #8
    3960:	4319      	orrs	r1, r3
    3962:	2383      	movs	r3, #131	; 0x83
    3964:	5cd3      	ldrb	r3, [r2, r3]
    3966:	041b      	lsls	r3, r3, #16
    3968:	430b      	orrs	r3, r1
    396a:	2284      	movs	r2, #132	; 0x84
    396c:	4661      	mov	r1, ip
    396e:	5c89      	ldrb	r1, [r1, r2]
    3970:	0609      	lsls	r1, r1, #24
    3972:	4319      	orrs	r1, r3
    3974:	4b1c      	ldr	r3, [pc, #112]	; (39e8 <SYS_EncryptConf+0xa0>)
    3976:	781b      	ldrb	r3, [r3, #0]
    3978:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    397a:	4b1c      	ldr	r3, [pc, #112]	; (39ec <SYS_EncryptConf+0xa4>)
    397c:	781e      	ldrb	r6, [r3, #0]
    397e:	1c37      	adds	r7, r6, #0
    3980:	2e10      	cmp	r6, #16
    3982:	d900      	bls.n	3986 <SYS_EncryptConf+0x3e>
    3984:	2710      	movs	r7, #16
    3986:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3988:	2f00      	cmp	r7, #0
    398a:	d017      	beq.n	39bc <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    398c:	4b18      	ldr	r3, [pc, #96]	; (39f0 <SYS_EncryptConf+0xa8>)
    398e:	781d      	ldrb	r5, [r3, #0]
    3990:	4441      	add	r1, r8
    3992:	4a18      	ldr	r2, [pc, #96]	; (39f4 <SYS_EncryptConf+0xac>)
    3994:	1e7c      	subs	r4, r7, #1
    3996:	b2e4      	uxtb	r4, r4
    3998:	3401      	adds	r4, #1
    399a:	1914      	adds	r4, r2, r4
    399c:	e006      	b.n	39ac <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    399e:	7810      	ldrb	r0, [r2, #0]
    39a0:	4043      	eors	r3, r0
    39a2:	7013      	strb	r3, [r2, #0]
    39a4:	3101      	adds	r1, #1
    39a6:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    39a8:	42a2      	cmp	r2, r4
    39aa:	d007      	beq.n	39bc <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    39ac:	780b      	ldrb	r3, [r1, #0]
    39ae:	7810      	ldrb	r0, [r2, #0]
    39b0:	4043      	eors	r3, r0
    39b2:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    39b4:	2d00      	cmp	r5, #0
    39b6:	d0f2      	beq.n	399e <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    39b8:	7013      	strb	r3, [r2, #0]
    39ba:	e7f3      	b.n	39a4 <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    39bc:	4643      	mov	r3, r8
    39be:	19db      	adds	r3, r3, r7
    39c0:	4a09      	ldr	r2, [pc, #36]	; (39e8 <SYS_EncryptConf+0xa0>)
    39c2:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    39c4:	1bf6      	subs	r6, r6, r7
    39c6:	b2f6      	uxtb	r6, r6
    39c8:	4b08      	ldr	r3, [pc, #32]	; (39ec <SYS_EncryptConf+0xa4>)
    39ca:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    39cc:	2e00      	cmp	r6, #0
    39ce:	d105      	bne.n	39dc <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    39d0:	2334      	movs	r3, #52	; 0x34
    39d2:	4662      	mov	r2, ip
    39d4:	7013      	strb	r3, [r2, #0]
	}
}
    39d6:	bc04      	pop	{r2}
    39d8:	4690      	mov	r8, r2
    39da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    39dc:	2332      	movs	r3, #50	; 0x32
    39de:	4662      	mov	r2, ip
    39e0:	7013      	strb	r3, [r2, #0]
    39e2:	e7f8      	b.n	39d6 <SYS_EncryptConf+0x8e>
    39e4:	2000079c 	.word	0x2000079c
    39e8:	200007a2 	.word	0x200007a2
    39ec:	200007a3 	.word	0x200007a3
    39f0:	200007a1 	.word	0x200007a1
    39f4:	200007a4 	.word	0x200007a4

000039f8 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    39f8:	b570      	push	{r4, r5, r6, lr}
    39fa:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    39fc:	4b55      	ldr	r3, [pc, #340]	; (3b54 <nwkSecurityTaskHandler+0x15c>)
    39fe:	781b      	ldrb	r3, [r3, #0]
    3a00:	2b00      	cmp	r3, #0
    3a02:	d008      	beq.n	3a16 <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3a04:	4b54      	ldr	r3, [pc, #336]	; (3b58 <nwkSecurityTaskHandler+0x160>)
    3a06:	681c      	ldr	r4, [r3, #0]
    3a08:	2c00      	cmp	r4, #0
    3a0a:	d057      	beq.n	3abc <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3a0c:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    3a0e:	2b34      	cmp	r3, #52	; 0x34
    3a10:	d003      	beq.n	3a1a <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3a12:	2b32      	cmp	r3, #50	; 0x32
    3a14:	d047      	beq.n	3aa6 <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3a16:	b002      	add	sp, #8
    3a18:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3a1a:	334d      	adds	r3, #77	; 0x4d
    3a1c:	5ce0      	ldrb	r0, [r4, r3]
    3a1e:	3301      	adds	r3, #1
    3a20:	5ce3      	ldrb	r3, [r4, r3]
    3a22:	021b      	lsls	r3, r3, #8
    3a24:	4303      	orrs	r3, r0
    3a26:	2283      	movs	r2, #131	; 0x83
    3a28:	5ca0      	ldrb	r0, [r4, r2]
    3a2a:	0400      	lsls	r0, r0, #16
    3a2c:	4303      	orrs	r3, r0
    3a2e:	3201      	adds	r2, #1
    3a30:	5ca0      	ldrb	r0, [r4, r2]
    3a32:	0600      	lsls	r0, r0, #24
    3a34:	4318      	orrs	r0, r3
    3a36:	4b49      	ldr	r3, [pc, #292]	; (3b5c <nwkSecurityTaskHandler+0x164>)
    3a38:	781b      	ldrb	r3, [r3, #0]
    3a3a:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3a3c:	4b48      	ldr	r3, [pc, #288]	; (3b60 <nwkSecurityTaskHandler+0x168>)
    3a3e:	681d      	ldr	r5, [r3, #0]
    3a40:	685a      	ldr	r2, [r3, #4]
    3a42:	4055      	eors	r5, r2
    3a44:	689a      	ldr	r2, [r3, #8]
    3a46:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3a48:	68db      	ldr	r3, [r3, #12]
    3a4a:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3a4c:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    3a4e:	4b45      	ldr	r3, [pc, #276]	; (3b64 <nwkSecurityTaskHandler+0x16c>)
    3a50:	781e      	ldrb	r6, [r3, #0]
    3a52:	2e00      	cmp	r6, #0
    3a54:	d119      	bne.n	3a8a <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3a56:	2204      	movs	r2, #4
    3a58:	0001      	movs	r1, r0
    3a5a:	a801      	add	r0, sp, #4
    3a5c:	4b42      	ldr	r3, [pc, #264]	; (3b68 <nwkSecurityTaskHandler+0x170>)
    3a5e:	4798      	blx	r3
		return vmic == tmic;
    3a60:	9b01      	ldr	r3, [sp, #4]
    3a62:	1b5d      	subs	r5, r3, r5
    3a64:	426e      	negs	r6, r5
    3a66:	416e      	adcs	r6, r5
    3a68:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    3a6a:	4b3e      	ldr	r3, [pc, #248]	; (3b64 <nwkSecurityTaskHandler+0x16c>)
    3a6c:	781b      	ldrb	r3, [r3, #0]
    3a6e:	2b00      	cmp	r3, #0
    3a70:	d013      	beq.n	3a9a <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3a72:	4b39      	ldr	r3, [pc, #228]	; (3b58 <nwkSecurityTaskHandler+0x160>)
    3a74:	6818      	ldr	r0, [r3, #0]
    3a76:	4b3d      	ldr	r3, [pc, #244]	; (3b6c <nwkSecurityTaskHandler+0x174>)
    3a78:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    3a7a:	2200      	movs	r2, #0
    3a7c:	4b36      	ldr	r3, [pc, #216]	; (3b58 <nwkSecurityTaskHandler+0x160>)
    3a7e:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3a80:	4a34      	ldr	r2, [pc, #208]	; (3b54 <nwkSecurityTaskHandler+0x15c>)
    3a82:	7813      	ldrb	r3, [r2, #0]
    3a84:	3b01      	subs	r3, #1
    3a86:	7013      	strb	r3, [r2, #0]
    3a88:	e7c5      	b.n	3a16 <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3a8a:	2204      	movs	r2, #4
    3a8c:	4669      	mov	r1, sp
    3a8e:	4b36      	ldr	r3, [pc, #216]	; (3b68 <nwkSecurityTaskHandler+0x170>)
    3a90:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3a92:	7863      	ldrb	r3, [r4, #1]
    3a94:	3304      	adds	r3, #4
    3a96:	7063      	strb	r3, [r4, #1]
    3a98:	e7e7      	b.n	3a6a <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3a9a:	4b2f      	ldr	r3, [pc, #188]	; (3b58 <nwkSecurityTaskHandler+0x160>)
    3a9c:	6818      	ldr	r0, [r3, #0]
    3a9e:	0031      	movs	r1, r6
    3aa0:	4b33      	ldr	r3, [pc, #204]	; (3b70 <nwkSecurityTaskHandler+0x178>)
    3aa2:	4798      	blx	r3
    3aa4:	e7e9      	b.n	3a7a <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3aa6:	3301      	adds	r3, #1
    3aa8:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3aaa:	4932      	ldr	r1, [pc, #200]	; (3b74 <nwkSecurityTaskHandler+0x17c>)
    3aac:	482c      	ldr	r0, [pc, #176]	; (3b60 <nwkSecurityTaskHandler+0x168>)
    3aae:	4b32      	ldr	r3, [pc, #200]	; (3b78 <nwkSecurityTaskHandler+0x180>)
    3ab0:	4798      	blx	r3
    3ab2:	e7b0      	b.n	3a16 <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3ab4:	7863      	ldrb	r3, [r4, #1]
    3ab6:	3b04      	subs	r3, #4
    3ab8:	7063      	strb	r3, [r4, #1]
    3aba:	e02b      	b.n	3b14 <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    3abc:	4d2f      	ldr	r5, [pc, #188]	; (3b7c <nwkSecurityTaskHandler+0x184>)
    3abe:	0020      	movs	r0, r4
    3ac0:	47a8      	blx	r5
    3ac2:	1e04      	subs	r4, r0, #0
    3ac4:	d0a7      	beq.n	3a16 <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3ac6:	7823      	ldrb	r3, [r4, #0]
    3ac8:	3b30      	subs	r3, #48	; 0x30
    3aca:	2b01      	cmp	r3, #1
    3acc:	d8f7      	bhi.n	3abe <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    3ace:	4b22      	ldr	r3, [pc, #136]	; (3b58 <nwkSecurityTaskHandler+0x160>)
    3ad0:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    3ad2:	4923      	ldr	r1, [pc, #140]	; (3b60 <nwkSecurityTaskHandler+0x168>)
    3ad4:	7b23      	ldrb	r3, [r4, #12]
    3ad6:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    3ad8:	7be0      	ldrb	r0, [r4, #15]
    3ada:	7c23      	ldrb	r3, [r4, #16]
    3adc:	021b      	lsls	r3, r3, #8
    3ade:	4303      	orrs	r3, r0
    3ae0:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    3ae2:	7c60      	ldrb	r0, [r4, #17]
    3ae4:	0900      	lsrs	r0, r0, #4
    3ae6:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    3ae8:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    3aea:	7b60      	ldrb	r0, [r4, #13]
    3aec:	7ba3      	ldrb	r3, [r4, #14]
    3aee:	021b      	lsls	r3, r3, #8
    3af0:	4303      	orrs	r3, r0
    3af2:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    3af4:	7c60      	ldrb	r0, [r4, #17]
    3af6:	0700      	lsls	r0, r0, #28
    3af8:	0f00      	lsrs	r0, r0, #28
    3afa:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    3afc:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    3afe:	7960      	ldrb	r0, [r4, #5]
    3b00:	79a3      	ldrb	r3, [r4, #6]
    3b02:	021b      	lsls	r3, r3, #8
    3b04:	4303      	orrs	r3, r0
    3b06:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3b08:	7ae2      	ldrb	r2, [r4, #11]
    3b0a:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    3b0c:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    3b0e:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3b10:	2831      	cmp	r0, #49	; 0x31
    3b12:	d0cf      	beq.n	3ab4 <nwkSecurityTaskHandler+0xbc>
    3b14:	2381      	movs	r3, #129	; 0x81
    3b16:	5ce1      	ldrb	r1, [r4, r3]
    3b18:	3301      	adds	r3, #1
    3b1a:	5ce2      	ldrb	r2, [r4, r3]
    3b1c:	0212      	lsls	r2, r2, #8
    3b1e:	4311      	orrs	r1, r2
    3b20:	3301      	adds	r3, #1
    3b22:	5ce2      	ldrb	r2, [r4, r3]
    3b24:	0412      	lsls	r2, r2, #16
    3b26:	4311      	orrs	r1, r2
    3b28:	3301      	adds	r3, #1
    3b2a:	5ce3      	ldrb	r3, [r4, r3]
    3b2c:	061b      	lsls	r3, r3, #24
    3b2e:	430b      	orrs	r3, r1
    3b30:	1ca2      	adds	r2, r4, #2
    3b32:	1a9b      	subs	r3, r3, r2
    3b34:	7862      	ldrb	r2, [r4, #1]
    3b36:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3b38:	4a11      	ldr	r2, [pc, #68]	; (3b80 <nwkSecurityTaskHandler+0x188>)
    3b3a:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3b3c:	2200      	movs	r2, #0
    3b3e:	4b07      	ldr	r3, [pc, #28]	; (3b5c <nwkSecurityTaskHandler+0x164>)
    3b40:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3b42:	0003      	movs	r3, r0
    3b44:	3b30      	subs	r3, #48	; 0x30
    3b46:	4259      	negs	r1, r3
    3b48:	4159      	adcs	r1, r3
    3b4a:	4a06      	ldr	r2, [pc, #24]	; (3b64 <nwkSecurityTaskHandler+0x16c>)
    3b4c:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3b4e:	2332      	movs	r3, #50	; 0x32
    3b50:	7023      	strb	r3, [r4, #0]
    3b52:	e760      	b.n	3a16 <nwkSecurityTaskHandler+0x1e>
    3b54:	200007a0 	.word	0x200007a0
    3b58:	2000079c 	.word	0x2000079c
    3b5c:	200007a2 	.word	0x200007a2
    3b60:	200007a4 	.word	0x200007a4
    3b64:	200007a1 	.word	0x200007a1
    3b68:	00005399 	.word	0x00005399
    3b6c:	00003df1 	.word	0x00003df1
    3b70:	00003521 	.word	0x00003521
    3b74:	200022f0 	.word	0x200022f0
    3b78:	000041f9 	.word	0x000041f9
    3b7c:	00003045 	.word	0x00003045
    3b80:	200007a3 	.word	0x200007a3

00003b84 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b86:	b083      	sub	sp, #12
    3b88:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3b8a:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3b8c:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3b8e:	4d11      	ldr	r5, [pc, #68]	; (3bd4 <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3b90:	2686      	movs	r6, #134	; 0x86
    3b92:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3b94:	47a8      	blx	r5
    3b96:	2800      	cmp	r0, #0
    3b98:	d013      	beq.n	3bc2 <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3b9a:	7803      	ldrb	r3, [r0, #0]
    3b9c:	2b11      	cmp	r3, #17
    3b9e:	d1f9      	bne.n	3b94 <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3ba0:	5d82      	ldrb	r2, [r0, r6]
    3ba2:	5dc3      	ldrb	r3, [r0, r7]
    3ba4:	021b      	lsls	r3, r3, #8
    3ba6:	4313      	orrs	r3, r2
    3ba8:	3b01      	subs	r3, #1
    3baa:	b29b      	uxth	r3, r3
    3bac:	5583      	strb	r3, [r0, r6]
    3bae:	0a19      	lsrs	r1, r3, #8
    3bb0:	0002      	movs	r2, r0
    3bb2:	3286      	adds	r2, #134	; 0x86
    3bb4:	7051      	strb	r1, [r2, #1]
			restart = true;
    3bb6:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3bb8:	2b00      	cmp	r3, #0
    3bba:	d1eb      	bne.n	3b94 <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3bbc:	3313      	adds	r3, #19
    3bbe:	7003      	strb	r3, [r0, #0]
    3bc0:	e7e8      	b.n	3b94 <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3bc2:	2c00      	cmp	r4, #0
    3bc4:	d101      	bne.n	3bca <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    3bc6:	b003      	add	sp, #12
    3bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3bca:	9801      	ldr	r0, [sp, #4]
    3bcc:	4b02      	ldr	r3, [pc, #8]	; (3bd8 <nwkTxDelayTimerHandler+0x54>)
    3bce:	4798      	blx	r3
}
    3bd0:	e7f9      	b.n	3bc6 <nwkTxDelayTimerHandler+0x42>
    3bd2:	46c0      	nop			; (mov r8, r8)
    3bd4:	00003045 	.word	0x00003045
    3bd8:	000042ed 	.word	0x000042ed

00003bdc <nwkTxAckWaitTimerHandler>:
{
    3bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bde:	b083      	sub	sp, #12
    3be0:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3be2:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3be4:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3be6:	4d12      	ldr	r5, [pc, #72]	; (3c30 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    3be8:	2686      	movs	r6, #134	; 0x86
    3bea:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3bec:	47a8      	blx	r5
    3bee:	2800      	cmp	r0, #0
    3bf0:	d016      	beq.n	3c20 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3bf2:	7803      	ldrb	r3, [r0, #0]
    3bf4:	2b16      	cmp	r3, #22
    3bf6:	d1f9      	bne.n	3bec <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3bf8:	5d82      	ldrb	r2, [r0, r6]
    3bfa:	5dc3      	ldrb	r3, [r0, r7]
    3bfc:	021b      	lsls	r3, r3, #8
    3bfe:	4313      	orrs	r3, r2
    3c00:	3b01      	subs	r3, #1
    3c02:	b29b      	uxth	r3, r3
    3c04:	5583      	strb	r3, [r0, r6]
    3c06:	0a19      	lsrs	r1, r3, #8
    3c08:	0002      	movs	r2, r0
    3c0a:	3286      	adds	r2, #134	; 0x86
    3c0c:	7051      	strb	r1, [r2, #1]
			restart = true;
    3c0e:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3c10:	2b00      	cmp	r3, #0
    3c12:	d1eb      	bne.n	3bec <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    3c14:	3317      	adds	r3, #23
    3c16:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3c18:	2210      	movs	r2, #16
    3c1a:	336e      	adds	r3, #110	; 0x6e
    3c1c:	54c2      	strb	r2, [r0, r3]
    3c1e:	e7e5      	b.n	3bec <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    3c20:	2c00      	cmp	r4, #0
    3c22:	d101      	bne.n	3c28 <nwkTxAckWaitTimerHandler+0x4c>
}
    3c24:	b003      	add	sp, #12
    3c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3c28:	9801      	ldr	r0, [sp, #4]
    3c2a:	4b02      	ldr	r3, [pc, #8]	; (3c34 <nwkTxAckWaitTimerHandler+0x58>)
    3c2c:	4798      	blx	r3
}
    3c2e:	e7f9      	b.n	3c24 <nwkTxAckWaitTimerHandler+0x48>
    3c30:	00003045 	.word	0x00003045
    3c34:	000042ed 	.word	0x000042ed

00003c38 <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    3c38:	2200      	movs	r2, #0
    3c3a:	4b07      	ldr	r3, [pc, #28]	; (3c58 <nwkTxInit+0x20>)
    3c3c:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3c3e:	4b07      	ldr	r3, [pc, #28]	; (3c5c <nwkTxInit+0x24>)
    3c40:	2132      	movs	r1, #50	; 0x32
    3c42:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3c44:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3c46:	4906      	ldr	r1, [pc, #24]	; (3c60 <nwkTxInit+0x28>)
    3c48:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3c4a:	4b06      	ldr	r3, [pc, #24]	; (3c64 <nwkTxInit+0x2c>)
    3c4c:	210a      	movs	r1, #10
    3c4e:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3c50:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3c52:	4a05      	ldr	r2, [pc, #20]	; (3c68 <nwkTxInit+0x30>)
    3c54:	611a      	str	r2, [r3, #16]
}
    3c56:	4770      	bx	lr
    3c58:	200007dc 	.word	0x200007dc
    3c5c:	200007b4 	.word	0x200007b4
    3c60:	00003bdd 	.word	0x00003bdd
    3c64:	200007c8 	.word	0x200007c8
    3c68:	00003b85 	.word	0x00003b85

00003c6c <nwkTxFrame>:
{
    3c6c:	b510      	push	{r4, lr}
    3c6e:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3c70:	2388      	movs	r3, #136	; 0x88
    3c72:	5cc3      	ldrb	r3, [r0, r3]
    3c74:	079a      	lsls	r2, r3, #30
    3c76:	d52d      	bpl.n	3cd4 <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    3c78:	2212      	movs	r2, #18
    3c7a:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3c7c:	2100      	movs	r1, #0
    3c7e:	2285      	movs	r2, #133	; 0x85
    3c80:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3c82:	07da      	lsls	r2, r3, #31
    3c84:	d52f      	bpl.n	3ce6 <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3c86:	2201      	movs	r2, #1
    3c88:	4252      	negs	r2, r2
    3c8a:	7162      	strb	r2, [r4, #5]
    3c8c:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3c8e:	2205      	movs	r2, #5
    3c90:	421a      	tst	r2, r3
    3c92:	d02e      	beq.n	3cf2 <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3c94:	7be2      	ldrb	r2, [r4, #15]
    3c96:	7c23      	ldrb	r3, [r4, #16]
    3c98:	71e2      	strb	r2, [r4, #7]
    3c9a:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3c9c:	491e      	ldr	r1, [pc, #120]	; (3d18 <nwkTxFrame+0xac>)
    3c9e:	780b      	ldrb	r3, [r1, #0]
    3ca0:	7263      	strb	r3, [r4, #9]
    3ca2:	784b      	ldrb	r3, [r1, #1]
    3ca4:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3ca6:	794b      	ldrb	r3, [r1, #5]
    3ca8:	3301      	adds	r3, #1
    3caa:	b2db      	uxtb	r3, r3
    3cac:	714b      	strb	r3, [r1, #5]
    3cae:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3cb0:	79e1      	ldrb	r1, [r4, #7]
    3cb2:	7a23      	ldrb	r3, [r4, #8]
    3cb4:	021b      	lsls	r3, r3, #8
    3cb6:	430b      	orrs	r3, r1
    3cb8:	4a18      	ldr	r2, [pc, #96]	; (3d1c <nwkTxFrame+0xb0>)
    3cba:	4293      	cmp	r3, r2
    3cbc:	d01d      	beq.n	3cfa <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3cbe:	2361      	movs	r3, #97	; 0x61
    3cc0:	70a3      	strb	r3, [r4, #2]
    3cc2:	3bd9      	subs	r3, #217	; 0xd9
    3cc4:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3cc6:	2200      	movs	r2, #0
    3cc8:	33fe      	adds	r3, #254	; 0xfe
    3cca:	54e2      	strb	r2, [r4, r3]
    3ccc:	3486      	adds	r4, #134	; 0x86
    3cce:	2300      	movs	r3, #0
    3cd0:	7063      	strb	r3, [r4, #1]
}
    3cd2:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3cd4:	7ac2      	ldrb	r2, [r0, #11]
    3cd6:	0792      	lsls	r2, r2, #30
    3cd8:	d502      	bpl.n	3ce0 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3cda:	2210      	movs	r2, #16
    3cdc:	7002      	strb	r2, [r0, #0]
    3cde:	e7cd      	b.n	3c7c <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3ce0:	2212      	movs	r2, #18
    3ce2:	7002      	strb	r2, [r0, #0]
    3ce4:	e7ca      	b.n	3c7c <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    3ce6:	4a0c      	ldr	r2, [pc, #48]	; (3d18 <nwkTxFrame+0xac>)
    3ce8:	7891      	ldrb	r1, [r2, #2]
    3cea:	7161      	strb	r1, [r4, #5]
    3cec:	78d2      	ldrb	r2, [r2, #3]
    3cee:	71a2      	strb	r2, [r4, #6]
    3cf0:	e7cd      	b.n	3c8e <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3cf2:	0020      	movs	r0, r4
    3cf4:	4b0a      	ldr	r3, [pc, #40]	; (3d20 <nwkTxFrame+0xb4>)
    3cf6:	4798      	blx	r3
    3cf8:	e7d0      	b.n	3c9c <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    3cfa:	2341      	movs	r3, #65	; 0x41
    3cfc:	70a3      	strb	r3, [r4, #2]
    3cfe:	3bb9      	subs	r3, #185	; 0xb9
    3d00:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3d02:	4b08      	ldr	r3, [pc, #32]	; (3d24 <nwkTxFrame+0xb8>)
    3d04:	4798      	blx	r3
    3d06:	2307      	movs	r3, #7
    3d08:	4018      	ands	r0, r3
    3d0a:	3001      	adds	r0, #1
    3d0c:	337f      	adds	r3, #127	; 0x7f
    3d0e:	54e0      	strb	r0, [r4, r3]
    3d10:	3486      	adds	r4, #134	; 0x86
    3d12:	2300      	movs	r3, #0
    3d14:	7063      	strb	r3, [r4, #1]
    3d16:	e7dc      	b.n	3cd2 <nwkTxFrame+0x66>
    3d18:	200022a8 	.word	0x200022a8
    3d1c:	0000ffff 	.word	0x0000ffff
    3d20:	000032e9 	.word	0x000032e9
    3d24:	00005dcd 	.word	0x00005dcd

00003d28 <nwkTxBroadcastFrame>:
{
    3d28:	b570      	push	{r4, r5, r6, lr}
    3d2a:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    3d2c:	4b1c      	ldr	r3, [pc, #112]	; (3da0 <nwkTxBroadcastFrame+0x78>)
    3d2e:	4798      	blx	r3
    3d30:	1e04      	subs	r4, r0, #0
    3d32:	d033      	beq.n	3d9c <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    3d34:	2312      	movs	r3, #18
    3d36:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3d38:	786b      	ldrb	r3, [r5, #1]
    3d3a:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3d3c:	2200      	movs	r2, #0
    3d3e:	2385      	movs	r3, #133	; 0x85
    3d40:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3d42:	4b18      	ldr	r3, [pc, #96]	; (3da4 <nwkTxBroadcastFrame+0x7c>)
    3d44:	4798      	blx	r3
    3d46:	2307      	movs	r3, #7
    3d48:	4018      	ands	r0, r3
    3d4a:	3001      	adds	r0, #1
    3d4c:	337f      	adds	r3, #127	; 0x7f
    3d4e:	54e0      	strb	r0, [r4, r3]
    3d50:	0c00      	lsrs	r0, r0, #16
    3d52:	0023      	movs	r3, r4
    3d54:	3386      	adds	r3, #134	; 0x86
    3d56:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3d58:	2200      	movs	r2, #0
    3d5a:	2389      	movs	r3, #137	; 0x89
    3d5c:	54e2      	strb	r2, [r4, r3]
    3d5e:	0023      	movs	r3, r4
    3d60:	3389      	adds	r3, #137	; 0x89
    3d62:	705a      	strb	r2, [r3, #1]
    3d64:	709a      	strb	r2, [r3, #2]
    3d66:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3d68:	1ca0      	adds	r0, r4, #2
    3d6a:	786a      	ldrb	r2, [r5, #1]
    3d6c:	1ca9      	adds	r1, r5, #2
    3d6e:	4b0e      	ldr	r3, [pc, #56]	; (3da8 <nwkTxBroadcastFrame+0x80>)
    3d70:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3d72:	2341      	movs	r3, #65	; 0x41
    3d74:	70a3      	strb	r3, [r4, #2]
    3d76:	3bb9      	subs	r3, #185	; 0xb9
    3d78:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3d7a:	3377      	adds	r3, #119	; 0x77
    3d7c:	71e3      	strb	r3, [r4, #7]
    3d7e:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3d80:	796a      	ldrb	r2, [r5, #5]
    3d82:	79ab      	ldrb	r3, [r5, #6]
    3d84:	7162      	strb	r2, [r4, #5]
    3d86:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3d88:	4a08      	ldr	r2, [pc, #32]	; (3dac <nwkTxBroadcastFrame+0x84>)
    3d8a:	7813      	ldrb	r3, [r2, #0]
    3d8c:	7263      	strb	r3, [r4, #9]
    3d8e:	7853      	ldrb	r3, [r2, #1]
    3d90:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3d92:	7953      	ldrb	r3, [r2, #5]
    3d94:	3301      	adds	r3, #1
    3d96:	b2db      	uxtb	r3, r3
    3d98:	7153      	strb	r3, [r2, #5]
    3d9a:	7123      	strb	r3, [r4, #4]
}
    3d9c:	bd70      	pop	{r4, r5, r6, pc}
    3d9e:	46c0      	nop			; (mov r8, r8)
    3da0:	00002fbd 	.word	0x00002fbd
    3da4:	00005dcd 	.word	0x00005dcd
    3da8:	00005399 	.word	0x00005399
    3dac:	200022a8 	.word	0x200022a8

00003db0 <nwkTxAckReceived>:
{
    3db0:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3db2:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3db4:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3db6:	2a03      	cmp	r2, #3
    3db8:	d001      	beq.n	3dbe <nwkTxAckReceived+0xe>
}
    3dba:	0018      	movs	r0, r3
    3dbc:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3dbe:	6885      	ldr	r5, [r0, #8]
    3dc0:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3dc2:	4c0a      	ldr	r4, [pc, #40]	; (3dec <nwkTxAckReceived+0x3c>)
    3dc4:	47a0      	blx	r4
    3dc6:	2800      	cmp	r0, #0
    3dc8:	d00d      	beq.n	3de6 <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3dca:	7803      	ldrb	r3, [r0, #0]
    3dcc:	2b16      	cmp	r3, #22
    3dce:	d1f9      	bne.n	3dc4 <nwkTxAckReceived+0x14>
    3dd0:	7b02      	ldrb	r2, [r0, #12]
    3dd2:	786b      	ldrb	r3, [r5, #1]
    3dd4:	429a      	cmp	r2, r3
    3dd6:	d1f5      	bne.n	3dc4 <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    3dd8:	2317      	movs	r3, #23
    3dda:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3ddc:	78aa      	ldrb	r2, [r5, #2]
    3dde:	3371      	adds	r3, #113	; 0x71
    3de0:	54c2      	strb	r2, [r0, r3]
			return true;
    3de2:	3b87      	subs	r3, #135	; 0x87
    3de4:	e7e9      	b.n	3dba <nwkTxAckReceived+0xa>
	return false;
    3de6:	2300      	movs	r3, #0
    3de8:	e7e7      	b.n	3dba <nwkTxAckReceived+0xa>
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	00003045 	.word	0x00003045

00003df0 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3df0:	2312      	movs	r3, #18
    3df2:	7003      	strb	r3, [r0, #0]
}
    3df4:	4770      	bx	lr
	...

00003df8 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3df8:	4b0c      	ldr	r3, [pc, #48]	; (3e2c <PHY_DataConf+0x34>)
    3dfa:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    3dfc:	2801      	cmp	r0, #1
    3dfe:	d005      	beq.n	3e0c <PHY_DataConf+0x14>
    3e00:	2800      	cmp	r0, #0
    3e02:	d004      	beq.n	3e0e <PHY_DataConf+0x16>
    3e04:	2802      	cmp	r0, #2
    3e06:	d00f      	beq.n	3e28 <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    3e08:	2001      	movs	r0, #1
    3e0a:	e000      	b.n	3e0e <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3e0c:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3e0e:	2285      	movs	r2, #133	; 0x85
    3e10:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3e12:	3a70      	subs	r2, #112	; 0x70
    3e14:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3e16:	2200      	movs	r2, #0
    3e18:	4b04      	ldr	r3, [pc, #16]	; (3e2c <PHY_DataConf+0x34>)
    3e1a:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3e1c:	4904      	ldr	r1, [pc, #16]	; (3e30 <PHY_DataConf+0x38>)
    3e1e:	3258      	adds	r2, #88	; 0x58
    3e20:	5a8b      	ldrh	r3, [r1, r2]
    3e22:	3b01      	subs	r3, #1
    3e24:	528b      	strh	r3, [r1, r2]
}
    3e26:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    3e28:	2021      	movs	r0, #33	; 0x21
    3e2a:	e7f0      	b.n	3e0e <PHY_DataConf+0x16>
    3e2c:	200007dc 	.word	0x200007dc
    3e30:	200022a8 	.word	0x200022a8

00003e34 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3e34:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3e36:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e38:	4d37      	ldr	r5, [pc, #220]	; (3f18 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    3e3a:	4e38      	ldr	r6, [pc, #224]	; (3f1c <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3e3c:	e003      	b.n	3e46 <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3e3e:	2101      	movs	r1, #1
    3e40:	0020      	movs	r0, r4
    3e42:	4b37      	ldr	r3, [pc, #220]	; (3f20 <nwkTxTaskHandler+0xec>)
    3e44:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3e46:	0020      	movs	r0, r4
    3e48:	47a8      	blx	r5
    3e4a:	1e04      	subs	r4, r0, #0
    3e4c:	d063      	beq.n	3f16 <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    3e4e:	7823      	ldrb	r3, [r4, #0]
    3e50:	3b10      	subs	r3, #16
    3e52:	b2da      	uxtb	r2, r3
    3e54:	2a07      	cmp	r2, #7
    3e56:	d8f6      	bhi.n	3e46 <nwkTxTaskHandler+0x12>
    3e58:	0093      	lsls	r3, r2, #2
    3e5a:	58f3      	ldr	r3, [r6, r3]
    3e5c:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3e5e:	2386      	movs	r3, #134	; 0x86
    3e60:	5ce2      	ldrb	r2, [r4, r3]
    3e62:	3301      	adds	r3, #1
    3e64:	5ce3      	ldrb	r3, [r4, r3]
    3e66:	021b      	lsls	r3, r3, #8
    3e68:	4313      	orrs	r3, r2
    3e6a:	d102      	bne.n	3e72 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3e6c:	2313      	movs	r3, #19
    3e6e:	7023      	strb	r3, [r4, #0]
    3e70:	e7e9      	b.n	3e46 <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3e72:	2311      	movs	r3, #17
    3e74:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3e76:	482b      	ldr	r0, [pc, #172]	; (3f24 <nwkTxTaskHandler+0xf0>)
    3e78:	4b2b      	ldr	r3, [pc, #172]	; (3f28 <nwkTxTaskHandler+0xf4>)
    3e7a:	4798      	blx	r3
    3e7c:	e7e3      	b.n	3e46 <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3e7e:	4b2b      	ldr	r3, [pc, #172]	; (3f2c <nwkTxTaskHandler+0xf8>)
    3e80:	681b      	ldr	r3, [r3, #0]
    3e82:	2b00      	cmp	r3, #0
    3e84:	d1df      	bne.n	3e46 <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    3e86:	4b29      	ldr	r3, [pc, #164]	; (3f2c <nwkTxTaskHandler+0xf8>)
    3e88:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3e8a:	2314      	movs	r3, #20
    3e8c:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3e8e:	1c60      	adds	r0, r4, #1
    3e90:	4b27      	ldr	r3, [pc, #156]	; (3f30 <nwkTxTaskHandler+0xfc>)
    3e92:	4798      	blx	r3
				nwkIb.lock++;
    3e94:	4927      	ldr	r1, [pc, #156]	; (3f34 <nwkTxTaskHandler+0x100>)
    3e96:	2258      	movs	r2, #88	; 0x58
    3e98:	5a8b      	ldrh	r3, [r1, r2]
    3e9a:	3301      	adds	r3, #1
    3e9c:	528b      	strh	r3, [r1, r2]
    3e9e:	e7d2      	b.n	3e46 <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3ea0:	2385      	movs	r3, #133	; 0x85
    3ea2:	5ce3      	ldrb	r3, [r4, r3]
    3ea4:	2b00      	cmp	r3, #0
    3ea6:	d11a      	bne.n	3ede <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3ea8:	7b61      	ldrb	r1, [r4, #13]
    3eaa:	7ba3      	ldrb	r3, [r4, #14]
    3eac:	021b      	lsls	r3, r3, #8
    3eae:	4a21      	ldr	r2, [pc, #132]	; (3f34 <nwkTxTaskHandler+0x100>)
    3eb0:	8812      	ldrh	r2, [r2, #0]
    3eb2:	430b      	orrs	r3, r1
    3eb4:	429a      	cmp	r2, r3
    3eb6:	d002      	beq.n	3ebe <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3eb8:	2317      	movs	r3, #23
    3eba:	7023      	strb	r3, [r4, #0]
    3ebc:	e7c3      	b.n	3e46 <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3ebe:	7ae3      	ldrb	r3, [r4, #11]
    3ec0:	07db      	lsls	r3, r3, #31
    3ec2:	d5f9      	bpl.n	3eb8 <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3ec4:	2316      	movs	r3, #22
    3ec6:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3ec8:	2215      	movs	r2, #21
    3eca:	3370      	adds	r3, #112	; 0x70
    3ecc:	54e2      	strb	r2, [r4, r3]
    3ece:	2200      	movs	r2, #0
    3ed0:	0023      	movs	r3, r4
    3ed2:	3386      	adds	r3, #134	; 0x86
    3ed4:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3ed6:	4818      	ldr	r0, [pc, #96]	; (3f38 <nwkTxTaskHandler+0x104>)
    3ed8:	4b13      	ldr	r3, [pc, #76]	; (3f28 <nwkTxTaskHandler+0xf4>)
    3eda:	4798      	blx	r3
    3edc:	e7b3      	b.n	3e46 <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3ede:	2317      	movs	r3, #23
    3ee0:	7023      	strb	r3, [r4, #0]
    3ee2:	e7b0      	b.n	3e46 <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3ee4:	0020      	movs	r0, r4
    3ee6:	4b15      	ldr	r3, [pc, #84]	; (3f3c <nwkTxTaskHandler+0x108>)
    3ee8:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3eea:	2389      	movs	r3, #137	; 0x89
    3eec:	5ce3      	ldrb	r3, [r4, r3]
    3eee:	228a      	movs	r2, #138	; 0x8a
    3ef0:	5ca2      	ldrb	r2, [r4, r2]
    3ef2:	0212      	lsls	r2, r2, #8
    3ef4:	431a      	orrs	r2, r3
    3ef6:	238b      	movs	r3, #139	; 0x8b
    3ef8:	5ce3      	ldrb	r3, [r4, r3]
    3efa:	041b      	lsls	r3, r3, #16
    3efc:	431a      	orrs	r2, r3
    3efe:	238c      	movs	r3, #140	; 0x8c
    3f00:	5ce3      	ldrb	r3, [r4, r3]
    3f02:	061b      	lsls	r3, r3, #24
    3f04:	4313      	orrs	r3, r2
    3f06:	d002      	beq.n	3f0e <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    3f08:	0020      	movs	r0, r4
    3f0a:	4798      	blx	r3
    3f0c:	e79b      	b.n	3e46 <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    3f0e:	0020      	movs	r0, r4
    3f10:	4b0b      	ldr	r3, [pc, #44]	; (3f40 <nwkTxTaskHandler+0x10c>)
    3f12:	4798      	blx	r3
    3f14:	e797      	b.n	3e46 <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    3f16:	bd70      	pop	{r4, r5, r6, pc}
    3f18:	00003045 	.word	0x00003045
    3f1c:	0000ab40 	.word	0x0000ab40
    3f20:	0000392d 	.word	0x0000392d
    3f24:	200007c8 	.word	0x200007c8
    3f28:	000042ed 	.word	0x000042ed
    3f2c:	200007dc 	.word	0x200007dc
    3f30:	00004085 	.word	0x00004085
    3f34:	200022a8 	.word	0x200022a8
    3f38:	200007b4 	.word	0x200007b4
    3f3c:	00003255 	.word	0x00003255
    3f40:	00003031 	.word	0x00003031

00003f44 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f46:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    3f48:	4f0b      	ldr	r7, [pc, #44]	; (3f78 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3f4a:	4e0c      	ldr	r6, [pc, #48]	; (3f7c <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3f4c:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3f4e:	2103      	movs	r1, #3
    3f50:	2002      	movs	r0, #2
    3f52:	47b8      	blx	r7
	value = trx_reg_read(reg);
    3f54:	2001      	movs	r0, #1
    3f56:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3f58:	4028      	ands	r0, r5
    3f5a:	2808      	cmp	r0, #8
    3f5c:	d1f7      	bne.n	3f4e <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    3f5e:	4f06      	ldr	r7, [pc, #24]	; (3f78 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3f60:	4e06      	ldr	r6, [pc, #24]	; (3f7c <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3f62:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3f64:	0021      	movs	r1, r4
    3f66:	2002      	movs	r0, #2
    3f68:	47b8      	blx	r7
	value = trx_reg_read(reg);
    3f6a:	2001      	movs	r0, #1
    3f6c:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3f6e:	4028      	ands	r0, r5
    3f70:	4284      	cmp	r4, r0
    3f72:	d1f7      	bne.n	3f64 <phyTrxSetState+0x20>
}
    3f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f76:	46c0      	nop			; (mov r8, r8)
    3f78:	00004941 	.word	0x00004941
    3f7c:	00004845 	.word	0x00004845

00003f80 <phySetRxState>:
{
    3f80:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3f82:	2008      	movs	r0, #8
    3f84:	4b06      	ldr	r3, [pc, #24]	; (3fa0 <phySetRxState+0x20>)
    3f86:	4798      	blx	r3
	value = trx_reg_read(reg);
    3f88:	200f      	movs	r0, #15
    3f8a:	4b06      	ldr	r3, [pc, #24]	; (3fa4 <phySetRxState+0x24>)
    3f8c:	4798      	blx	r3
	if (phyRxState) {
    3f8e:	4b06      	ldr	r3, [pc, #24]	; (3fa8 <phySetRxState+0x28>)
    3f90:	781b      	ldrb	r3, [r3, #0]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d100      	bne.n	3f98 <phySetRxState+0x18>
}
    3f96:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3f98:	2016      	movs	r0, #22
    3f9a:	4b01      	ldr	r3, [pc, #4]	; (3fa0 <phySetRxState+0x20>)
    3f9c:	4798      	blx	r3
}
    3f9e:	e7fa      	b.n	3f96 <phySetRxState+0x16>
    3fa0:	00003f45 	.word	0x00003f45
    3fa4:	00004845 	.word	0x00004845
    3fa8:	20000860 	.word	0x20000860

00003fac <PHY_Init>:
{
    3fac:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    3fae:	4b0e      	ldr	r3, [pc, #56]	; (3fe8 <PHY_Init+0x3c>)
    3fb0:	4798      	blx	r3
	PhyReset();
    3fb2:	4b0e      	ldr	r3, [pc, #56]	; (3fec <PHY_Init+0x40>)
    3fb4:	4798      	blx	r3
	phyRxState = false;
    3fb6:	2200      	movs	r2, #0
    3fb8:	4b0d      	ldr	r3, [pc, #52]	; (3ff0 <PHY_Init+0x44>)
    3fba:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3fbc:	3201      	adds	r2, #1
    3fbe:	4b0d      	ldr	r3, [pc, #52]	; (3ff4 <PHY_Init+0x48>)
    3fc0:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    3fc2:	4e0d      	ldr	r6, [pc, #52]	; (3ff8 <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    3fc4:	4d0d      	ldr	r5, [pc, #52]	; (3ffc <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fc6:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    3fc8:	2108      	movs	r1, #8
    3fca:	2002      	movs	r0, #2
    3fcc:	47b0      	blx	r6
	value = trx_reg_read(reg);
    3fce:	2001      	movs	r0, #1
    3fd0:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fd2:	4020      	ands	r0, r4
    3fd4:	2808      	cmp	r0, #8
    3fd6:	d1f7      	bne.n	3fc8 <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    3fd8:	212e      	movs	r1, #46	; 0x2e
    3fda:	3804      	subs	r0, #4
    3fdc:	4c06      	ldr	r4, [pc, #24]	; (3ff8 <PHY_Init+0x4c>)
    3fde:	47a0      	blx	r4
    3fe0:	21a0      	movs	r1, #160	; 0xa0
    3fe2:	200c      	movs	r0, #12
    3fe4:	47a0      	blx	r4
}
    3fe6:	bd70      	pop	{r4, r5, r6, pc}
    3fe8:	000046f9 	.word	0x000046f9
    3fec:	00004815 	.word	0x00004815
    3ff0:	20000860 	.word	0x20000860
    3ff4:	20000861 	.word	0x20000861
    3ff8:	00004941 	.word	0x00004941
    3ffc:	00004845 	.word	0x00004845

00004000 <PHY_SetRxState>:
{
    4000:	b510      	push	{r4, lr}
	phyRxState = rx;
    4002:	4b02      	ldr	r3, [pc, #8]	; (400c <PHY_SetRxState+0xc>)
    4004:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    4006:	4b02      	ldr	r3, [pc, #8]	; (4010 <PHY_SetRxState+0x10>)
    4008:	4798      	blx	r3
}
    400a:	bd10      	pop	{r4, pc}
    400c:	20000860 	.word	0x20000860
    4010:	00003f81 	.word	0x00003f81

00004014 <PHY_SetChannel>:
{
    4014:	b510      	push	{r4, lr}
    4016:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    4018:	2008      	movs	r0, #8
    401a:	4b05      	ldr	r3, [pc, #20]	; (4030 <PHY_SetChannel+0x1c>)
    401c:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    401e:	231f      	movs	r3, #31
    4020:	0001      	movs	r1, r0
    4022:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    4024:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    4026:	b2c9      	uxtb	r1, r1
    4028:	2008      	movs	r0, #8
    402a:	4b02      	ldr	r3, [pc, #8]	; (4034 <PHY_SetChannel+0x20>)
    402c:	4798      	blx	r3
}
    402e:	bd10      	pop	{r4, pc}
    4030:	00004845 	.word	0x00004845
    4034:	00004941 	.word	0x00004941

00004038 <PHY_SetPanId>:
{
    4038:	b530      	push	{r4, r5, lr}
    403a:	b083      	sub	sp, #12
    403c:	466b      	mov	r3, sp
    403e:	1d9d      	adds	r5, r3, #6
    4040:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    4042:	b2c1      	uxtb	r1, r0
    4044:	2022      	movs	r0, #34	; 0x22
    4046:	4c03      	ldr	r4, [pc, #12]	; (4054 <PHY_SetPanId+0x1c>)
    4048:	47a0      	blx	r4
    404a:	7869      	ldrb	r1, [r5, #1]
    404c:	2023      	movs	r0, #35	; 0x23
    404e:	47a0      	blx	r4
}
    4050:	b003      	add	sp, #12
    4052:	bd30      	pop	{r4, r5, pc}
    4054:	00004941 	.word	0x00004941

00004058 <PHY_SetShortAddr>:
{
    4058:	b570      	push	{r4, r5, r6, lr}
    405a:	b082      	sub	sp, #8
    405c:	466b      	mov	r3, sp
    405e:	1d9e      	adds	r6, r3, #6
    4060:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    4062:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    4064:	0021      	movs	r1, r4
    4066:	2020      	movs	r0, #32
    4068:	4d05      	ldr	r5, [pc, #20]	; (4080 <PHY_SetShortAddr+0x28>)
    406a:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    406c:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    406e:	0031      	movs	r1, r6
    4070:	2021      	movs	r0, #33	; 0x21
    4072:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    4074:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    4076:	b2e1      	uxtb	r1, r4
    4078:	202d      	movs	r0, #45	; 0x2d
    407a:	47a8      	blx	r5
}
    407c:	b002      	add	sp, #8
    407e:	bd70      	pop	{r4, r5, r6, pc}
    4080:	00004941 	.word	0x00004941

00004084 <PHY_DataReq>:
{
    4084:	b510      	push	{r4, lr}
    4086:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4088:	2019      	movs	r0, #25
    408a:	4b0c      	ldr	r3, [pc, #48]	; (40bc <PHY_DataReq+0x38>)
    408c:	4798      	blx	r3
	value = trx_reg_read(reg);
    408e:	200f      	movs	r0, #15
    4090:	4b0b      	ldr	r3, [pc, #44]	; (40c0 <PHY_DataReq+0x3c>)
    4092:	4798      	blx	r3
	data[0] += 2;
    4094:	7821      	ldrb	r1, [r4, #0]
    4096:	1c8b      	adds	r3, r1, #2
    4098:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    409a:	3101      	adds	r1, #1
    409c:	b2c9      	uxtb	r1, r1
    409e:	0020      	movs	r0, r4
    40a0:	4b08      	ldr	r3, [pc, #32]	; (40c4 <PHY_DataReq+0x40>)
    40a2:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    40a4:	2203      	movs	r2, #3
    40a6:	4b08      	ldr	r3, [pc, #32]	; (40c8 <PHY_DataReq+0x44>)
    40a8:	701a      	strb	r2, [r3, #0]
    40aa:	4b08      	ldr	r3, [pc, #32]	; (40cc <PHY_DataReq+0x48>)
    40ac:	2280      	movs	r2, #128	; 0x80
    40ae:	0352      	lsls	r2, r2, #13
    40b0:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    40b2:	46c0      	nop			; (mov r8, r8)
    40b4:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    40b6:	615a      	str	r2, [r3, #20]
}
    40b8:	bd10      	pop	{r4, pc}
    40ba:	46c0      	nop			; (mov r8, r8)
    40bc:	00003f45 	.word	0x00003f45
    40c0:	00004845 	.word	0x00004845
    40c4:	00004b71 	.word	0x00004b71
    40c8:	20000861 	.word	0x20000861
    40cc:	41004400 	.word	0x41004400

000040d0 <PHY_EncryptReq>:
{
    40d0:	b510      	push	{r4, lr}
    40d2:	0004      	movs	r4, r0
    40d4:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    40d6:	2200      	movs	r2, #0
    40d8:	2100      	movs	r1, #0
    40da:	4b05      	ldr	r3, [pc, #20]	; (40f0 <PHY_EncryptReq+0x20>)
    40dc:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    40de:	2100      	movs	r1, #0
    40e0:	0020      	movs	r0, r4
    40e2:	4b04      	ldr	r3, [pc, #16]	; (40f4 <PHY_EncryptReq+0x24>)
    40e4:	4798      	blx	r3
	sal_aes_read(text);
    40e6:	0020      	movs	r0, r4
    40e8:	4b03      	ldr	r3, [pc, #12]	; (40f8 <PHY_EncryptReq+0x28>)
    40ea:	4798      	blx	r3
}
    40ec:	bd10      	pop	{r4, pc}
    40ee:	46c0      	nop			; (mov r8, r8)
    40f0:	00004591 	.word	0x00004591
    40f4:	00004525 	.word	0x00004525
    40f8:	000046c9 	.word	0x000046c9

000040fc <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    40fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    40fe:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    4100:	4b26      	ldr	r3, [pc, #152]	; (419c <PHY_TaskHandler+0xa0>)
    4102:	781b      	ldrb	r3, [r3, #0]
    4104:	2b02      	cmp	r3, #2
    4106:	d00a      	beq.n	411e <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    4108:	200f      	movs	r0, #15
    410a:	4b25      	ldr	r3, [pc, #148]	; (41a0 <PHY_TaskHandler+0xa4>)
    410c:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    410e:	0703      	lsls	r3, r0, #28
    4110:	d505      	bpl.n	411e <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    4112:	4b22      	ldr	r3, [pc, #136]	; (419c <PHY_TaskHandler+0xa0>)
    4114:	781b      	ldrb	r3, [r3, #0]
    4116:	2b01      	cmp	r3, #1
    4118:	d003      	beq.n	4122 <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    411a:	2b03      	cmp	r3, #3
    411c:	d026      	beq.n	416c <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    411e:	b005      	add	sp, #20
    4120:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    4122:	2007      	movs	r0, #7
    4124:	4b1e      	ldr	r3, [pc, #120]	; (41a0 <PHY_TaskHandler+0xa4>)
    4126:	4798      	blx	r3
    4128:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    412a:	466b      	mov	r3, sp
    412c:	1ddd      	adds	r5, r3, #7
    412e:	2101      	movs	r1, #1
    4130:	0028      	movs	r0, r5
    4132:	4f1c      	ldr	r7, [pc, #112]	; (41a4 <PHY_TaskHandler+0xa8>)
    4134:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    4136:	7829      	ldrb	r1, [r5, #0]
    4138:	3102      	adds	r1, #2
    413a:	b2c9      	uxtb	r1, r1
    413c:	4c1a      	ldr	r4, [pc, #104]	; (41a8 <PHY_TaskHandler+0xac>)
    413e:	0020      	movs	r0, r4
    4140:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    4142:	a802      	add	r0, sp, #8
    4144:	1c63      	adds	r3, r4, #1
    4146:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    4148:	782b      	ldrb	r3, [r5, #0]
    414a:	1e9a      	subs	r2, r3, #2
    414c:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    414e:	18e4      	adds	r4, r4, r3
    4150:	7863      	ldrb	r3, [r4, #1]
    4152:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    4154:	3e5b      	subs	r6, #91	; 0x5b
    4156:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    4158:	4b14      	ldr	r3, [pc, #80]	; (41ac <PHY_TaskHandler+0xb0>)
    415a:	4798      	blx	r3
	value = trx_reg_read(reg);
    415c:	4d10      	ldr	r5, [pc, #64]	; (41a0 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    415e:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    4160:	2001      	movs	r0, #1
    4162:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4164:	4020      	ands	r0, r4
    4166:	2816      	cmp	r0, #22
    4168:	d1fa      	bne.n	4160 <PHY_TaskHandler+0x64>
    416a:	e7d8      	b.n	411e <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    416c:	2002      	movs	r0, #2
    416e:	4b0c      	ldr	r3, [pc, #48]	; (41a0 <PHY_TaskHandler+0xa4>)
    4170:	4798      	blx	r3
					TRAC_STATUS) & 7;
    4172:	0940      	lsrs	r0, r0, #5
    4174:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    4176:	2c00      	cmp	r4, #0
    4178:	d005      	beq.n	4186 <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    417a:	2c03      	cmp	r4, #3
    417c:	d00c      	beq.n	4198 <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    417e:	3c05      	subs	r4, #5
    4180:	1e63      	subs	r3, r4, #1
    4182:	419c      	sbcs	r4, r3
    4184:	3402      	adds	r4, #2
			phySetRxState();
    4186:	4b0a      	ldr	r3, [pc, #40]	; (41b0 <PHY_TaskHandler+0xb4>)
    4188:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    418a:	2201      	movs	r2, #1
    418c:	4b03      	ldr	r3, [pc, #12]	; (419c <PHY_TaskHandler+0xa0>)
    418e:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    4190:	0020      	movs	r0, r4
    4192:	4b08      	ldr	r3, [pc, #32]	; (41b4 <PHY_TaskHandler+0xb8>)
    4194:	4798      	blx	r3
    4196:	e7c2      	b.n	411e <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    4198:	2401      	movs	r4, #1
    419a:	e7f4      	b.n	4186 <PHY_TaskHandler+0x8a>
    419c:	20000861 	.word	0x20000861
    41a0:	00004845 	.word	0x00004845
    41a4:	00004a41 	.word	0x00004a41
    41a8:	200007e0 	.word	0x200007e0
    41ac:	000034d1 	.word	0x000034d1
    41b0:	00003f81 	.word	0x00003f81
    41b4:	00003df9 	.word	0x00003df9

000041b8 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    41b8:	b510      	push	{r4, lr}
	SYS_TimerInit();
    41ba:	4b04      	ldr	r3, [pc, #16]	; (41cc <SYS_Init+0x14>)
    41bc:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    41be:	4b04      	ldr	r3, [pc, #16]	; (41d0 <SYS_Init+0x18>)
    41c0:	4798      	blx	r3
#endif
	PHY_Init();
    41c2:	4b04      	ldr	r3, [pc, #16]	; (41d4 <SYS_Init+0x1c>)
    41c4:	4798      	blx	r3
	NWK_Init();
    41c6:	4b04      	ldr	r3, [pc, #16]	; (41d8 <SYS_Init+0x20>)
    41c8:	4798      	blx	r3
}
    41ca:	bd10      	pop	{r4, pc}
    41cc:	00004285 	.word	0x00004285
    41d0:	00004521 	.word	0x00004521
    41d4:	00003fad 	.word	0x00003fad
    41d8:	00002d45 	.word	0x00002d45

000041dc <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    41dc:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    41de:	4b03      	ldr	r3, [pc, #12]	; (41ec <SYS_TaskHandler+0x10>)
    41e0:	4798      	blx	r3
	NWK_TaskHandler();
    41e2:	4b03      	ldr	r3, [pc, #12]	; (41f0 <SYS_TaskHandler+0x14>)
    41e4:	4798      	blx	r3
	SYS_TimerTaskHandler();
    41e6:	4b03      	ldr	r3, [pc, #12]	; (41f4 <SYS_TaskHandler+0x18>)
    41e8:	4798      	blx	r3
}
    41ea:	bd10      	pop	{r4, pc}
    41ec:	000040fd 	.word	0x000040fd
    41f0:	00002dd1 	.word	0x00002dd1
    41f4:	0000430d 	.word	0x0000430d

000041f8 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    41f8:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    41fa:	4b02      	ldr	r3, [pc, #8]	; (4204 <SYS_EncryptReq+0xc>)
    41fc:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    41fe:	4b02      	ldr	r3, [pc, #8]	; (4208 <SYS_EncryptReq+0x10>)
    4200:	4798      	blx	r3
}
    4202:	bd10      	pop	{r4, pc}
    4204:	000040d1 	.word	0x000040d1
    4208:	00003949 	.word	0x00003949

0000420c <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    420c:	b530      	push	{r4, r5, lr}
	if (timers) {
    420e:	4b14      	ldr	r3, [pc, #80]	; (4260 <placeTimer+0x54>)
    4210:	681d      	ldr	r5, [r3, #0]
    4212:	2d00      	cmp	r5, #0
    4214:	d01c      	beq.n	4250 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    4216:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    4218:	6869      	ldr	r1, [r5, #4]
    421a:	428a      	cmp	r2, r1
    421c:	d309      	bcc.n	4232 <placeTimer+0x26>
    421e:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    4220:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4222:	6823      	ldr	r3, [r4, #0]
    4224:	2b00      	cmp	r3, #0
    4226:	d008      	beq.n	423a <placeTimer+0x2e>
			if (timeout < t->timeout) {
    4228:	6859      	ldr	r1, [r3, #4]
    422a:	4291      	cmp	r1, r2
    422c:	d803      	bhi.n	4236 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    422e:	001c      	movs	r4, r3
    4230:	e7f6      	b.n	4220 <placeTimer+0x14>
    4232:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    4234:	2400      	movs	r4, #0
				t->timeout -= timeout;
    4236:	1a89      	subs	r1, r1, r2
    4238:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    423a:	6042      	str	r2, [r0, #4]

		if (prev) {
    423c:	2c00      	cmp	r4, #0
    423e:	d003      	beq.n	4248 <placeTimer+0x3c>
			timer->next = prev->next;
    4240:	6823      	ldr	r3, [r4, #0]
    4242:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    4244:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4246:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    4248:	6005      	str	r5, [r0, #0]
			timers = timer;
    424a:	4b05      	ldr	r3, [pc, #20]	; (4260 <placeTimer+0x54>)
    424c:	6018      	str	r0, [r3, #0]
    424e:	e7fa      	b.n	4246 <placeTimer+0x3a>
		timer->next = NULL;
    4250:	2300      	movs	r3, #0
    4252:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    4254:	6883      	ldr	r3, [r0, #8]
    4256:	6043      	str	r3, [r0, #4]
		timers = timer;
    4258:	4b01      	ldr	r3, [pc, #4]	; (4260 <placeTimer+0x54>)
    425a:	6018      	str	r0, [r3, #0]
}
    425c:	e7f3      	b.n	4246 <placeTimer+0x3a>
    425e:	46c0      	nop			; (mov r8, r8)
    4260:	20000864 	.word	0x20000864

00004264 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    4264:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    4266:	4a04      	ldr	r2, [pc, #16]	; (4278 <SYS_HwExpiry_Cb+0x14>)
    4268:	7813      	ldrb	r3, [r2, #0]
    426a:	3301      	adds	r3, #1
    426c:	b2db      	uxtb	r3, r3
    426e:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4270:	4802      	ldr	r0, [pc, #8]	; (427c <SYS_HwExpiry_Cb+0x18>)
    4272:	4b03      	ldr	r3, [pc, #12]	; (4280 <SYS_HwExpiry_Cb+0x1c>)
    4274:	4798      	blx	r3
}
    4276:	bd10      	pop	{r4, pc}
    4278:	20002304 	.word	0x20002304
    427c:	00002710 	.word	0x00002710
    4280:	00005255 	.word	0x00005255

00004284 <SYS_TimerInit>:
{
    4284:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    4286:	2400      	movs	r4, #0
    4288:	4b06      	ldr	r3, [pc, #24]	; (42a4 <SYS_TimerInit+0x20>)
    428a:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    428c:	4806      	ldr	r0, [pc, #24]	; (42a8 <SYS_TimerInit+0x24>)
    428e:	4b07      	ldr	r3, [pc, #28]	; (42ac <SYS_TimerInit+0x28>)
    4290:	4798      	blx	r3
	common_tc_init();
    4292:	4b07      	ldr	r3, [pc, #28]	; (42b0 <SYS_TimerInit+0x2c>)
    4294:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4296:	4807      	ldr	r0, [pc, #28]	; (42b4 <SYS_TimerInit+0x30>)
    4298:	4b07      	ldr	r3, [pc, #28]	; (42b8 <SYS_TimerInit+0x34>)
    429a:	4798      	blx	r3
	timers = NULL;
    429c:	4b07      	ldr	r3, [pc, #28]	; (42bc <SYS_TimerInit+0x38>)
    429e:	601c      	str	r4, [r3, #0]
}
    42a0:	bd10      	pop	{r4, pc}
    42a2:	46c0      	nop			; (mov r8, r8)
    42a4:	20002304 	.word	0x20002304
    42a8:	00004265 	.word	0x00004265
    42ac:	00005345 	.word	0x00005345
    42b0:	000052c1 	.word	0x000052c1
    42b4:	00002710 	.word	0x00002710
    42b8:	00005255 	.word	0x00005255
    42bc:	20000864 	.word	0x20000864

000042c0 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    42c0:	4b09      	ldr	r3, [pc, #36]	; (42e8 <SYS_TimerStarted+0x28>)
    42c2:	681b      	ldr	r3, [r3, #0]
    42c4:	2b00      	cmp	r3, #0
    42c6:	d00a      	beq.n	42de <SYS_TimerStarted+0x1e>
		if (t == timer) {
    42c8:	4283      	cmp	r3, r0
    42ca:	d00a      	beq.n	42e2 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    42cc:	681b      	ldr	r3, [r3, #0]
    42ce:	2b00      	cmp	r3, #0
    42d0:	d003      	beq.n	42da <SYS_TimerStarted+0x1a>
		if (t == timer) {
    42d2:	4298      	cmp	r0, r3
    42d4:	d1fa      	bne.n	42cc <SYS_TimerStarted+0xc>
			return true;
    42d6:	2001      	movs	r0, #1
    42d8:	e000      	b.n	42dc <SYS_TimerStarted+0x1c>
	return false;
    42da:	2000      	movs	r0, #0
}
    42dc:	4770      	bx	lr
	return false;
    42de:	2000      	movs	r0, #0
    42e0:	e7fc      	b.n	42dc <SYS_TimerStarted+0x1c>
			return true;
    42e2:	2001      	movs	r0, #1
    42e4:	e7fa      	b.n	42dc <SYS_TimerStarted+0x1c>
    42e6:	46c0      	nop			; (mov r8, r8)
    42e8:	20000864 	.word	0x20000864

000042ec <SYS_TimerStart>:
{
    42ec:	b510      	push	{r4, lr}
    42ee:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    42f0:	4b04      	ldr	r3, [pc, #16]	; (4304 <SYS_TimerStart+0x18>)
    42f2:	4798      	blx	r3
    42f4:	2800      	cmp	r0, #0
    42f6:	d000      	beq.n	42fa <SYS_TimerStart+0xe>
}
    42f8:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    42fa:	0020      	movs	r0, r4
    42fc:	4b02      	ldr	r3, [pc, #8]	; (4308 <SYS_TimerStart+0x1c>)
    42fe:	4798      	blx	r3
}
    4300:	e7fa      	b.n	42f8 <SYS_TimerStart+0xc>
    4302:	46c0      	nop			; (mov r8, r8)
    4304:	000042c1 	.word	0x000042c1
    4308:	0000420d 	.word	0x0000420d

0000430c <SYS_TimerTaskHandler>:
{
    430c:	b5f0      	push	{r4, r5, r6, r7, lr}
    430e:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    4310:	4b1d      	ldr	r3, [pc, #116]	; (4388 <SYS_TimerTaskHandler+0x7c>)
    4312:	781b      	ldrb	r3, [r3, #0]
    4314:	2b00      	cmp	r3, #0
    4316:	d035      	beq.n	4384 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4318:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    431c:	4253      	negs	r3, r2
    431e:	4153      	adcs	r3, r2
    4320:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4322:	b672      	cpsid	i
  __ASM volatile ("dmb");
    4324:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4328:	2100      	movs	r1, #0
    432a:	4b18      	ldr	r3, [pc, #96]	; (438c <SYS_TimerTaskHandler+0x80>)
    432c:	7019      	strb	r1, [r3, #0]
	return flags;
    432e:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    4330:	4a15      	ldr	r2, [pc, #84]	; (4388 <SYS_TimerTaskHandler+0x7c>)
    4332:	7813      	ldrb	r3, [r2, #0]
    4334:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    4336:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4338:	2800      	cmp	r0, #0
    433a:	d005      	beq.n	4348 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    433c:	3101      	adds	r1, #1
    433e:	4a13      	ldr	r2, [pc, #76]	; (438c <SYS_TimerTaskHandler+0x80>)
    4340:	7011      	strb	r1, [r2, #0]
    4342:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4346:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    4348:	009d      	lsls	r5, r3, #2
    434a:	18ed      	adds	r5, r5, r3
    434c:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    434e:	4e10      	ldr	r6, [pc, #64]	; (4390 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    4350:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    4352:	e005      	b.n	4360 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    4354:	0020      	movs	r0, r4
    4356:	4b0f      	ldr	r3, [pc, #60]	; (4394 <SYS_TimerTaskHandler+0x88>)
    4358:	4798      	blx	r3
    435a:	e00d      	b.n	4378 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    435c:	0020      	movs	r0, r4
    435e:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    4360:	6834      	ldr	r4, [r6, #0]
    4362:	2c00      	cmp	r4, #0
    4364:	d00e      	beq.n	4384 <SYS_TimerTaskHandler+0x78>
    4366:	6863      	ldr	r3, [r4, #4]
    4368:	429d      	cmp	r5, r3
    436a:	d309      	bcc.n	4380 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    436c:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    436e:	6823      	ldr	r3, [r4, #0]
    4370:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4372:	7b23      	ldrb	r3, [r4, #12]
    4374:	2b01      	cmp	r3, #1
    4376:	d0ed      	beq.n	4354 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    4378:	6923      	ldr	r3, [r4, #16]
    437a:	2b00      	cmp	r3, #0
    437c:	d1ee      	bne.n	435c <SYS_TimerTaskHandler+0x50>
    437e:	e7ef      	b.n	4360 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    4380:	1b5d      	subs	r5, r3, r5
    4382:	6065      	str	r5, [r4, #4]
}
    4384:	b003      	add	sp, #12
    4386:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4388:	20002304 	.word	0x20002304
    438c:	20000008 	.word	0x20000008
    4390:	20000864 	.word	0x20000864
    4394:	0000420d 	.word	0x0000420d

00004398 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    4398:	b510      	push	{r4, lr}
	tmr_cca_callback();
    439a:	4b01      	ldr	r3, [pc, #4]	; (43a0 <tc_cca_callback+0x8>)
    439c:	4798      	blx	r3
}
    439e:	bd10      	pop	{r4, pc}
    43a0:	00005329 	.word	0x00005329

000043a4 <tc_ovf_callback>:
{
    43a4:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    43a6:	4b01      	ldr	r3, [pc, #4]	; (43ac <tc_ovf_callback+0x8>)
    43a8:	4798      	blx	r3
}
    43aa:	bd10      	pop	{r4, pc}
    43ac:	000052e1 	.word	0x000052e1

000043b0 <tmr_read_count>:
{
    43b0:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    43b2:	4802      	ldr	r0, [pc, #8]	; (43bc <tmr_read_count+0xc>)
    43b4:	4b02      	ldr	r3, [pc, #8]	; (43c0 <tmr_read_count+0x10>)
    43b6:	4798      	blx	r3
    43b8:	b280      	uxth	r0, r0
}
    43ba:	bd10      	pop	{r4, pc}
    43bc:	2000233c 	.word	0x2000233c
    43c0:	00002b11 	.word	0x00002b11

000043c4 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    43c4:	4b03      	ldr	r3, [pc, #12]	; (43d4 <tmr_disable_cc_interrupt+0x10>)
    43c6:	2110      	movs	r1, #16
    43c8:	681a      	ldr	r2, [r3, #0]
    43ca:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    43cc:	7e5a      	ldrb	r2, [r3, #25]
    43ce:	438a      	bics	r2, r1
    43d0:	765a      	strb	r2, [r3, #25]
}
    43d2:	4770      	bx	lr
    43d4:	2000233c 	.word	0x2000233c

000043d8 <tmr_enable_cc_interrupt>:
{
    43d8:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    43da:	4c0a      	ldr	r4, [pc, #40]	; (4404 <tmr_enable_cc_interrupt+0x2c>)
    43dc:	6820      	ldr	r0, [r4, #0]
    43de:	4b0a      	ldr	r3, [pc, #40]	; (4408 <tmr_enable_cc_interrupt+0x30>)
    43e0:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    43e2:	4b0a      	ldr	r3, [pc, #40]	; (440c <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    43e4:	5c1b      	ldrb	r3, [r3, r0]
    43e6:	221f      	movs	r2, #31
    43e8:	401a      	ands	r2, r3
    43ea:	2301      	movs	r3, #1
    43ec:	4093      	lsls	r3, r2
    43ee:	4a08      	ldr	r2, [pc, #32]	; (4410 <tmr_enable_cc_interrupt+0x38>)
    43f0:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    43f2:	7e63      	ldrb	r3, [r4, #25]
    43f4:	2210      	movs	r2, #16
    43f6:	4313      	orrs	r3, r2
    43f8:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    43fa:	6823      	ldr	r3, [r4, #0]
    43fc:	2210      	movs	r2, #16
    43fe:	735a      	strb	r2, [r3, #13]
}
    4400:	bd10      	pop	{r4, pc}
    4402:	46c0      	nop			; (mov r8, r8)
    4404:	2000233c 	.word	0x2000233c
    4408:	0000289d 	.word	0x0000289d
    440c:	0000ab60 	.word	0x0000ab60
    4410:	e000e100 	.word	0xe000e100

00004414 <tmr_write_cmpreg>:
{
    4414:	b510      	push	{r4, lr}
    4416:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    4418:	2100      	movs	r1, #0
    441a:	4802      	ldr	r0, [pc, #8]	; (4424 <tmr_write_cmpreg+0x10>)
    441c:	4b02      	ldr	r3, [pc, #8]	; (4428 <tmr_write_cmpreg+0x14>)
    441e:	4798      	blx	r3
}
    4420:	bd10      	pop	{r4, pc}
    4422:	46c0      	nop			; (mov r8, r8)
    4424:	2000233c 	.word	0x2000233c
    4428:	00002b3d 	.word	0x00002b3d

0000442c <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    442c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    442e:	46ce      	mov	lr, r9
    4430:	4647      	mov	r7, r8
    4432:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    4434:	4a2d      	ldr	r2, [pc, #180]	; (44ec <tmr_init+0xc0>)
    4436:	2300      	movs	r3, #0
    4438:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    443a:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    443c:	2100      	movs	r1, #0
    443e:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4440:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    4442:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    4444:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    4446:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    4448:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    444a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    444c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    444e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4450:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    4452:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    4454:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    4456:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    4458:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    445a:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    445c:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    445e:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4460:	3b01      	subs	r3, #1
    4462:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    4464:	4c22      	ldr	r4, [pc, #136]	; (44f0 <tmr_init+0xc4>)
    4466:	4923      	ldr	r1, [pc, #140]	; (44f4 <tmr_init+0xc8>)
    4468:	0020      	movs	r0, r4
    446a:	4b23      	ldr	r3, [pc, #140]	; (44f8 <tmr_init+0xcc>)
    446c:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    446e:	2200      	movs	r2, #0
    4470:	4922      	ldr	r1, [pc, #136]	; (44fc <tmr_init+0xd0>)
    4472:	0020      	movs	r0, r4
    4474:	4d22      	ldr	r5, [pc, #136]	; (4500 <tmr_init+0xd4>)
    4476:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    4478:	2202      	movs	r2, #2
    447a:	4922      	ldr	r1, [pc, #136]	; (4504 <tmr_init+0xd8>)
    447c:	0020      	movs	r0, r4
    447e:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4480:	6820      	ldr	r0, [r4, #0]
    4482:	4b21      	ldr	r3, [pc, #132]	; (4508 <tmr_init+0xdc>)
    4484:	4699      	mov	r9, r3
    4486:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4488:	4b20      	ldr	r3, [pc, #128]	; (450c <tmr_init+0xe0>)
    448a:	4698      	mov	r8, r3
    448c:	5c1b      	ldrb	r3, [r3, r0]
    448e:	261f      	movs	r6, #31
    4490:	4033      	ands	r3, r6
    4492:	2501      	movs	r5, #1
    4494:	002a      	movs	r2, r5
    4496:	409a      	lsls	r2, r3
    4498:	4f1d      	ldr	r7, [pc, #116]	; (4510 <tmr_init+0xe4>)
    449a:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    449c:	7e63      	ldrb	r3, [r4, #25]
    449e:	2201      	movs	r2, #1
    44a0:	4313      	orrs	r3, r2
    44a2:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    44a4:	6823      	ldr	r3, [r4, #0]
    44a6:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    44a8:	0018      	movs	r0, r3
    44aa:	47c8      	blx	r9
    44ac:	4643      	mov	r3, r8
    44ae:	5c1b      	ldrb	r3, [r3, r0]
    44b0:	401e      	ands	r6, r3
    44b2:	40b5      	lsls	r5, r6
    44b4:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    44b6:	7e63      	ldrb	r3, [r4, #25]
    44b8:	2210      	movs	r2, #16
    44ba:	4313      	orrs	r3, r2
    44bc:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    44be:	6822      	ldr	r2, [r4, #0]
    44c0:	2310      	movs	r3, #16
    44c2:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    44c4:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    44c6:	b25b      	sxtb	r3, r3
    44c8:	2b00      	cmp	r3, #0
    44ca:	dbfb      	blt.n	44c4 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    44cc:	8813      	ldrh	r3, [r2, #0]
    44ce:	2102      	movs	r1, #2
    44d0:	430b      	orrs	r3, r1
    44d2:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    44d4:	2000      	movs	r0, #0
    44d6:	4b0f      	ldr	r3, [pc, #60]	; (4514 <tmr_init+0xe8>)
    44d8:	4798      	blx	r3
    44da:	490f      	ldr	r1, [pc, #60]	; (4518 <tmr_init+0xec>)
    44dc:	4b0f      	ldr	r3, [pc, #60]	; (451c <tmr_init+0xf0>)
    44de:	4798      	blx	r3
	#endif
	return timer_multiplier;
    44e0:	b2c0      	uxtb	r0, r0
}
    44e2:	bc0c      	pop	{r2, r3}
    44e4:	4690      	mov	r8, r2
    44e6:	4699      	mov	r9, r3
    44e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    44ea:	46c0      	nop			; (mov r8, r8)
    44ec:	20002308 	.word	0x20002308
    44f0:	2000233c 	.word	0x2000233c
    44f4:	42002c00 	.word	0x42002c00
    44f8:	000028d5 	.word	0x000028d5
    44fc:	000043a5 	.word	0x000043a5
    4500:	000027d5 	.word	0x000027d5
    4504:	00004399 	.word	0x00004399
    4508:	0000289d 	.word	0x0000289d
    450c:	0000ab60 	.word	0x0000ab60
    4510:	e000e100 	.word	0xe000e100
    4514:	00002565 	.word	0x00002565
    4518:	000f4240 	.word	0x000f4240
    451c:	00007e75 	.word	0x00007e75

00004520 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4520:	4770      	bx	lr
	...

00004524 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4524:	b570      	push	{r4, r5, r6, lr}
    4526:	0003      	movs	r3, r0
    4528:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    452a:	4c14      	ldr	r4, [pc, #80]	; (457c <sal_aes_wrrd+0x58>)
    452c:	1c60      	adds	r0, r4, #1
    452e:	2210      	movs	r2, #16
    4530:	0019      	movs	r1, r3
    4532:	4b13      	ldr	r3, [pc, #76]	; (4580 <sal_aes_wrrd+0x5c>)
    4534:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    4536:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    4538:	4b12      	ldr	r3, [pc, #72]	; (4584 <sal_aes_wrrd+0x60>)
    453a:	781b      	ldrb	r3, [r3, #0]
    453c:	2b00      	cmp	r3, #0
    453e:	d015      	beq.n	456c <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4540:	2212      	movs	r2, #18
    4542:	490e      	ldr	r1, [pc, #56]	; (457c <sal_aes_wrrd+0x58>)
    4544:	2083      	movs	r0, #131	; 0x83
    4546:	4b10      	ldr	r3, [pc, #64]	; (4588 <sal_aes_wrrd+0x64>)
    4548:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    454a:	2200      	movs	r2, #0
    454c:	4b0d      	ldr	r3, [pc, #52]	; (4584 <sal_aes_wrrd+0x60>)
    454e:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4550:	2d00      	cmp	r5, #0
    4552:	d005      	beq.n	4560 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4554:	2210      	movs	r2, #16
    4556:	4909      	ldr	r1, [pc, #36]	; (457c <sal_aes_wrrd+0x58>)
    4558:	3101      	adds	r1, #1
    455a:	0028      	movs	r0, r5
    455c:	4b08      	ldr	r3, [pc, #32]	; (4580 <sal_aes_wrrd+0x5c>)
    455e:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4560:	4b06      	ldr	r3, [pc, #24]	; (457c <sal_aes_wrrd+0x58>)
    4562:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    4564:	2018      	movs	r0, #24
    4566:	4b09      	ldr	r3, [pc, #36]	; (458c <sal_aes_wrrd+0x68>)
    4568:	4798      	blx	r3
}
    456a:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    456c:	2211      	movs	r2, #17
    456e:	4903      	ldr	r1, [pc, #12]	; (457c <sal_aes_wrrd+0x58>)
    4570:	3101      	adds	r1, #1
    4572:	2084      	movs	r0, #132	; 0x84
    4574:	4b04      	ldr	r3, [pc, #16]	; (4588 <sal_aes_wrrd+0x64>)
    4576:	4798      	blx	r3
    4578:	e7ea      	b.n	4550 <sal_aes_wrrd+0x2c>
    457a:	46c0      	nop			; (mov r8, r8)
    457c:	20000868 	.word	0x20000868
    4580:	00005399 	.word	0x00005399
    4584:	2000089c 	.word	0x2000089c
    4588:	00004f81 	.word	0x00004f81
    458c:	00000cf5 	.word	0x00000cf5

00004590 <sal_aes_setup>:
{
    4590:	b5f0      	push	{r4, r5, r6, r7, lr}
    4592:	46c6      	mov	lr, r8
    4594:	b500      	push	{lr}
    4596:	b084      	sub	sp, #16
    4598:	0005      	movs	r5, r0
    459a:	000e      	movs	r6, r1
    459c:	0014      	movs	r4, r2
	if (key != NULL) {
    459e:	2800      	cmp	r0, #0
    45a0:	d017      	beq.n	45d2 <sal_aes_setup+0x42>
		dec_initialized = false;
    45a2:	2200      	movs	r2, #0
    45a4:	4b3e      	ldr	r3, [pc, #248]	; (46a0 <sal_aes_setup+0x110>)
    45a6:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    45a8:	3202      	adds	r2, #2
    45aa:	4b3e      	ldr	r3, [pc, #248]	; (46a4 <sal_aes_setup+0x114>)
    45ac:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    45ae:	320e      	adds	r2, #14
    45b0:	0001      	movs	r1, r0
    45b2:	483d      	ldr	r0, [pc, #244]	; (46a8 <sal_aes_setup+0x118>)
    45b4:	4b3d      	ldr	r3, [pc, #244]	; (46ac <sal_aes_setup+0x11c>)
    45b6:	4698      	mov	r8, r3
    45b8:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    45ba:	4f3d      	ldr	r7, [pc, #244]	; (46b0 <sal_aes_setup+0x120>)
    45bc:	2310      	movs	r3, #16
    45be:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    45c0:	1c78      	adds	r0, r7, #1
    45c2:	2210      	movs	r2, #16
    45c4:	0029      	movs	r1, r5
    45c6:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    45c8:	2211      	movs	r2, #17
    45ca:	0039      	movs	r1, r7
    45cc:	2083      	movs	r0, #131	; 0x83
    45ce:	4b39      	ldr	r3, [pc, #228]	; (46b4 <sal_aes_setup+0x124>)
    45d0:	4798      	blx	r3
	switch (dir) {
    45d2:	2c00      	cmp	r4, #0
    45d4:	d003      	beq.n	45de <sal_aes_setup+0x4e>
    45d6:	2c01      	cmp	r4, #1
    45d8:	d02f      	beq.n	463a <sal_aes_setup+0xaa>
		return false;
    45da:	2000      	movs	r0, #0
    45dc:	e01b      	b.n	4616 <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    45de:	4b31      	ldr	r3, [pc, #196]	; (46a4 <sal_aes_setup+0x114>)
    45e0:	781b      	ldrb	r3, [r3, #0]
    45e2:	2b01      	cmp	r3, #1
    45e4:	d01b      	beq.n	461e <sal_aes_setup+0x8e>
	last_dir = dir;
    45e6:	4b2f      	ldr	r3, [pc, #188]	; (46a4 <sal_aes_setup+0x114>)
    45e8:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    45ea:	2e00      	cmp	r6, #0
    45ec:	d002      	beq.n	45f4 <sal_aes_setup+0x64>
		return (false);
    45ee:	2000      	movs	r0, #0
	switch (enc_mode) {
    45f0:	2e02      	cmp	r6, #2
    45f2:	d110      	bne.n	4616 <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    45f4:	0136      	lsls	r6, r6, #4
    45f6:	2370      	movs	r3, #112	; 0x70
    45f8:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    45fa:	00e4      	lsls	r4, r4, #3
    45fc:	3b68      	subs	r3, #104	; 0x68
    45fe:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4600:	4334      	orrs	r4, r6
    4602:	4b2b      	ldr	r3, [pc, #172]	; (46b0 <sal_aes_setup+0x120>)
    4604:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    4606:	2680      	movs	r6, #128	; 0x80
    4608:	4276      	negs	r6, r6
    460a:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    460c:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    460e:	2201      	movs	r2, #1
    4610:	4b29      	ldr	r3, [pc, #164]	; (46b8 <sal_aes_setup+0x128>)
    4612:	701a      	strb	r2, [r3, #0]
	return (true);
    4614:	2001      	movs	r0, #1
}
    4616:	b004      	add	sp, #16
    4618:	bc04      	pop	{r2}
    461a:	4690      	mov	r8, r2
    461c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    461e:	4d24      	ldr	r5, [pc, #144]	; (46b0 <sal_aes_setup+0x120>)
    4620:	330f      	adds	r3, #15
    4622:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    4624:	1c68      	adds	r0, r5, #1
    4626:	2210      	movs	r2, #16
    4628:	491f      	ldr	r1, [pc, #124]	; (46a8 <sal_aes_setup+0x118>)
    462a:	4b20      	ldr	r3, [pc, #128]	; (46ac <sal_aes_setup+0x11c>)
    462c:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    462e:	2211      	movs	r2, #17
    4630:	0029      	movs	r1, r5
    4632:	2083      	movs	r0, #131	; 0x83
    4634:	4b1f      	ldr	r3, [pc, #124]	; (46b4 <sal_aes_setup+0x124>)
    4636:	4798      	blx	r3
    4638:	e7d5      	b.n	45e6 <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    463a:	4b1a      	ldr	r3, [pc, #104]	; (46a4 <sal_aes_setup+0x114>)
    463c:	781b      	ldrb	r3, [r3, #0]
    463e:	2b01      	cmp	r3, #1
    4640:	d0d1      	beq.n	45e6 <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4642:	2210      	movs	r2, #16
    4644:	4b1a      	ldr	r3, [pc, #104]	; (46b0 <sal_aes_setup+0x120>)
    4646:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    4648:	4b15      	ldr	r3, [pc, #84]	; (46a0 <sal_aes_setup+0x110>)
    464a:	781b      	ldrb	r3, [r3, #0]
    464c:	2b00      	cmp	r3, #0
    464e:	d00e      	beq.n	466e <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4650:	4d17      	ldr	r5, [pc, #92]	; (46b0 <sal_aes_setup+0x120>)
    4652:	1c68      	adds	r0, r5, #1
    4654:	2210      	movs	r2, #16
    4656:	4919      	ldr	r1, [pc, #100]	; (46bc <sal_aes_setup+0x12c>)
    4658:	4b14      	ldr	r3, [pc, #80]	; (46ac <sal_aes_setup+0x11c>)
    465a:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    465c:	2211      	movs	r2, #17
    465e:	0029      	movs	r1, r5
    4660:	2083      	movs	r0, #131	; 0x83
    4662:	4b14      	ldr	r3, [pc, #80]	; (46b4 <sal_aes_setup+0x124>)
    4664:	4798      	blx	r3
			dec_initialized = true;
    4666:	4b0e      	ldr	r3, [pc, #56]	; (46a0 <sal_aes_setup+0x110>)
    4668:	2201      	movs	r2, #1
    466a:	701a      	strb	r2, [r3, #0]
    466c:	e7bb      	b.n	45e6 <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    466e:	4d10      	ldr	r5, [pc, #64]	; (46b0 <sal_aes_setup+0x120>)
    4670:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    4672:	3380      	adds	r3, #128	; 0x80
    4674:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    4676:	3a0f      	subs	r2, #15
    4678:	4b0f      	ldr	r3, [pc, #60]	; (46b8 <sal_aes_setup+0x128>)
    467a:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    467c:	2100      	movs	r1, #0
    467e:	4668      	mov	r0, sp
    4680:	4b0f      	ldr	r3, [pc, #60]	; (46c0 <sal_aes_setup+0x130>)
    4682:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4684:	2310      	movs	r3, #16
    4686:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4688:	2201      	movs	r2, #1
    468a:	0029      	movs	r1, r5
    468c:	2083      	movs	r0, #131	; 0x83
    468e:	4b09      	ldr	r3, [pc, #36]	; (46b4 <sal_aes_setup+0x124>)
    4690:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    4692:	2210      	movs	r2, #16
    4694:	4909      	ldr	r1, [pc, #36]	; (46bc <sal_aes_setup+0x12c>)
    4696:	2084      	movs	r0, #132	; 0x84
    4698:	4b0a      	ldr	r3, [pc, #40]	; (46c4 <sal_aes_setup+0x134>)
    469a:	4798      	blx	r3
    469c:	e7d8      	b.n	4650 <sal_aes_setup+0xc0>
    469e:	46c0      	nop			; (mov r8, r8)
    46a0:	2000087a 	.word	0x2000087a
    46a4:	20000009 	.word	0x20000009
    46a8:	2000088c 	.word	0x2000088c
    46ac:	00005399 	.word	0x00005399
    46b0:	20000868 	.word	0x20000868
    46b4:	00004c8d 	.word	0x00004c8d
    46b8:	2000089c 	.word	0x2000089c
    46bc:	2000087c 	.word	0x2000087c
    46c0:	00004525 	.word	0x00004525
    46c4:	00004df9 	.word	0x00004df9

000046c8 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    46c8:	b510      	push	{r4, lr}
    46ca:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    46cc:	2210      	movs	r2, #16
    46ce:	2084      	movs	r0, #132	; 0x84
    46d0:	4b01      	ldr	r3, [pc, #4]	; (46d8 <sal_aes_read+0x10>)
    46d2:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    46d4:	bd10      	pop	{r4, pc}
    46d6:	46c0      	nop			; (mov r8, r8)
    46d8:	00004df9 	.word	0x00004df9

000046dc <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    46dc:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    46de:	2201      	movs	r2, #1
    46e0:	4b03      	ldr	r3, [pc, #12]	; (46f0 <AT86RFX_ISR+0x14>)
    46e2:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    46e4:	4b03      	ldr	r3, [pc, #12]	; (46f4 <AT86RFX_ISR+0x18>)
    46e6:	681b      	ldr	r3, [r3, #0]
    46e8:	2b00      	cmp	r3, #0
    46ea:	d000      	beq.n	46ee <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    46ec:	4798      	blx	r3
	}
}
    46ee:	bd10      	pop	{r4, pc}
    46f0:	40001800 	.word	0x40001800
    46f4:	200008a0 	.word	0x200008a0

000046f8 <trx_spi_init>:

void trx_spi_init(void)
{
    46f8:	b530      	push	{r4, r5, lr}
    46fa:	b085      	sub	sp, #20
	config->address_enabled = false;
    46fc:	4a34      	ldr	r2, [pc, #208]	; (47d0 <trx_spi_init+0xd8>)
    46fe:	2300      	movs	r3, #0
    4700:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4702:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4704:	213f      	movs	r1, #63	; 0x3f
    4706:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    4708:	4c32      	ldr	r4, [pc, #200]	; (47d4 <trx_spi_init+0xdc>)
    470a:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    470c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    470e:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4710:	2201      	movs	r2, #1
    4712:	4669      	mov	r1, sp
    4714:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    4716:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4718:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    471a:	203f      	movs	r0, #63	; 0x3f
    471c:	4b2e      	ldr	r3, [pc, #184]	; (47d8 <trx_spi_init+0xe0>)
    471e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4720:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    4722:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4724:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4726:	2900      	cmp	r1, #0
    4728:	d104      	bne.n	4734 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    472a:	0953      	lsrs	r3, r2, #5
    472c:	01db      	lsls	r3, r3, #7
    472e:	492b      	ldr	r1, [pc, #172]	; (47dc <trx_spi_init+0xe4>)
    4730:	468c      	mov	ip, r1
    4732:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4734:	211f      	movs	r1, #31
    4736:	4011      	ands	r1, r2
    4738:	2201      	movs	r2, #1
    473a:	0010      	movs	r0, r2
    473c:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    473e:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    4740:	4c27      	ldr	r4, [pc, #156]	; (47e0 <trx_spi_init+0xe8>)
    4742:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4744:	2300      	movs	r3, #0
    4746:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4748:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    474a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    474c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    474e:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    4750:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    4752:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    4754:	3223      	adds	r2, #35	; 0x23
    4756:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4758:	0020      	movs	r0, r4
    475a:	3018      	adds	r0, #24
    475c:	3a18      	subs	r2, #24
    475e:	2100      	movs	r1, #0
    4760:	4b20      	ldr	r3, [pc, #128]	; (47e4 <trx_spi_init+0xec>)
    4762:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4764:	2380      	movs	r3, #128	; 0x80
    4766:	025b      	lsls	r3, r3, #9
    4768:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    476a:	4b1f      	ldr	r3, [pc, #124]	; (47e8 <trx_spi_init+0xf0>)
    476c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    476e:	4b1f      	ldr	r3, [pc, #124]	; (47ec <trx_spi_init+0xf4>)
    4770:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    4772:	2301      	movs	r3, #1
    4774:	425b      	negs	r3, r3
    4776:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4778:	4b1d      	ldr	r3, [pc, #116]	; (47f0 <trx_spi_init+0xf8>)
    477a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    477c:	4b1d      	ldr	r3, [pc, #116]	; (47f4 <trx_spi_init+0xfc>)
    477e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4780:	4d1d      	ldr	r5, [pc, #116]	; (47f8 <trx_spi_init+0x100>)
    4782:	0022      	movs	r2, r4
    4784:	491d      	ldr	r1, [pc, #116]	; (47fc <trx_spi_init+0x104>)
    4786:	0028      	movs	r0, r5
    4788:	4b1d      	ldr	r3, [pc, #116]	; (4800 <trx_spi_init+0x108>)
    478a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    478c:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    478e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4790:	2b00      	cmp	r3, #0
    4792:	d1fc      	bne.n	478e <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4794:	6813      	ldr	r3, [r2, #0]
    4796:	2502      	movs	r5, #2
    4798:	432b      	orrs	r3, r5
    479a:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    479c:	ac01      	add	r4, sp, #4
    479e:	0020      	movs	r0, r4
    47a0:	4b18      	ldr	r3, [pc, #96]	; (4804 <trx_spi_init+0x10c>)
    47a2:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    47a4:	2320      	movs	r3, #32
    47a6:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    47a8:	2380      	movs	r3, #128	; 0x80
    47aa:	039b      	lsls	r3, r3, #14
    47ac:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    47ae:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    47b0:	2301      	movs	r3, #1
    47b2:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    47b4:	2200      	movs	r2, #0
    47b6:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    47b8:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    47ba:	0021      	movs	r1, r4
    47bc:	2000      	movs	r0, #0
    47be:	4b12      	ldr	r3, [pc, #72]	; (4808 <trx_spi_init+0x110>)
    47c0:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    47c2:	2200      	movs	r2, #0
    47c4:	2100      	movs	r1, #0
    47c6:	4811      	ldr	r0, [pc, #68]	; (480c <trx_spi_init+0x114>)
    47c8:	4b11      	ldr	r3, [pc, #68]	; (4810 <trx_spi_init+0x118>)
    47ca:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    47cc:	b005      	add	sp, #20
    47ce:	bd30      	pop	{r4, r5, pc}
    47d0:	2000235c 	.word	0x2000235c
    47d4:	20002360 	.word	0x20002360
    47d8:	00001035 	.word	0x00001035
    47dc:	41004400 	.word	0x41004400
    47e0:	20002364 	.word	0x20002364
    47e4:	000053ab 	.word	0x000053ab
    47e8:	004c4b40 	.word	0x004c4b40
    47ec:	00530005 	.word	0x00530005
    47f0:	003e0005 	.word	0x003e0005
    47f4:	00520005 	.word	0x00520005
    47f8:	2000239c 	.word	0x2000239c
    47fc:	42001800 	.word	0x42001800
    4800:	0000151d 	.word	0x0000151d
    4804:	00000fa9 	.word	0x00000fa9
    4808:	00000fbd 	.word	0x00000fbd
    480c:	000046dd 	.word	0x000046dd
    4810:	00000e65 	.word	0x00000e65

00004814 <PhyReset>:

void PhyReset(void)
{
    4814:	b570      	push	{r4, r5, r6, lr}
    4816:	4c08      	ldr	r4, [pc, #32]	; (4838 <PhyReset+0x24>)
    4818:	2580      	movs	r5, #128	; 0x80
    481a:	022d      	lsls	r5, r5, #8
    481c:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    481e:	2280      	movs	r2, #128	; 0x80
    4820:	0352      	lsls	r2, r2, #13
    4822:	4b06      	ldr	r3, [pc, #24]	; (483c <PhyReset+0x28>)
    4824:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    4826:	20a5      	movs	r0, #165	; 0xa5
    4828:	0040      	lsls	r0, r0, #1
    482a:	4e05      	ldr	r6, [pc, #20]	; (4840 <PhyReset+0x2c>)
    482c:	47b0      	blx	r6
    482e:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4830:	200a      	movs	r0, #10
    4832:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    4834:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    4836:	bd70      	pop	{r4, r5, r6, pc}
    4838:	41004480 	.word	0x41004480
    483c:	41004400 	.word	0x41004400
    4840:	00000cf5 	.word	0x00000cf5

00004844 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    4844:	b570      	push	{r4, r5, r6, lr}
    4846:	b082      	sub	sp, #8
    4848:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    484a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    484e:	425a      	negs	r2, r3
    4850:	4153      	adcs	r3, r2
    4852:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4854:	b672      	cpsid	i
    4856:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    485a:	2200      	movs	r2, #0
    485c:	4b33      	ldr	r3, [pc, #204]	; (492c <trx_reg_read+0xe8>)
    485e:	701a      	strb	r2, [r3, #0]
	return flags;
    4860:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4862:	4e33      	ldr	r6, [pc, #204]	; (4930 <trx_reg_read+0xec>)
    4864:	3201      	adds	r2, #1
    4866:	4933      	ldr	r1, [pc, #204]	; (4934 <trx_reg_read+0xf0>)
    4868:	0030      	movs	r0, r6
    486a:	4b33      	ldr	r3, [pc, #204]	; (4938 <trx_reg_read+0xf4>)
    486c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    486e:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4870:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4872:	7e1a      	ldrb	r2, [r3, #24]
    4874:	420a      	tst	r2, r1
    4876:	d0fc      	beq.n	4872 <trx_reg_read+0x2e>
    4878:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    487a:	07d2      	lsls	r2, r2, #31
    487c:	d502      	bpl.n	4884 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    487e:	2280      	movs	r2, #128	; 0x80
    4880:	4315      	orrs	r5, r2
    4882:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4884:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4886:	7e1a      	ldrb	r2, [r3, #24]
    4888:	420a      	tst	r2, r1
    488a:	d0fc      	beq.n	4886 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    488c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    488e:	7e1a      	ldrb	r2, [r3, #24]
    4890:	420a      	tst	r2, r1
    4892:	d0fc      	beq.n	488e <trx_reg_read+0x4a>
    4894:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4896:	0752      	lsls	r2, r2, #29
    4898:	d50c      	bpl.n	48b4 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    489a:	8b5a      	ldrh	r2, [r3, #26]
    489c:	0752      	lsls	r2, r2, #29
    489e:	d501      	bpl.n	48a4 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    48a0:	2204      	movs	r2, #4
    48a2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48a4:	4a22      	ldr	r2, [pc, #136]	; (4930 <trx_reg_read+0xec>)
    48a6:	7992      	ldrb	r2, [r2, #6]
    48a8:	2a01      	cmp	r2, #1
    48aa:	d034      	beq.n	4916 <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    48ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    48ae:	b2d2      	uxtb	r2, r2
    48b0:	4922      	ldr	r1, [pc, #136]	; (493c <trx_reg_read+0xf8>)
    48b2:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    48b4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48b6:	7e1a      	ldrb	r2, [r3, #24]
    48b8:	420a      	tst	r2, r1
    48ba:	d0fc      	beq.n	48b6 <trx_reg_read+0x72>
    48bc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    48be:	07d2      	lsls	r2, r2, #31
    48c0:	d501      	bpl.n	48c6 <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    48c2:	2200      	movs	r2, #0
    48c4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    48c6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48c8:	7e1a      	ldrb	r2, [r3, #24]
    48ca:	420a      	tst	r2, r1
    48cc:	d0fc      	beq.n	48c8 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    48ce:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    48d0:	7e1a      	ldrb	r2, [r3, #24]
    48d2:	420a      	tst	r2, r1
    48d4:	d0fc      	beq.n	48d0 <trx_reg_read+0x8c>
    48d6:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    48d8:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    48da:	0752      	lsls	r2, r2, #29
    48dc:	d50a      	bpl.n	48f4 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    48de:	8b5a      	ldrh	r2, [r3, #26]
    48e0:	0752      	lsls	r2, r2, #29
    48e2:	d501      	bpl.n	48e8 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    48e4:	2204      	movs	r2, #4
    48e6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48e8:	4a11      	ldr	r2, [pc, #68]	; (4930 <trx_reg_read+0xec>)
    48ea:	7992      	ldrb	r2, [r2, #6]
    48ec:	2a01      	cmp	r2, #1
    48ee:	d018      	beq.n	4922 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    48f0:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    48f2:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    48f4:	2200      	movs	r2, #0
    48f6:	490f      	ldr	r1, [pc, #60]	; (4934 <trx_reg_read+0xf0>)
    48f8:	480d      	ldr	r0, [pc, #52]	; (4930 <trx_reg_read+0xec>)
    48fa:	4b0f      	ldr	r3, [pc, #60]	; (4938 <trx_reg_read+0xf4>)
    48fc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    48fe:	23ff      	movs	r3, #255	; 0xff
    4900:	4223      	tst	r3, r4
    4902:	d005      	beq.n	4910 <trx_reg_read+0xcc>
		cpu_irq_enable();
    4904:	2201      	movs	r2, #1
    4906:	4b09      	ldr	r3, [pc, #36]	; (492c <trx_reg_read+0xe8>)
    4908:	701a      	strb	r2, [r3, #0]
    490a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    490e:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4910:	b2e8      	uxtb	r0, r5
}
    4912:	b002      	add	sp, #8
    4914:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4916:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4918:	05d2      	lsls	r2, r2, #23
    491a:	0dd2      	lsrs	r2, r2, #23
    491c:	4907      	ldr	r1, [pc, #28]	; (493c <trx_reg_read+0xf8>)
    491e:	800a      	strh	r2, [r1, #0]
    4920:	e7c8      	b.n	48b4 <trx_reg_read+0x70>
    4922:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4924:	05ed      	lsls	r5, r5, #23
    4926:	0ded      	lsrs	r5, r5, #23
    4928:	e7e4      	b.n	48f4 <trx_reg_read+0xb0>
    492a:	46c0      	nop			; (mov r8, r8)
    492c:	20000008 	.word	0x20000008
    4930:	2000239c 	.word	0x2000239c
    4934:	20002360 	.word	0x20002360
    4938:	000017e1 	.word	0x000017e1
    493c:	20002358 	.word	0x20002358

00004940 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    4940:	b5f0      	push	{r4, r5, r6, r7, lr}
    4942:	b083      	sub	sp, #12
    4944:	0006      	movs	r6, r0
    4946:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4948:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    494c:	425a      	negs	r2, r3
    494e:	4153      	adcs	r3, r2
    4950:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4952:	b672      	cpsid	i
    4954:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4958:	2200      	movs	r2, #0
    495a:	4b34      	ldr	r3, [pc, #208]	; (4a2c <trx_reg_write+0xec>)
    495c:	701a      	strb	r2, [r3, #0]
	return flags;
    495e:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4960:	4f33      	ldr	r7, [pc, #204]	; (4a30 <trx_reg_write+0xf0>)
    4962:	3201      	adds	r2, #1
    4964:	4933      	ldr	r1, [pc, #204]	; (4a34 <trx_reg_write+0xf4>)
    4966:	0038      	movs	r0, r7
    4968:	4b33      	ldr	r3, [pc, #204]	; (4a38 <trx_reg_write+0xf8>)
    496a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    496c:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    496e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4970:	7e1a      	ldrb	r2, [r3, #24]
    4972:	420a      	tst	r2, r1
    4974:	d0fc      	beq.n	4970 <trx_reg_write+0x30>
    4976:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4978:	07d2      	lsls	r2, r2, #31
    497a:	d502      	bpl.n	4982 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    497c:	22c0      	movs	r2, #192	; 0xc0
    497e:	4316      	orrs	r6, r2
    4980:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4982:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4984:	7e1a      	ldrb	r2, [r3, #24]
    4986:	420a      	tst	r2, r1
    4988:	d0fc      	beq.n	4984 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    498a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    498c:	7e1a      	ldrb	r2, [r3, #24]
    498e:	420a      	tst	r2, r1
    4990:	d0fc      	beq.n	498c <trx_reg_write+0x4c>
    4992:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4994:	0752      	lsls	r2, r2, #29
    4996:	d50c      	bpl.n	49b2 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4998:	8b5a      	ldrh	r2, [r3, #26]
    499a:	0752      	lsls	r2, r2, #29
    499c:	d501      	bpl.n	49a2 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    499e:	2204      	movs	r2, #4
    49a0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49a2:	4a23      	ldr	r2, [pc, #140]	; (4a30 <trx_reg_write+0xf0>)
    49a4:	7992      	ldrb	r2, [r2, #6]
    49a6:	2a01      	cmp	r2, #1
    49a8:	d033      	beq.n	4a12 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49ac:	b2d2      	uxtb	r2, r2
    49ae:	4923      	ldr	r1, [pc, #140]	; (4a3c <trx_reg_write+0xfc>)
    49b0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    49b2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49b4:	7e1a      	ldrb	r2, [r3, #24]
    49b6:	420a      	tst	r2, r1
    49b8:	d0fc      	beq.n	49b4 <trx_reg_write+0x74>
    49ba:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    49bc:	07d2      	lsls	r2, r2, #31
    49be:	d500      	bpl.n	49c2 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49c0:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    49c2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49c4:	7e1a      	ldrb	r2, [r3, #24]
    49c6:	420a      	tst	r2, r1
    49c8:	d0fc      	beq.n	49c4 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    49ca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49cc:	7e1a      	ldrb	r2, [r3, #24]
    49ce:	420a      	tst	r2, r1
    49d0:	d0fc      	beq.n	49cc <trx_reg_write+0x8c>
    49d2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    49d4:	0752      	lsls	r2, r2, #29
    49d6:	d50c      	bpl.n	49f2 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49d8:	8b5a      	ldrh	r2, [r3, #26]
    49da:	0752      	lsls	r2, r2, #29
    49dc:	d501      	bpl.n	49e2 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49de:	2204      	movs	r2, #4
    49e0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49e2:	4a13      	ldr	r2, [pc, #76]	; (4a30 <trx_reg_write+0xf0>)
    49e4:	7992      	ldrb	r2, [r2, #6]
    49e6:	2a01      	cmp	r2, #1
    49e8:	d019      	beq.n	4a1e <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    49ec:	b2db      	uxtb	r3, r3
    49ee:	4a13      	ldr	r2, [pc, #76]	; (4a3c <trx_reg_write+0xfc>)
    49f0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    49f2:	2200      	movs	r2, #0
    49f4:	490f      	ldr	r1, [pc, #60]	; (4a34 <trx_reg_write+0xf4>)
    49f6:	480e      	ldr	r0, [pc, #56]	; (4a30 <trx_reg_write+0xf0>)
    49f8:	4b0f      	ldr	r3, [pc, #60]	; (4a38 <trx_reg_write+0xf8>)
    49fa:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    49fc:	23ff      	movs	r3, #255	; 0xff
    49fe:	422b      	tst	r3, r5
    4a00:	d005      	beq.n	4a0e <trx_reg_write+0xce>
		cpu_irq_enable();
    4a02:	2201      	movs	r2, #1
    4a04:	4b09      	ldr	r3, [pc, #36]	; (4a2c <trx_reg_write+0xec>)
    4a06:	701a      	strb	r2, [r3, #0]
    4a08:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4a0c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4a0e:	b003      	add	sp, #12
    4a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a14:	05d2      	lsls	r2, r2, #23
    4a16:	0dd2      	lsrs	r2, r2, #23
    4a18:	4908      	ldr	r1, [pc, #32]	; (4a3c <trx_reg_write+0xfc>)
    4a1a:	800a      	strh	r2, [r1, #0]
    4a1c:	e7c9      	b.n	49b2 <trx_reg_write+0x72>
    4a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4a20:	05db      	lsls	r3, r3, #23
    4a22:	0ddb      	lsrs	r3, r3, #23
    4a24:	4a05      	ldr	r2, [pc, #20]	; (4a3c <trx_reg_write+0xfc>)
    4a26:	8013      	strh	r3, [r2, #0]
    4a28:	e7e3      	b.n	49f2 <trx_reg_write+0xb2>
    4a2a:	46c0      	nop			; (mov r8, r8)
    4a2c:	20000008 	.word	0x20000008
    4a30:	2000239c 	.word	0x2000239c
    4a34:	20002360 	.word	0x20002360
    4a38:	000017e1 	.word	0x000017e1
    4a3c:	20002358 	.word	0x20002358

00004a40 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a42:	46d6      	mov	lr, sl
    4a44:	464f      	mov	r7, r9
    4a46:	4646      	mov	r6, r8
    4a48:	b5c0      	push	{r6, r7, lr}
    4a4a:	b082      	sub	sp, #8
    4a4c:	0005      	movs	r5, r0
    4a4e:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4a50:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4a54:	425a      	negs	r2, r3
    4a56:	4153      	adcs	r3, r2
    4a58:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4a5a:	b672      	cpsid	i
    4a5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4a60:	2200      	movs	r2, #0
    4a62:	4b3e      	ldr	r3, [pc, #248]	; (4b5c <trx_frame_read+0x11c>)
    4a64:	701a      	strb	r2, [r3, #0]
	return flags;
    4a66:	9b01      	ldr	r3, [sp, #4]
    4a68:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4a6a:	4f3d      	ldr	r7, [pc, #244]	; (4b60 <trx_frame_read+0x120>)
    4a6c:	3201      	adds	r2, #1
    4a6e:	493d      	ldr	r1, [pc, #244]	; (4b64 <trx_frame_read+0x124>)
    4a70:	0038      	movs	r0, r7
    4a72:	4b3d      	ldr	r3, [pc, #244]	; (4b68 <trx_frame_read+0x128>)
    4a74:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4a76:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4a78:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a7a:	7e1a      	ldrb	r2, [r3, #24]
    4a7c:	420a      	tst	r2, r1
    4a7e:	d0fc      	beq.n	4a7a <trx_frame_read+0x3a>
    4a80:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a82:	07d2      	lsls	r2, r2, #31
    4a84:	d501      	bpl.n	4a8a <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a86:	2220      	movs	r2, #32
    4a88:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4a8a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a8c:	7e1a      	ldrb	r2, [r3, #24]
    4a8e:	420a      	tst	r2, r1
    4a90:	d0fc      	beq.n	4a8c <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a92:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a94:	7e1a      	ldrb	r2, [r3, #24]
    4a96:	420a      	tst	r2, r1
    4a98:	d0fc      	beq.n	4a94 <trx_frame_read+0x54>
    4a9a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a9c:	0752      	lsls	r2, r2, #29
    4a9e:	d50c      	bpl.n	4aba <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4aa0:	8b5a      	ldrh	r2, [r3, #26]
    4aa2:	0752      	lsls	r2, r2, #29
    4aa4:	d501      	bpl.n	4aaa <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4aa6:	2204      	movs	r2, #4
    4aa8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4aaa:	4a2d      	ldr	r2, [pc, #180]	; (4b60 <trx_frame_read+0x120>)
    4aac:	7992      	ldrb	r2, [r2, #6]
    4aae:	2a01      	cmp	r2, #1
    4ab0:	d013      	beq.n	4ada <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ab4:	b2db      	uxtb	r3, r3
    4ab6:	4a2d      	ldr	r2, [pc, #180]	; (4b6c <trx_frame_read+0x12c>)
    4ab8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4aba:	1e63      	subs	r3, r4, #1
    4abc:	b2db      	uxtb	r3, r3
    4abe:	2c00      	cmp	r4, #0
    4ac0:	d036      	beq.n	4b30 <trx_frame_read+0xf0>
    4ac2:	3301      	adds	r3, #1
    4ac4:	469c      	mov	ip, r3
    4ac6:	44ac      	add	ip, r5
    4ac8:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    4aca:	4e25      	ldr	r6, [pc, #148]	; (4b60 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4acc:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ace:	2300      	movs	r3, #0
    4ad0:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4ad2:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4ad4:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ad6:	46b1      	mov	r9, r6
    4ad8:	e00f      	b.n	4afa <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4adc:	05db      	lsls	r3, r3, #23
    4ade:	0ddb      	lsrs	r3, r3, #23
    4ae0:	4a22      	ldr	r2, [pc, #136]	; (4b6c <trx_frame_read+0x12c>)
    4ae2:	8013      	strh	r3, [r2, #0]
    4ae4:	e7e9      	b.n	4aba <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ae6:	464a      	mov	r2, r9
    4ae8:	7992      	ldrb	r2, [r2, #6]
    4aea:	2a01      	cmp	r2, #1
    4aec:	d01c      	beq.n	4b28 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4aee:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4af0:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4af2:	702f      	strb	r7, [r5, #0]
		data++;
    4af4:	3501      	adds	r5, #1
	while (length--) {
    4af6:	4565      	cmp	r5, ip
    4af8:	d01a      	beq.n	4b30 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4afa:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4afc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4afe:	4202      	tst	r2, r0
    4b00:	d0fc      	beq.n	4afc <trx_frame_read+0xbc>
    4b02:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4b04:	4202      	tst	r2, r0
    4b06:	d001      	beq.n	4b0c <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b08:	4652      	mov	r2, sl
    4b0a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b0c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4b0e:	4222      	tst	r2, r4
    4b10:	d0fc      	beq.n	4b0c <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b12:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4b14:	420a      	tst	r2, r1
    4b16:	d0fc      	beq.n	4b12 <trx_frame_read+0xd2>
    4b18:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4b1a:	420a      	tst	r2, r1
    4b1c:	d0e9      	beq.n	4af2 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b1e:	8b5a      	ldrh	r2, [r3, #26]
    4b20:	420a      	tst	r2, r1
    4b22:	d0e0      	beq.n	4ae6 <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b24:	8359      	strh	r1, [r3, #26]
    4b26:	e7de      	b.n	4ae6 <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b28:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4b2a:	05ff      	lsls	r7, r7, #23
    4b2c:	0dff      	lsrs	r7, r7, #23
    4b2e:	e7e0      	b.n	4af2 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4b30:	2200      	movs	r2, #0
    4b32:	490c      	ldr	r1, [pc, #48]	; (4b64 <trx_frame_read+0x124>)
    4b34:	480a      	ldr	r0, [pc, #40]	; (4b60 <trx_frame_read+0x120>)
    4b36:	4b0c      	ldr	r3, [pc, #48]	; (4b68 <trx_frame_read+0x128>)
    4b38:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4b3a:	23ff      	movs	r3, #255	; 0xff
    4b3c:	4642      	mov	r2, r8
    4b3e:	4213      	tst	r3, r2
    4b40:	d005      	beq.n	4b4e <trx_frame_read+0x10e>
		cpu_irq_enable();
    4b42:	2201      	movs	r2, #1
    4b44:	4b05      	ldr	r3, [pc, #20]	; (4b5c <trx_frame_read+0x11c>)
    4b46:	701a      	strb	r2, [r3, #0]
    4b48:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4b4c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4b4e:	b002      	add	sp, #8
    4b50:	bc1c      	pop	{r2, r3, r4}
    4b52:	4690      	mov	r8, r2
    4b54:	4699      	mov	r9, r3
    4b56:	46a2      	mov	sl, r4
    4b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b5a:	46c0      	nop			; (mov r8, r8)
    4b5c:	20000008 	.word	0x20000008
    4b60:	2000239c 	.word	0x2000239c
    4b64:	20002360 	.word	0x20002360
    4b68:	000017e1 	.word	0x000017e1
    4b6c:	20002358 	.word	0x20002358

00004b70 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4b70:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b72:	46c6      	mov	lr, r8
    4b74:	b500      	push	{lr}
    4b76:	b082      	sub	sp, #8
    4b78:	0004      	movs	r4, r0
    4b7a:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b7c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4b80:	425a      	negs	r2, r3
    4b82:	4153      	adcs	r3, r2
    4b84:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4b86:	b672      	cpsid	i
    4b88:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b8c:	2200      	movs	r2, #0
    4b8e:	4b3a      	ldr	r3, [pc, #232]	; (4c78 <trx_frame_write+0x108>)
    4b90:	701a      	strb	r2, [r3, #0]
	return flags;
    4b92:	9b01      	ldr	r3, [sp, #4]
    4b94:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4b96:	4f39      	ldr	r7, [pc, #228]	; (4c7c <trx_frame_write+0x10c>)
    4b98:	3201      	adds	r2, #1
    4b9a:	4939      	ldr	r1, [pc, #228]	; (4c80 <trx_frame_write+0x110>)
    4b9c:	0038      	movs	r0, r7
    4b9e:	4b39      	ldr	r3, [pc, #228]	; (4c84 <trx_frame_write+0x114>)
    4ba0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ba2:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4ba4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ba6:	7e1a      	ldrb	r2, [r3, #24]
    4ba8:	420a      	tst	r2, r1
    4baa:	d0fc      	beq.n	4ba6 <trx_frame_write+0x36>
    4bac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4bae:	07d2      	lsls	r2, r2, #31
    4bb0:	d501      	bpl.n	4bb6 <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bb2:	2260      	movs	r2, #96	; 0x60
    4bb4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4bb6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bb8:	7e1a      	ldrb	r2, [r3, #24]
    4bba:	420a      	tst	r2, r1
    4bbc:	d0fc      	beq.n	4bb8 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4bbe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bc0:	7e1a      	ldrb	r2, [r3, #24]
    4bc2:	420a      	tst	r2, r1
    4bc4:	d0fc      	beq.n	4bc0 <trx_frame_write+0x50>
    4bc6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4bc8:	0752      	lsls	r2, r2, #29
    4bca:	d50c      	bpl.n	4be6 <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4bcc:	8b5a      	ldrh	r2, [r3, #26]
    4bce:	0752      	lsls	r2, r2, #29
    4bd0:	d501      	bpl.n	4bd6 <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bd2:	2204      	movs	r2, #4
    4bd4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bd6:	4a29      	ldr	r2, [pc, #164]	; (4c7c <trx_frame_write+0x10c>)
    4bd8:	7992      	ldrb	r2, [r2, #6]
    4bda:	2a01      	cmp	r2, #1
    4bdc:	d00b      	beq.n	4bf6 <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4be0:	b2d2      	uxtb	r2, r2
    4be2:	4929      	ldr	r1, [pc, #164]	; (4c88 <trx_frame_write+0x118>)
    4be4:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4be6:	4a25      	ldr	r2, [pc, #148]	; (4c7c <trx_frame_write+0x10c>)
    4be8:	7992      	ldrb	r2, [r2, #6]
    4bea:	4694      	mov	ip, r2
    4bec:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4bee:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4bf0:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4bf2:	2404      	movs	r4, #4
    4bf4:	e00d      	b.n	4c12 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4bf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4bf8:	05d2      	lsls	r2, r2, #23
    4bfa:	0dd2      	lsrs	r2, r2, #23
    4bfc:	4922      	ldr	r1, [pc, #136]	; (4c88 <trx_frame_write+0x118>)
    4bfe:	800a      	strh	r2, [r1, #0]
    4c00:	e7f1      	b.n	4be6 <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c02:	4662      	mov	r2, ip
    4c04:	2a01      	cmp	r2, #1
    4c06:	d01e      	beq.n	4c46 <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c0a:	b2d2      	uxtb	r2, r2
    4c0c:	4e1e      	ldr	r6, [pc, #120]	; (4c88 <trx_frame_write+0x118>)
    4c0e:	8032      	strh	r2, [r6, #0]
    4c10:	3101      	adds	r1, #1
	while (length--) {
    4c12:	3d01      	subs	r5, #1
    4c14:	b2ed      	uxtb	r5, r5
    4c16:	2dff      	cmp	r5, #255	; 0xff
    4c18:	d01b      	beq.n	4c52 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c1a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4c1c:	423a      	tst	r2, r7
    4c1e:	d0fc      	beq.n	4c1a <trx_frame_write+0xaa>
    4c20:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c22:	423a      	tst	r2, r7
    4c24:	d001      	beq.n	4c2a <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c26:	780a      	ldrb	r2, [r1, #0]
    4c28:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c2a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4c2c:	4202      	tst	r2, r0
    4c2e:	d0fc      	beq.n	4c2a <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c30:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4c32:	4222      	tst	r2, r4
    4c34:	d0fc      	beq.n	4c30 <trx_frame_write+0xc0>
    4c36:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4c38:	4222      	tst	r2, r4
    4c3a:	d0e9      	beq.n	4c10 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c3c:	8b5a      	ldrh	r2, [r3, #26]
    4c3e:	4222      	tst	r2, r4
    4c40:	d0df      	beq.n	4c02 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c42:	835c      	strh	r4, [r3, #26]
    4c44:	e7dd      	b.n	4c02 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c48:	05d2      	lsls	r2, r2, #23
    4c4a:	0dd2      	lsrs	r2, r2, #23
    4c4c:	4e0e      	ldr	r6, [pc, #56]	; (4c88 <trx_frame_write+0x118>)
    4c4e:	8032      	strh	r2, [r6, #0]
    4c50:	e7de      	b.n	4c10 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4c52:	2200      	movs	r2, #0
    4c54:	490a      	ldr	r1, [pc, #40]	; (4c80 <trx_frame_write+0x110>)
    4c56:	4809      	ldr	r0, [pc, #36]	; (4c7c <trx_frame_write+0x10c>)
    4c58:	4b0a      	ldr	r3, [pc, #40]	; (4c84 <trx_frame_write+0x114>)
    4c5a:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4c5c:	23ff      	movs	r3, #255	; 0xff
    4c5e:	4642      	mov	r2, r8
    4c60:	4213      	tst	r3, r2
    4c62:	d005      	beq.n	4c70 <trx_frame_write+0x100>
		cpu_irq_enable();
    4c64:	2201      	movs	r2, #1
    4c66:	4b04      	ldr	r3, [pc, #16]	; (4c78 <trx_frame_write+0x108>)
    4c68:	701a      	strb	r2, [r3, #0]
    4c6a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4c6e:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4c70:	b002      	add	sp, #8
    4c72:	bc04      	pop	{r2}
    4c74:	4690      	mov	r8, r2
    4c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c78:	20000008 	.word	0x20000008
    4c7c:	2000239c 	.word	0x2000239c
    4c80:	20002360 	.word	0x20002360
    4c84:	000017e1 	.word	0x000017e1
    4c88:	20002358 	.word	0x20002358

00004c8c <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c8e:	46c6      	mov	lr, r8
    4c90:	b500      	push	{lr}
    4c92:	b082      	sub	sp, #8
    4c94:	0006      	movs	r6, r0
    4c96:	000d      	movs	r5, r1
    4c98:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4c9a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4c9e:	425a      	negs	r2, r3
    4ca0:	4153      	adcs	r3, r2
    4ca2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4ca4:	b672      	cpsid	i
    4ca6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4caa:	2200      	movs	r2, #0
    4cac:	4b4d      	ldr	r3, [pc, #308]	; (4de4 <trx_sram_write+0x158>)
    4cae:	701a      	strb	r2, [r3, #0]
	return flags;
    4cb0:	9b01      	ldr	r3, [sp, #4]
    4cb2:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4cb4:	4f4c      	ldr	r7, [pc, #304]	; (4de8 <trx_sram_write+0x15c>)
    4cb6:	3201      	adds	r2, #1
    4cb8:	494c      	ldr	r1, [pc, #304]	; (4dec <trx_sram_write+0x160>)
    4cba:	0038      	movs	r0, r7
    4cbc:	4b4c      	ldr	r3, [pc, #304]	; (4df0 <trx_sram_write+0x164>)
    4cbe:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4cc0:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4cc2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cc4:	7e1a      	ldrb	r2, [r3, #24]
    4cc6:	420a      	tst	r2, r1
    4cc8:	d0fc      	beq.n	4cc4 <trx_sram_write+0x38>
    4cca:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ccc:	07d2      	lsls	r2, r2, #31
    4cce:	d501      	bpl.n	4cd4 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cd0:	2240      	movs	r2, #64	; 0x40
    4cd2:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4cd4:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cd6:	7e1a      	ldrb	r2, [r3, #24]
    4cd8:	420a      	tst	r2, r1
    4cda:	d0fc      	beq.n	4cd6 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4cdc:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cde:	7e1a      	ldrb	r2, [r3, #24]
    4ce0:	420a      	tst	r2, r1
    4ce2:	d0fc      	beq.n	4cde <trx_sram_write+0x52>
    4ce4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4ce6:	0752      	lsls	r2, r2, #29
    4ce8:	d50c      	bpl.n	4d04 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cea:	8b5a      	ldrh	r2, [r3, #26]
    4cec:	0752      	lsls	r2, r2, #29
    4cee:	d501      	bpl.n	4cf4 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4cf0:	2204      	movs	r2, #4
    4cf2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cf4:	4a3c      	ldr	r2, [pc, #240]	; (4de8 <trx_sram_write+0x15c>)
    4cf6:	7992      	ldrb	r2, [r2, #6]
    4cf8:	2a01      	cmp	r2, #1
    4cfa:	d02b      	beq.n	4d54 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4cfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cfe:	b2d2      	uxtb	r2, r2
    4d00:	493c      	ldr	r1, [pc, #240]	; (4df4 <trx_sram_write+0x168>)
    4d02:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4d04:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d06:	7e1a      	ldrb	r2, [r3, #24]
    4d08:	420a      	tst	r2, r1
    4d0a:	d0fc      	beq.n	4d06 <trx_sram_write+0x7a>
    4d0c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d0e:	07d2      	lsls	r2, r2, #31
    4d10:	d500      	bpl.n	4d14 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d12:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4d14:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d16:	7e1a      	ldrb	r2, [r3, #24]
    4d18:	420a      	tst	r2, r1
    4d1a:	d0fc      	beq.n	4d16 <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d1c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d1e:	7e1a      	ldrb	r2, [r3, #24]
    4d20:	420a      	tst	r2, r1
    4d22:	d0fc      	beq.n	4d1e <trx_sram_write+0x92>
    4d24:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d26:	0752      	lsls	r2, r2, #29
    4d28:	d50c      	bpl.n	4d44 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d2a:	8b5a      	ldrh	r2, [r3, #26]
    4d2c:	0752      	lsls	r2, r2, #29
    4d2e:	d501      	bpl.n	4d34 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d30:	2204      	movs	r2, #4
    4d32:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d34:	4a2c      	ldr	r2, [pc, #176]	; (4de8 <trx_sram_write+0x15c>)
    4d36:	7992      	ldrb	r2, [r2, #6]
    4d38:	2a01      	cmp	r2, #1
    4d3a:	d011      	beq.n	4d60 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d3e:	b2d2      	uxtb	r2, r2
    4d40:	492c      	ldr	r1, [pc, #176]	; (4df4 <trx_sram_write+0x168>)
    4d42:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d44:	4a28      	ldr	r2, [pc, #160]	; (4de8 <trx_sram_write+0x15c>)
    4d46:	7992      	ldrb	r2, [r2, #6]
    4d48:	4694      	mov	ip, r2
    4d4a:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4d4c:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4d4e:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4d50:	2104      	movs	r1, #4
    4d52:	e013      	b.n	4d7c <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d56:	05d2      	lsls	r2, r2, #23
    4d58:	0dd2      	lsrs	r2, r2, #23
    4d5a:	4926      	ldr	r1, [pc, #152]	; (4df4 <trx_sram_write+0x168>)
    4d5c:	800a      	strh	r2, [r1, #0]
    4d5e:	e7d1      	b.n	4d04 <trx_sram_write+0x78>
    4d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d62:	05d2      	lsls	r2, r2, #23
    4d64:	0dd2      	lsrs	r2, r2, #23
    4d66:	4923      	ldr	r1, [pc, #140]	; (4df4 <trx_sram_write+0x168>)
    4d68:	800a      	strh	r2, [r1, #0]
    4d6a:	e7eb      	b.n	4d44 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d6c:	4662      	mov	r2, ip
    4d6e:	2a01      	cmp	r2, #1
    4d70:	d01e      	beq.n	4db0 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d74:	b2d2      	uxtb	r2, r2
    4d76:	4f1f      	ldr	r7, [pc, #124]	; (4df4 <trx_sram_write+0x168>)
    4d78:	803a      	strh	r2, [r7, #0]
    4d7a:	3001      	adds	r0, #1
	while (length--) {
    4d7c:	3c01      	subs	r4, #1
    4d7e:	b2e4      	uxtb	r4, r4
    4d80:	2cff      	cmp	r4, #255	; 0xff
    4d82:	d01b      	beq.n	4dbc <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d84:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4d86:	4232      	tst	r2, r6
    4d88:	d0fc      	beq.n	4d84 <trx_sram_write+0xf8>
    4d8a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d8c:	4232      	tst	r2, r6
    4d8e:	d001      	beq.n	4d94 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d90:	7802      	ldrb	r2, [r0, #0]
    4d92:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d94:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4d96:	422a      	tst	r2, r5
    4d98:	d0fc      	beq.n	4d94 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d9a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4d9c:	420a      	tst	r2, r1
    4d9e:	d0fc      	beq.n	4d9a <trx_sram_write+0x10e>
    4da0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4da2:	420a      	tst	r2, r1
    4da4:	d0e9      	beq.n	4d7a <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4da6:	8b5a      	ldrh	r2, [r3, #26]
    4da8:	420a      	tst	r2, r1
    4daa:	d0df      	beq.n	4d6c <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4dac:	8359      	strh	r1, [r3, #26]
    4dae:	e7dd      	b.n	4d6c <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4db2:	05d2      	lsls	r2, r2, #23
    4db4:	0dd2      	lsrs	r2, r2, #23
    4db6:	4f0f      	ldr	r7, [pc, #60]	; (4df4 <trx_sram_write+0x168>)
    4db8:	803a      	strh	r2, [r7, #0]
    4dba:	e7de      	b.n	4d7a <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4dbc:	2200      	movs	r2, #0
    4dbe:	490b      	ldr	r1, [pc, #44]	; (4dec <trx_sram_write+0x160>)
    4dc0:	4809      	ldr	r0, [pc, #36]	; (4de8 <trx_sram_write+0x15c>)
    4dc2:	4b0b      	ldr	r3, [pc, #44]	; (4df0 <trx_sram_write+0x164>)
    4dc4:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4dc6:	23ff      	movs	r3, #255	; 0xff
    4dc8:	4642      	mov	r2, r8
    4dca:	4213      	tst	r3, r2
    4dcc:	d005      	beq.n	4dda <trx_sram_write+0x14e>
		cpu_irq_enable();
    4dce:	2201      	movs	r2, #1
    4dd0:	4b04      	ldr	r3, [pc, #16]	; (4de4 <trx_sram_write+0x158>)
    4dd2:	701a      	strb	r2, [r3, #0]
    4dd4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4dd8:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4dda:	b002      	add	sp, #8
    4ddc:	bc04      	pop	{r2}
    4dde:	4690      	mov	r8, r2
    4de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4de2:	46c0      	nop			; (mov r8, r8)
    4de4:	20000008 	.word	0x20000008
    4de8:	2000239c 	.word	0x2000239c
    4dec:	20002360 	.word	0x20002360
    4df0:	000017e1 	.word	0x000017e1
    4df4:	20002358 	.word	0x20002358

00004df8 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4df8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dfa:	46d6      	mov	lr, sl
    4dfc:	464f      	mov	r7, r9
    4dfe:	4646      	mov	r6, r8
    4e00:	b5c0      	push	{r6, r7, lr}
    4e02:	b082      	sub	sp, #8
    4e04:	0004      	movs	r4, r0
    4e06:	000d      	movs	r5, r1
    4e08:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4e0a:	2001      	movs	r0, #1
    4e0c:	4b56      	ldr	r3, [pc, #344]	; (4f68 <trx_sram_read+0x170>)
    4e0e:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4e10:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4e14:	425a      	negs	r2, r3
    4e16:	4153      	adcs	r3, r2
    4e18:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4e1a:	b672      	cpsid	i
    4e1c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4e20:	2200      	movs	r2, #0
    4e22:	4b52      	ldr	r3, [pc, #328]	; (4f6c <trx_sram_read+0x174>)
    4e24:	701a      	strb	r2, [r3, #0]
	return flags;
    4e26:	9b01      	ldr	r3, [sp, #4]
    4e28:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4e2a:	4e51      	ldr	r6, [pc, #324]	; (4f70 <trx_sram_read+0x178>)
    4e2c:	3201      	adds	r2, #1
    4e2e:	4951      	ldr	r1, [pc, #324]	; (4f74 <trx_sram_read+0x17c>)
    4e30:	0030      	movs	r0, r6
    4e32:	4b51      	ldr	r3, [pc, #324]	; (4f78 <trx_sram_read+0x180>)
    4e34:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4e36:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4e38:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e3a:	7e1a      	ldrb	r2, [r3, #24]
    4e3c:	420a      	tst	r2, r1
    4e3e:	d0fc      	beq.n	4e3a <trx_sram_read+0x42>
    4e40:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e42:	07d2      	lsls	r2, r2, #31
    4e44:	d501      	bpl.n	4e4a <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e46:	2200      	movs	r2, #0
    4e48:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4e4a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e4c:	7e1a      	ldrb	r2, [r3, #24]
    4e4e:	420a      	tst	r2, r1
    4e50:	d0fc      	beq.n	4e4c <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e52:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e54:	7e1a      	ldrb	r2, [r3, #24]
    4e56:	420a      	tst	r2, r1
    4e58:	d0fc      	beq.n	4e54 <trx_sram_read+0x5c>
    4e5a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e5c:	0752      	lsls	r2, r2, #29
    4e5e:	d50c      	bpl.n	4e7a <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e60:	8b5a      	ldrh	r2, [r3, #26]
    4e62:	0752      	lsls	r2, r2, #29
    4e64:	d501      	bpl.n	4e6a <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e66:	2204      	movs	r2, #4
    4e68:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e6a:	4a41      	ldr	r2, [pc, #260]	; (4f70 <trx_sram_read+0x178>)
    4e6c:	7992      	ldrb	r2, [r2, #6]
    4e6e:	2a01      	cmp	r2, #1
    4e70:	d033      	beq.n	4eda <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e74:	b2d2      	uxtb	r2, r2
    4e76:	4941      	ldr	r1, [pc, #260]	; (4f7c <trx_sram_read+0x184>)
    4e78:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4e7a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e7c:	7e1a      	ldrb	r2, [r3, #24]
    4e7e:	420a      	tst	r2, r1
    4e80:	d0fc      	beq.n	4e7c <trx_sram_read+0x84>
    4e82:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e84:	07d2      	lsls	r2, r2, #31
    4e86:	d500      	bpl.n	4e8a <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e88:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4e8a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e8c:	7e1a      	ldrb	r2, [r3, #24]
    4e8e:	420a      	tst	r2, r1
    4e90:	d0fc      	beq.n	4e8c <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e92:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e94:	7e1a      	ldrb	r2, [r3, #24]
    4e96:	420a      	tst	r2, r1
    4e98:	d0fc      	beq.n	4e94 <trx_sram_read+0x9c>
    4e9a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e9c:	0752      	lsls	r2, r2, #29
    4e9e:	d50c      	bpl.n	4eba <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ea0:	8b5a      	ldrh	r2, [r3, #26]
    4ea2:	0752      	lsls	r2, r2, #29
    4ea4:	d501      	bpl.n	4eaa <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ea6:	2204      	movs	r2, #4
    4ea8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4eaa:	4a31      	ldr	r2, [pc, #196]	; (4f70 <trx_sram_read+0x178>)
    4eac:	7992      	ldrb	r2, [r2, #6]
    4eae:	2a01      	cmp	r2, #1
    4eb0:	d019      	beq.n	4ee6 <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4eb4:	b2db      	uxtb	r3, r3
    4eb6:	4a31      	ldr	r2, [pc, #196]	; (4f7c <trx_sram_read+0x184>)
    4eb8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4eba:	1e7b      	subs	r3, r7, #1
    4ebc:	b2db      	uxtb	r3, r3
    4ebe:	2f00      	cmp	r7, #0
    4ec0:	d03c      	beq.n	4f3c <trx_sram_read+0x144>
    4ec2:	3301      	adds	r3, #1
    4ec4:	469c      	mov	ip, r3
    4ec6:	44ac      	add	ip, r5
    4ec8:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    4eca:	4e29      	ldr	r6, [pc, #164]	; (4f70 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4ecc:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ece:	2300      	movs	r3, #0
    4ed0:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4ed2:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4ed4:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ed6:	46b1      	mov	r9, r6
    4ed8:	e015      	b.n	4f06 <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4eda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4edc:	05d2      	lsls	r2, r2, #23
    4ede:	0dd2      	lsrs	r2, r2, #23
    4ee0:	4926      	ldr	r1, [pc, #152]	; (4f7c <trx_sram_read+0x184>)
    4ee2:	800a      	strh	r2, [r1, #0]
    4ee4:	e7c9      	b.n	4e7a <trx_sram_read+0x82>
    4ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ee8:	05db      	lsls	r3, r3, #23
    4eea:	0ddb      	lsrs	r3, r3, #23
    4eec:	4a23      	ldr	r2, [pc, #140]	; (4f7c <trx_sram_read+0x184>)
    4eee:	8013      	strh	r3, [r2, #0]
    4ef0:	e7e3      	b.n	4eba <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ef2:	464a      	mov	r2, r9
    4ef4:	7992      	ldrb	r2, [r2, #6]
    4ef6:	2a01      	cmp	r2, #1
    4ef8:	d01c      	beq.n	4f34 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4efa:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4efc:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4efe:	702f      	strb	r7, [r5, #0]
		data++;
    4f00:	3501      	adds	r5, #1
	while (length--) {
    4f02:	4565      	cmp	r5, ip
    4f04:	d01a      	beq.n	4f3c <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f06:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f08:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4f0a:	4202      	tst	r2, r0
    4f0c:	d0fc      	beq.n	4f08 <trx_sram_read+0x110>
    4f0e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f10:	4202      	tst	r2, r0
    4f12:	d001      	beq.n	4f18 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f14:	4652      	mov	r2, sl
    4f16:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f18:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4f1a:	4222      	tst	r2, r4
    4f1c:	d0fc      	beq.n	4f18 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f1e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4f20:	420a      	tst	r2, r1
    4f22:	d0fc      	beq.n	4f1e <trx_sram_read+0x126>
    4f24:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4f26:	420a      	tst	r2, r1
    4f28:	d0e9      	beq.n	4efe <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f2a:	8b5a      	ldrh	r2, [r3, #26]
    4f2c:	420a      	tst	r2, r1
    4f2e:	d0e0      	beq.n	4ef2 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f30:	8359      	strh	r1, [r3, #26]
    4f32:	e7de      	b.n	4ef2 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f34:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f36:	05ff      	lsls	r7, r7, #23
    4f38:	0dff      	lsrs	r7, r7, #23
    4f3a:	e7e0      	b.n	4efe <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4f3c:	2200      	movs	r2, #0
    4f3e:	490d      	ldr	r1, [pc, #52]	; (4f74 <trx_sram_read+0x17c>)
    4f40:	480b      	ldr	r0, [pc, #44]	; (4f70 <trx_sram_read+0x178>)
    4f42:	4b0d      	ldr	r3, [pc, #52]	; (4f78 <trx_sram_read+0x180>)
    4f44:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4f46:	23ff      	movs	r3, #255	; 0xff
    4f48:	4642      	mov	r2, r8
    4f4a:	4213      	tst	r3, r2
    4f4c:	d005      	beq.n	4f5a <trx_sram_read+0x162>
		cpu_irq_enable();
    4f4e:	2201      	movs	r2, #1
    4f50:	4b06      	ldr	r3, [pc, #24]	; (4f6c <trx_sram_read+0x174>)
    4f52:	701a      	strb	r2, [r3, #0]
    4f54:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4f58:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4f5a:	b002      	add	sp, #8
    4f5c:	bc1c      	pop	{r2, r3, r4}
    4f5e:	4690      	mov	r8, r2
    4f60:	4699      	mov	r9, r3
    4f62:	46a2      	mov	sl, r4
    4f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f66:	46c0      	nop			; (mov r8, r8)
    4f68:	00000cf5 	.word	0x00000cf5
    4f6c:	20000008 	.word	0x20000008
    4f70:	2000239c 	.word	0x2000239c
    4f74:	20002360 	.word	0x20002360
    4f78:	000017e1 	.word	0x000017e1
    4f7c:	20002358 	.word	0x20002358

00004f80 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    4f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f82:	46d6      	mov	lr, sl
    4f84:	464f      	mov	r7, r9
    4f86:	4646      	mov	r6, r8
    4f88:	b5c0      	push	{r6, r7, lr}
    4f8a:	0006      	movs	r6, r0
    4f8c:	468a      	mov	sl, r1
    4f8e:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4f90:	2001      	movs	r0, #1
    4f92:	4b76      	ldr	r3, [pc, #472]	; (516c <trx_aes_wrrd+0x1ec>)
    4f94:	4798      	blx	r3

	ENTER_TRX_REGION();
    4f96:	2100      	movs	r1, #0
    4f98:	2000      	movs	r0, #0
    4f9a:	4b75      	ldr	r3, [pc, #468]	; (5170 <trx_aes_wrrd+0x1f0>)
    4f9c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4f9e:	4f75      	ldr	r7, [pc, #468]	; (5174 <trx_aes_wrrd+0x1f4>)
    4fa0:	2201      	movs	r2, #1
    4fa2:	4975      	ldr	r1, [pc, #468]	; (5178 <trx_aes_wrrd+0x1f8>)
    4fa4:	0038      	movs	r0, r7
    4fa6:	4b75      	ldr	r3, [pc, #468]	; (517c <trx_aes_wrrd+0x1fc>)
    4fa8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4faa:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4fac:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4fae:	7e1a      	ldrb	r2, [r3, #24]
    4fb0:	420a      	tst	r2, r1
    4fb2:	d0fc      	beq.n	4fae <trx_aes_wrrd+0x2e>
    4fb4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4fb6:	07d2      	lsls	r2, r2, #31
    4fb8:	d501      	bpl.n	4fbe <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4fba:	2240      	movs	r2, #64	; 0x40
    4fbc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4fbe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4fc0:	7e1a      	ldrb	r2, [r3, #24]
    4fc2:	420a      	tst	r2, r1
    4fc4:	d0fc      	beq.n	4fc0 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4fc6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fc8:	7e1a      	ldrb	r2, [r3, #24]
    4fca:	420a      	tst	r2, r1
    4fcc:	d0fc      	beq.n	4fc8 <trx_aes_wrrd+0x48>
    4fce:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4fd0:	0752      	lsls	r2, r2, #29
    4fd2:	d50c      	bpl.n	4fee <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fd4:	8b5a      	ldrh	r2, [r3, #26]
    4fd6:	0752      	lsls	r2, r2, #29
    4fd8:	d501      	bpl.n	4fde <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fda:	2204      	movs	r2, #4
    4fdc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fde:	4a65      	ldr	r2, [pc, #404]	; (5174 <trx_aes_wrrd+0x1f4>)
    4fe0:	7992      	ldrb	r2, [r2, #6]
    4fe2:	2a01      	cmp	r2, #1
    4fe4:	d055      	beq.n	5092 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4fe6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4fe8:	b2d2      	uxtb	r2, r2
    4fea:	4965      	ldr	r1, [pc, #404]	; (5180 <trx_aes_wrrd+0x200>)
    4fec:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4fee:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ff0:	7e1a      	ldrb	r2, [r3, #24]
    4ff2:	420a      	tst	r2, r1
    4ff4:	d0fc      	beq.n	4ff0 <trx_aes_wrrd+0x70>
    4ff6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ff8:	07d2      	lsls	r2, r2, #31
    4ffa:	d500      	bpl.n	4ffe <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ffc:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4ffe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5000:	7e1a      	ldrb	r2, [r3, #24]
    5002:	420a      	tst	r2, r1
    5004:	d0fc      	beq.n	5000 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5006:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5008:	7e1a      	ldrb	r2, [r3, #24]
    500a:	420a      	tst	r2, r1
    500c:	d0fc      	beq.n	5008 <trx_aes_wrrd+0x88>
    500e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5010:	0752      	lsls	r2, r2, #29
    5012:	d50c      	bpl.n	502e <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5014:	8b5a      	ldrh	r2, [r3, #26]
    5016:	0752      	lsls	r2, r2, #29
    5018:	d501      	bpl.n	501e <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    501a:	2204      	movs	r2, #4
    501c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    501e:	4a55      	ldr	r2, [pc, #340]	; (5174 <trx_aes_wrrd+0x1f4>)
    5020:	7992      	ldrb	r2, [r2, #6]
    5022:	2a01      	cmp	r2, #1
    5024:	d03b      	beq.n	509e <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5026:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5028:	b2d2      	uxtb	r2, r2
    502a:	4955      	ldr	r1, [pc, #340]	; (5180 <trx_aes_wrrd+0x200>)
    502c:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    502e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5030:	7e1a      	ldrb	r2, [r3, #24]
    5032:	420a      	tst	r2, r1
    5034:	d0fc      	beq.n	5030 <trx_aes_wrrd+0xb0>
    5036:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5038:	07d2      	lsls	r2, r2, #31
    503a:	d502      	bpl.n	5042 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    503c:	4652      	mov	r2, sl
    503e:	7812      	ldrb	r2, [r2, #0]
    5040:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    5042:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5044:	7e1a      	ldrb	r2, [r3, #24]
    5046:	420a      	tst	r2, r1
    5048:	d0fc      	beq.n	5044 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    504a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    504c:	7e1a      	ldrb	r2, [r3, #24]
    504e:	420a      	tst	r2, r1
    5050:	d0fc      	beq.n	504c <trx_aes_wrrd+0xcc>
    5052:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5054:	0752      	lsls	r2, r2, #29
    5056:	d50c      	bpl.n	5072 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5058:	8b5a      	ldrh	r2, [r3, #26]
    505a:	0752      	lsls	r2, r2, #29
    505c:	d501      	bpl.n	5062 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    505e:	2204      	movs	r2, #4
    5060:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5062:	4a44      	ldr	r2, [pc, #272]	; (5174 <trx_aes_wrrd+0x1f4>)
    5064:	7992      	ldrb	r2, [r2, #6]
    5066:	2a01      	cmp	r2, #1
    5068:	d01f      	beq.n	50aa <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    506a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    506c:	b2db      	uxtb	r3, r3
    506e:	4a44      	ldr	r2, [pc, #272]	; (5180 <trx_aes_wrrd+0x200>)
    5070:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    5072:	2700      	movs	r7, #0
    5074:	2c00      	cmp	r4, #0
    5076:	d043      	beq.n	5100 <trx_aes_wrrd+0x180>
    5078:	4656      	mov	r6, sl
    507a:	3c01      	subs	r4, #1
    507c:	b2e4      	uxtb	r4, r4
    507e:	3401      	adds	r4, #1
    5080:	44a2      	add	sl, r4
    5082:	46d0      	mov	r8, sl
    5084:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    5086:	4d3b      	ldr	r5, [pc, #236]	; (5174 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    5088:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    508a:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    508c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    508e:	46a9      	mov	r9, r5
    5090:	e01b      	b.n	50ca <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5092:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5094:	05d2      	lsls	r2, r2, #23
    5096:	0dd2      	lsrs	r2, r2, #23
    5098:	4939      	ldr	r1, [pc, #228]	; (5180 <trx_aes_wrrd+0x200>)
    509a:	800a      	strh	r2, [r1, #0]
    509c:	e7a7      	b.n	4fee <trx_aes_wrrd+0x6e>
    509e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    50a0:	05d2      	lsls	r2, r2, #23
    50a2:	0dd2      	lsrs	r2, r2, #23
    50a4:	4936      	ldr	r1, [pc, #216]	; (5180 <trx_aes_wrrd+0x200>)
    50a6:	800a      	strh	r2, [r1, #0]
    50a8:	e7c1      	b.n	502e <trx_aes_wrrd+0xae>
    50aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    50ac:	05db      	lsls	r3, r3, #23
    50ae:	0ddb      	lsrs	r3, r3, #23
    50b0:	4a33      	ldr	r2, [pc, #204]	; (5180 <trx_aes_wrrd+0x200>)
    50b2:	8013      	strh	r3, [r2, #0]
    50b4:	e7dd      	b.n	5072 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50b6:	464a      	mov	r2, r9
    50b8:	7992      	ldrb	r2, [r2, #6]
    50ba:	2a01      	cmp	r2, #1
    50bc:	d01c      	beq.n	50f8 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50be:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    50c0:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    50c2:	7037      	strb	r7, [r6, #0]
    50c4:	3601      	adds	r6, #1
	while (length > 0) {
    50c6:	45b0      	cmp	r8, r6
    50c8:	d01a      	beq.n	5100 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    50ca:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50cc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    50ce:	4202      	tst	r2, r0
    50d0:	d0fc      	beq.n	50cc <trx_aes_wrrd+0x14c>
    50d2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50d4:	4202      	tst	r2, r0
    50d6:	d001      	beq.n	50dc <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50d8:	7872      	ldrb	r2, [r6, #1]
    50da:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50dc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    50de:	4222      	tst	r2, r4
    50e0:	d0fc      	beq.n	50dc <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50e2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    50e4:	420a      	tst	r2, r1
    50e6:	d0fc      	beq.n	50e2 <trx_aes_wrrd+0x162>
    50e8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50ea:	420a      	tst	r2, r1
    50ec:	d0e9      	beq.n	50c2 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50ee:	8b5a      	ldrh	r2, [r3, #26]
    50f0:	420a      	tst	r2, r1
    50f2:	d0e0      	beq.n	50b6 <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50f4:	8359      	strh	r1, [r3, #26]
    50f6:	e7de      	b.n	50b6 <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    50f8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    50fa:	05ff      	lsls	r7, r7, #23
    50fc:	0dff      	lsrs	r7, r7, #23
    50fe:	e7e0      	b.n	50c2 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5100:	4b1c      	ldr	r3, [pc, #112]	; (5174 <trx_aes_wrrd+0x1f4>)
    5102:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    5104:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5106:	7e1a      	ldrb	r2, [r3, #24]
    5108:	420a      	tst	r2, r1
    510a:	d0fc      	beq.n	5106 <trx_aes_wrrd+0x186>
    510c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    510e:	07d2      	lsls	r2, r2, #31
    5110:	d501      	bpl.n	5116 <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5112:	2200      	movs	r2, #0
    5114:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    5116:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5118:	7e1a      	ldrb	r2, [r3, #24]
    511a:	420a      	tst	r2, r1
    511c:	d0fc      	beq.n	5118 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    511e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5120:	7e1a      	ldrb	r2, [r3, #24]
    5122:	420a      	tst	r2, r1
    5124:	d0fc      	beq.n	5120 <trx_aes_wrrd+0x1a0>
    5126:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5128:	0752      	lsls	r2, r2, #29
    512a:	d50a      	bpl.n	5142 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    512c:	8b5a      	ldrh	r2, [r3, #26]
    512e:	0752      	lsls	r2, r2, #29
    5130:	d501      	bpl.n	5136 <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5132:	2204      	movs	r2, #4
    5134:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5136:	4a0f      	ldr	r2, [pc, #60]	; (5174 <trx_aes_wrrd+0x1f4>)
    5138:	7992      	ldrb	r2, [r2, #6]
    513a:	2a01      	cmp	r2, #1
    513c:	d011      	beq.n	5162 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    513e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5140:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    5142:	4653      	mov	r3, sl
    5144:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5146:	2200      	movs	r2, #0
    5148:	490b      	ldr	r1, [pc, #44]	; (5178 <trx_aes_wrrd+0x1f8>)
    514a:	480a      	ldr	r0, [pc, #40]	; (5174 <trx_aes_wrrd+0x1f4>)
    514c:	4b0b      	ldr	r3, [pc, #44]	; (517c <trx_aes_wrrd+0x1fc>)
    514e:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    5150:	2100      	movs	r1, #0
    5152:	2000      	movs	r0, #0
    5154:	4b0b      	ldr	r3, [pc, #44]	; (5184 <trx_aes_wrrd+0x204>)
    5156:	4798      	blx	r3
}
    5158:	bc1c      	pop	{r2, r3, r4}
    515a:	4690      	mov	r8, r2
    515c:	4699      	mov	r9, r3
    515e:	46a2      	mov	sl, r4
    5160:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5162:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5164:	05ff      	lsls	r7, r7, #23
    5166:	0dff      	lsrs	r7, r7, #23
    5168:	e7eb      	b.n	5142 <trx_aes_wrrd+0x1c2>
    516a:	46c0      	nop			; (mov r8, r8)
    516c:	00000cf5 	.word	0x00000cf5
    5170:	00000eb1 	.word	0x00000eb1
    5174:	2000239c 	.word	0x2000239c
    5178:	20002360 	.word	0x20002360
    517c:	000017e1 	.word	0x000017e1
    5180:	20002358 	.word	0x20002358
    5184:	00000e91 	.word	0x00000e91

00005188 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    5188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    518a:	4b1c      	ldr	r3, [pc, #112]	; (51fc <setup+0x74>)
    518c:	4798      	blx	r3
	delay_init();
    518e:	4b1c      	ldr	r3, [pc, #112]	; (5200 <setup+0x78>)
    5190:	4798      	blx	r3
	SYS_Init();	
    5192:	4b1c      	ldr	r3, [pc, #112]	; (5204 <setup+0x7c>)
    5194:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    5196:	4b1c      	ldr	r3, [pc, #112]	; (5208 <setup+0x80>)
    5198:	4798      	blx	r3
	artist_scheduler_tc_configure();
    519a:	4b1c      	ldr	r3, [pc, #112]	; (520c <setup+0x84>)
    519c:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    519e:	4b1c      	ldr	r3, [pc, #112]	; (5210 <setup+0x88>)
    51a0:	4798      	blx	r3
	artist_init_maze(); 
    51a2:	4b1c      	ldr	r3, [pc, #112]	; (5214 <setup+0x8c>)
    51a4:	4798      	blx	r3

	cpu_irq_enable();
    51a6:	4e1c      	ldr	r6, [pc, #112]	; (5218 <setup+0x90>)
    51a8:	2701      	movs	r7, #1
    51aa:	7037      	strb	r7, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    51ac:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    51b0:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    51b2:	4c1a      	ldr	r4, [pc, #104]	; (521c <setup+0x94>)
    51b4:	220f      	movs	r2, #15
    51b6:	211c      	movs	r1, #28
    51b8:	0020      	movs	r0, r4
    51ba:	4d19      	ldr	r5, [pc, #100]	; (5220 <setup+0x98>)
    51bc:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    51be:	0020      	movs	r0, r4
    51c0:	3810      	subs	r0, #16
    51c2:	220f      	movs	r2, #15
    51c4:	210d      	movs	r1, #13
    51c6:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    51c8:	0020      	movs	r0, r4
    51ca:	3808      	subs	r0, #8
    51cc:	220f      	movs	r2, #15
    51ce:	2117      	movs	r1, #23
    51d0:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    51d2:	4b14      	ldr	r3, [pc, #80]	; (5224 <setup+0x9c>)
    51d4:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    51d6:	3c4c      	subs	r4, #76	; 0x4c
    51d8:	0020      	movs	r0, r4
    51da:	4b13      	ldr	r3, [pc, #76]	; (5228 <setup+0xa0>)
    51dc:	4798      	blx	r3
	cpu_irq_enable();
    51de:	7037      	strb	r7, [r6, #0]
    51e0:	f3bf 8f5f 	dmb	sy
    51e4:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    51e6:	2205      	movs	r2, #5
    51e8:	4910      	ldr	r1, [pc, #64]	; (522c <setup+0xa4>)
    51ea:	0020      	movs	r0, r4
    51ec:	4b10      	ldr	r3, [pc, #64]	; (5230 <setup+0xa8>)
    51ee:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    51f0:	4b10      	ldr	r3, [pc, #64]	; (5234 <setup+0xac>)
    51f2:	4798      	blx	r3
	
	printf("front node setup complete\n"); 
    51f4:	4810      	ldr	r0, [pc, #64]	; (5238 <setup+0xb0>)
    51f6:	4b11      	ldr	r3, [pc, #68]	; (523c <setup+0xb4>)
    51f8:	4798      	blx	r3
	
}
    51fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51fc:	000027a9 	.word	0x000027a9
    5200:	00000cb5 	.word	0x00000cb5
    5204:	000041b9 	.word	0x000041b9
    5208:	000009b5 	.word	0x000009b5
    520c:	00000b85 	.word	0x00000b85
    5210:	00000c65 	.word	0x00000c65
    5214:	00000115 	.word	0x00000115
    5218:	20000008 	.word	0x20000008
    521c:	20000988 	.word	0x20000988
    5220:	00000631 	.word	0x00000631
    5224:	00000641 	.word	0x00000641
    5228:	00000a49 	.word	0x00000a49
    522c:	20002200 	.word	0x20002200
    5230:	00001d75 	.word	0x00001d75
    5234:	000005ad 	.word	0x000005ad
    5238:	0000ab64 	.word	0x0000ab64
    523c:	00005db9 	.word	0x00005db9

00005240 <main>:
	SYS_TaskHandler();  
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    5240:	b510      	push	{r4, lr}
	setup();
    5242:	4b02      	ldr	r3, [pc, #8]	; (524c <main+0xc>)
    5244:	4798      	blx	r3
	SYS_TaskHandler();  
    5246:	4c02      	ldr	r4, [pc, #8]	; (5250 <main+0x10>)
    5248:	47a0      	blx	r4
    524a:	e7fd      	b.n	5248 <main+0x8>
    524c:	00005189 	.word	0x00005189
    5250:	000041dd 	.word	0x000041dd

00005254 <common_tc_delay>:
    5254:	b510      	push	{r4, lr}
    5256:	1c04      	adds	r4, r0, #0
    5258:	4b13      	ldr	r3, [pc, #76]	; (52a8 <common_tc_delay+0x54>)
    525a:	4798      	blx	r3
    525c:	4b13      	ldr	r3, [pc, #76]	; (52ac <common_tc_delay+0x58>)
    525e:	781a      	ldrb	r2, [r3, #0]
    5260:	4362      	muls	r2, r4
    5262:	1881      	adds	r1, r0, r2
    5264:	4b12      	ldr	r3, [pc, #72]	; (52b0 <common_tc_delay+0x5c>)
    5266:	6059      	str	r1, [r3, #4]
    5268:	6859      	ldr	r1, [r3, #4]
    526a:	0c09      	lsrs	r1, r1, #16
    526c:	6059      	str	r1, [r3, #4]
    526e:	685b      	ldr	r3, [r3, #4]
    5270:	2b00      	cmp	r3, #0
    5272:	d007      	beq.n	5284 <common_tc_delay+0x30>
    5274:	4b0e      	ldr	r3, [pc, #56]	; (52b0 <common_tc_delay+0x5c>)
    5276:	6859      	ldr	r1, [r3, #4]
    5278:	3201      	adds	r2, #1
    527a:	1880      	adds	r0, r0, r2
    527c:	8118      	strh	r0, [r3, #8]
    527e:	4b0d      	ldr	r3, [pc, #52]	; (52b4 <common_tc_delay+0x60>)
    5280:	4798      	blx	r3
    5282:	e004      	b.n	528e <common_tc_delay+0x3a>
    5284:	1882      	adds	r2, r0, r2
    5286:	4b0a      	ldr	r3, [pc, #40]	; (52b0 <common_tc_delay+0x5c>)
    5288:	811a      	strh	r2, [r3, #8]
    528a:	4b0b      	ldr	r3, [pc, #44]	; (52b8 <common_tc_delay+0x64>)
    528c:	4798      	blx	r3
    528e:	4b08      	ldr	r3, [pc, #32]	; (52b0 <common_tc_delay+0x5c>)
    5290:	891b      	ldrh	r3, [r3, #8]
    5292:	2b63      	cmp	r3, #99	; 0x63
    5294:	d802      	bhi.n	529c <common_tc_delay+0x48>
    5296:	3364      	adds	r3, #100	; 0x64
    5298:	4a05      	ldr	r2, [pc, #20]	; (52b0 <common_tc_delay+0x5c>)
    529a:	8113      	strh	r3, [r2, #8]
    529c:	4b04      	ldr	r3, [pc, #16]	; (52b0 <common_tc_delay+0x5c>)
    529e:	8918      	ldrh	r0, [r3, #8]
    52a0:	4b06      	ldr	r3, [pc, #24]	; (52bc <common_tc_delay+0x68>)
    52a2:	4798      	blx	r3
    52a4:	bd10      	pop	{r4, pc}
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	000043b1 	.word	0x000043b1
    52ac:	200023a8 	.word	0x200023a8
    52b0:	200008a4 	.word	0x200008a4
    52b4:	000043c5 	.word	0x000043c5
    52b8:	000043d9 	.word	0x000043d9
    52bc:	00004415 	.word	0x00004415

000052c0 <common_tc_init>:
    52c0:	b508      	push	{r3, lr}
    52c2:	2200      	movs	r2, #0
    52c4:	4b03      	ldr	r3, [pc, #12]	; (52d4 <common_tc_init+0x14>)
    52c6:	701a      	strb	r2, [r3, #0]
    52c8:	4b03      	ldr	r3, [pc, #12]	; (52d8 <common_tc_init+0x18>)
    52ca:	4798      	blx	r3
    52cc:	4b03      	ldr	r3, [pc, #12]	; (52dc <common_tc_init+0x1c>)
    52ce:	7018      	strb	r0, [r3, #0]
    52d0:	bd08      	pop	{r3, pc}
    52d2:	46c0      	nop			; (mov r8, r8)
    52d4:	200008a4 	.word	0x200008a4
    52d8:	0000442d 	.word	0x0000442d
    52dc:	200023a8 	.word	0x200023a8

000052e0 <tmr_ovf_callback>:
    52e0:	b508      	push	{r3, lr}
    52e2:	4b0e      	ldr	r3, [pc, #56]	; (531c <tmr_ovf_callback+0x3c>)
    52e4:	685b      	ldr	r3, [r3, #4]
    52e6:	2b00      	cmp	r3, #0
    52e8:	d007      	beq.n	52fa <tmr_ovf_callback+0x1a>
    52ea:	4a0c      	ldr	r2, [pc, #48]	; (531c <tmr_ovf_callback+0x3c>)
    52ec:	6853      	ldr	r3, [r2, #4]
    52ee:	3b01      	subs	r3, #1
    52f0:	6053      	str	r3, [r2, #4]
    52f2:	2b00      	cmp	r3, #0
    52f4:	d101      	bne.n	52fa <tmr_ovf_callback+0x1a>
    52f6:	4b0a      	ldr	r3, [pc, #40]	; (5320 <tmr_ovf_callback+0x40>)
    52f8:	4798      	blx	r3
    52fa:	4a08      	ldr	r2, [pc, #32]	; (531c <tmr_ovf_callback+0x3c>)
    52fc:	7813      	ldrb	r3, [r2, #0]
    52fe:	3301      	adds	r3, #1
    5300:	b2db      	uxtb	r3, r3
    5302:	7013      	strb	r3, [r2, #0]
    5304:	4a07      	ldr	r2, [pc, #28]	; (5324 <tmr_ovf_callback+0x44>)
    5306:	7812      	ldrb	r2, [r2, #0]
    5308:	429a      	cmp	r2, r3
    530a:	d806      	bhi.n	531a <tmr_ovf_callback+0x3a>
    530c:	4b03      	ldr	r3, [pc, #12]	; (531c <tmr_ovf_callback+0x3c>)
    530e:	2200      	movs	r2, #0
    5310:	701a      	strb	r2, [r3, #0]
    5312:	68db      	ldr	r3, [r3, #12]
    5314:	2b00      	cmp	r3, #0
    5316:	d000      	beq.n	531a <tmr_ovf_callback+0x3a>
    5318:	4798      	blx	r3
    531a:	bd08      	pop	{r3, pc}
    531c:	200008a4 	.word	0x200008a4
    5320:	000043d9 	.word	0x000043d9
    5324:	200023a8 	.word	0x200023a8

00005328 <tmr_cca_callback>:
    5328:	b508      	push	{r3, lr}
    532a:	4b04      	ldr	r3, [pc, #16]	; (533c <tmr_cca_callback+0x14>)
    532c:	4798      	blx	r3
    532e:	4b04      	ldr	r3, [pc, #16]	; (5340 <tmr_cca_callback+0x18>)
    5330:	691b      	ldr	r3, [r3, #16]
    5332:	2b00      	cmp	r3, #0
    5334:	d000      	beq.n	5338 <tmr_cca_callback+0x10>
    5336:	4798      	blx	r3
    5338:	bd08      	pop	{r3, pc}
    533a:	46c0      	nop			; (mov r8, r8)
    533c:	000043c5 	.word	0x000043c5
    5340:	200008a4 	.word	0x200008a4

00005344 <set_common_tc_expiry_callback>:
    5344:	4b01      	ldr	r3, [pc, #4]	; (534c <set_common_tc_expiry_callback+0x8>)
    5346:	6118      	str	r0, [r3, #16]
    5348:	4770      	bx	lr
    534a:	46c0      	nop			; (mov r8, r8)
    534c:	200008a4 	.word	0x200008a4

00005350 <__libc_init_array>:
    5350:	b570      	push	{r4, r5, r6, lr}
    5352:	2600      	movs	r6, #0
    5354:	4d0c      	ldr	r5, [pc, #48]	; (5388 <__libc_init_array+0x38>)
    5356:	4c0d      	ldr	r4, [pc, #52]	; (538c <__libc_init_array+0x3c>)
    5358:	1b64      	subs	r4, r4, r5
    535a:	10a4      	asrs	r4, r4, #2
    535c:	42a6      	cmp	r6, r4
    535e:	d109      	bne.n	5374 <__libc_init_array+0x24>
    5360:	2600      	movs	r6, #0
    5362:	f005 fe0d 	bl	af80 <_init>
    5366:	4d0a      	ldr	r5, [pc, #40]	; (5390 <__libc_init_array+0x40>)
    5368:	4c0a      	ldr	r4, [pc, #40]	; (5394 <__libc_init_array+0x44>)
    536a:	1b64      	subs	r4, r4, r5
    536c:	10a4      	asrs	r4, r4, #2
    536e:	42a6      	cmp	r6, r4
    5370:	d105      	bne.n	537e <__libc_init_array+0x2e>
    5372:	bd70      	pop	{r4, r5, r6, pc}
    5374:	00b3      	lsls	r3, r6, #2
    5376:	58eb      	ldr	r3, [r5, r3]
    5378:	4798      	blx	r3
    537a:	3601      	adds	r6, #1
    537c:	e7ee      	b.n	535c <__libc_init_array+0xc>
    537e:	00b3      	lsls	r3, r6, #2
    5380:	58eb      	ldr	r3, [r5, r3]
    5382:	4798      	blx	r3
    5384:	3601      	adds	r6, #1
    5386:	e7f2      	b.n	536e <__libc_init_array+0x1e>
    5388:	0000af8c 	.word	0x0000af8c
    538c:	0000af8c 	.word	0x0000af8c
    5390:	0000af8c 	.word	0x0000af8c
    5394:	0000af90 	.word	0x0000af90

00005398 <memcpy>:
    5398:	2300      	movs	r3, #0
    539a:	b510      	push	{r4, lr}
    539c:	429a      	cmp	r2, r3
    539e:	d100      	bne.n	53a2 <memcpy+0xa>
    53a0:	bd10      	pop	{r4, pc}
    53a2:	5ccc      	ldrb	r4, [r1, r3]
    53a4:	54c4      	strb	r4, [r0, r3]
    53a6:	3301      	adds	r3, #1
    53a8:	e7f8      	b.n	539c <memcpy+0x4>

000053aa <memset>:
    53aa:	0003      	movs	r3, r0
    53ac:	1882      	adds	r2, r0, r2
    53ae:	4293      	cmp	r3, r2
    53b0:	d100      	bne.n	53b4 <memset+0xa>
    53b2:	4770      	bx	lr
    53b4:	7019      	strb	r1, [r3, #0]
    53b6:	3301      	adds	r3, #1
    53b8:	e7f9      	b.n	53ae <memset+0x4>

000053ba <__cvt>:
    53ba:	b5f0      	push	{r4, r5, r6, r7, lr}
    53bc:	b08b      	sub	sp, #44	; 0x2c
    53be:	0014      	movs	r4, r2
    53c0:	1e1d      	subs	r5, r3, #0
    53c2:	9912      	ldr	r1, [sp, #72]	; 0x48
    53c4:	da53      	bge.n	546e <__cvt+0xb4>
    53c6:	2480      	movs	r4, #128	; 0x80
    53c8:	0624      	lsls	r4, r4, #24
    53ca:	191b      	adds	r3, r3, r4
    53cc:	001d      	movs	r5, r3
    53ce:	0014      	movs	r4, r2
    53d0:	232d      	movs	r3, #45	; 0x2d
    53d2:	700b      	strb	r3, [r1, #0]
    53d4:	2320      	movs	r3, #32
    53d6:	9e14      	ldr	r6, [sp, #80]	; 0x50
    53d8:	2203      	movs	r2, #3
    53da:	439e      	bics	r6, r3
    53dc:	2e46      	cmp	r6, #70	; 0x46
    53de:	d007      	beq.n	53f0 <__cvt+0x36>
    53e0:	0033      	movs	r3, r6
    53e2:	3b45      	subs	r3, #69	; 0x45
    53e4:	4259      	negs	r1, r3
    53e6:	414b      	adcs	r3, r1
    53e8:	9910      	ldr	r1, [sp, #64]	; 0x40
    53ea:	3a01      	subs	r2, #1
    53ec:	18cb      	adds	r3, r1, r3
    53ee:	9310      	str	r3, [sp, #64]	; 0x40
    53f0:	ab09      	add	r3, sp, #36	; 0x24
    53f2:	9304      	str	r3, [sp, #16]
    53f4:	ab08      	add	r3, sp, #32
    53f6:	9303      	str	r3, [sp, #12]
    53f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    53fa:	9200      	str	r2, [sp, #0]
    53fc:	9302      	str	r3, [sp, #8]
    53fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5400:	0022      	movs	r2, r4
    5402:	9301      	str	r3, [sp, #4]
    5404:	002b      	movs	r3, r5
    5406:	f000 ff2b 	bl	6260 <_dtoa_r>
    540a:	0007      	movs	r7, r0
    540c:	2e47      	cmp	r6, #71	; 0x47
    540e:	d102      	bne.n	5416 <__cvt+0x5c>
    5410:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5412:	07db      	lsls	r3, r3, #31
    5414:	d524      	bpl.n	5460 <__cvt+0xa6>
    5416:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5418:	18fb      	adds	r3, r7, r3
    541a:	9307      	str	r3, [sp, #28]
    541c:	2e46      	cmp	r6, #70	; 0x46
    541e:	d114      	bne.n	544a <__cvt+0x90>
    5420:	783b      	ldrb	r3, [r7, #0]
    5422:	2b30      	cmp	r3, #48	; 0x30
    5424:	d10c      	bne.n	5440 <__cvt+0x86>
    5426:	2200      	movs	r2, #0
    5428:	2300      	movs	r3, #0
    542a:	0020      	movs	r0, r4
    542c:	0029      	movs	r1, r5
    542e:	f002 fea7 	bl	8180 <__aeabi_dcmpeq>
    5432:	2800      	cmp	r0, #0
    5434:	d104      	bne.n	5440 <__cvt+0x86>
    5436:	2301      	movs	r3, #1
    5438:	9a10      	ldr	r2, [sp, #64]	; 0x40
    543a:	1a9b      	subs	r3, r3, r2
    543c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    543e:	6013      	str	r3, [r2, #0]
    5440:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5442:	9a07      	ldr	r2, [sp, #28]
    5444:	681b      	ldr	r3, [r3, #0]
    5446:	18d3      	adds	r3, r2, r3
    5448:	9307      	str	r3, [sp, #28]
    544a:	2200      	movs	r2, #0
    544c:	2300      	movs	r3, #0
    544e:	0020      	movs	r0, r4
    5450:	0029      	movs	r1, r5
    5452:	f002 fe95 	bl	8180 <__aeabi_dcmpeq>
    5456:	2230      	movs	r2, #48	; 0x30
    5458:	2800      	cmp	r0, #0
    545a:	d00d      	beq.n	5478 <__cvt+0xbe>
    545c:	9b07      	ldr	r3, [sp, #28]
    545e:	9309      	str	r3, [sp, #36]	; 0x24
    5460:	0038      	movs	r0, r7
    5462:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5464:	9a15      	ldr	r2, [sp, #84]	; 0x54
    5466:	1bdb      	subs	r3, r3, r7
    5468:	6013      	str	r3, [r2, #0]
    546a:	b00b      	add	sp, #44	; 0x2c
    546c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    546e:	2300      	movs	r3, #0
    5470:	e7af      	b.n	53d2 <__cvt+0x18>
    5472:	1c59      	adds	r1, r3, #1
    5474:	9109      	str	r1, [sp, #36]	; 0x24
    5476:	701a      	strb	r2, [r3, #0]
    5478:	9b09      	ldr	r3, [sp, #36]	; 0x24
    547a:	9907      	ldr	r1, [sp, #28]
    547c:	4299      	cmp	r1, r3
    547e:	d8f8      	bhi.n	5472 <__cvt+0xb8>
    5480:	e7ee      	b.n	5460 <__cvt+0xa6>

00005482 <__exponent>:
    5482:	b5f0      	push	{r4, r5, r6, r7, lr}
    5484:	232b      	movs	r3, #43	; 0x2b
    5486:	b085      	sub	sp, #20
    5488:	0007      	movs	r7, r0
    548a:	000c      	movs	r4, r1
    548c:	7002      	strb	r2, [r0, #0]
    548e:	1c86      	adds	r6, r0, #2
    5490:	2900      	cmp	r1, #0
    5492:	da01      	bge.n	5498 <__exponent+0x16>
    5494:	232d      	movs	r3, #45	; 0x2d
    5496:	424c      	negs	r4, r1
    5498:	707b      	strb	r3, [r7, #1]
    549a:	2c09      	cmp	r4, #9
    549c:	dd23      	ble.n	54e6 <__exponent+0x64>
    549e:	ab02      	add	r3, sp, #8
    54a0:	1ddd      	adds	r5, r3, #7
    54a2:	1e6b      	subs	r3, r5, #1
    54a4:	0020      	movs	r0, r4
    54a6:	210a      	movs	r1, #10
    54a8:	9301      	str	r3, [sp, #4]
    54aa:	f002 fe53 	bl	8154 <__aeabi_idivmod>
    54ae:	1e6b      	subs	r3, r5, #1
    54b0:	3130      	adds	r1, #48	; 0x30
    54b2:	7019      	strb	r1, [r3, #0]
    54b4:	0020      	movs	r0, r4
    54b6:	210a      	movs	r1, #10
    54b8:	f002 fd66 	bl	7f88 <__divsi3>
    54bc:	0004      	movs	r4, r0
    54be:	2809      	cmp	r0, #9
    54c0:	dc0a      	bgt.n	54d8 <__exponent+0x56>
    54c2:	3d02      	subs	r5, #2
    54c4:	3430      	adds	r4, #48	; 0x30
    54c6:	702c      	strb	r4, [r5, #0]
    54c8:	ab02      	add	r3, sp, #8
    54ca:	3307      	adds	r3, #7
    54cc:	0030      	movs	r0, r6
    54ce:	42ab      	cmp	r3, r5
    54d0:	d804      	bhi.n	54dc <__exponent+0x5a>
    54d2:	1bc0      	subs	r0, r0, r7
    54d4:	b005      	add	sp, #20
    54d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54d8:	9d01      	ldr	r5, [sp, #4]
    54da:	e7e2      	b.n	54a2 <__exponent+0x20>
    54dc:	782b      	ldrb	r3, [r5, #0]
    54de:	3501      	adds	r5, #1
    54e0:	7033      	strb	r3, [r6, #0]
    54e2:	3601      	adds	r6, #1
    54e4:	e7f0      	b.n	54c8 <__exponent+0x46>
    54e6:	2330      	movs	r3, #48	; 0x30
    54e8:	18e4      	adds	r4, r4, r3
    54ea:	7033      	strb	r3, [r6, #0]
    54ec:	1cb0      	adds	r0, r6, #2
    54ee:	7074      	strb	r4, [r6, #1]
    54f0:	e7ef      	b.n	54d2 <__exponent+0x50>
	...

000054f4 <_printf_float>:
    54f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    54f6:	b095      	sub	sp, #84	; 0x54
    54f8:	000c      	movs	r4, r1
    54fa:	920a      	str	r2, [sp, #40]	; 0x28
    54fc:	930b      	str	r3, [sp, #44]	; 0x2c
    54fe:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5500:	9009      	str	r0, [sp, #36]	; 0x24
    5502:	f001 fe23 	bl	714c <_localeconv_r>
    5506:	6803      	ldr	r3, [r0, #0]
    5508:	0018      	movs	r0, r3
    550a:	930d      	str	r3, [sp, #52]	; 0x34
    550c:	f000 fd50 	bl	5fb0 <strlen>
    5510:	2300      	movs	r3, #0
    5512:	9312      	str	r3, [sp, #72]	; 0x48
    5514:	6823      	ldr	r3, [r4, #0]
    5516:	900e      	str	r0, [sp, #56]	; 0x38
    5518:	930c      	str	r3, [sp, #48]	; 0x30
    551a:	990c      	ldr	r1, [sp, #48]	; 0x30
    551c:	7e27      	ldrb	r7, [r4, #24]
    551e:	682b      	ldr	r3, [r5, #0]
    5520:	2207      	movs	r2, #7
    5522:	05c9      	lsls	r1, r1, #23
    5524:	d547      	bpl.n	55b6 <_printf_float+0xc2>
    5526:	189b      	adds	r3, r3, r2
    5528:	4393      	bics	r3, r2
    552a:	001a      	movs	r2, r3
    552c:	3208      	adds	r2, #8
    552e:	602a      	str	r2, [r5, #0]
    5530:	681a      	ldr	r2, [r3, #0]
    5532:	685b      	ldr	r3, [r3, #4]
    5534:	64a2      	str	r2, [r4, #72]	; 0x48
    5536:	64e3      	str	r3, [r4, #76]	; 0x4c
    5538:	2201      	movs	r2, #1
    553a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    553c:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    553e:	006b      	lsls	r3, r5, #1
    5540:	085b      	lsrs	r3, r3, #1
    5542:	930f      	str	r3, [sp, #60]	; 0x3c
    5544:	4252      	negs	r2, r2
    5546:	4ba7      	ldr	r3, [pc, #668]	; (57e4 <_printf_float+0x2f0>)
    5548:	0030      	movs	r0, r6
    554a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    554c:	f005 f876 	bl	a63c <__aeabi_dcmpun>
    5550:	2800      	cmp	r0, #0
    5552:	d000      	beq.n	5556 <_printf_float+0x62>
    5554:	e206      	b.n	5964 <_printf_float+0x470>
    5556:	2201      	movs	r2, #1
    5558:	4ba2      	ldr	r3, [pc, #648]	; (57e4 <_printf_float+0x2f0>)
    555a:	4252      	negs	r2, r2
    555c:	0030      	movs	r0, r6
    555e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5560:	f002 fe1e 	bl	81a0 <__aeabi_dcmple>
    5564:	2800      	cmp	r0, #0
    5566:	d000      	beq.n	556a <_printf_float+0x76>
    5568:	e1fc      	b.n	5964 <_printf_float+0x470>
    556a:	2200      	movs	r2, #0
    556c:	2300      	movs	r3, #0
    556e:	0030      	movs	r0, r6
    5570:	0029      	movs	r1, r5
    5572:	f002 fe0b 	bl	818c <__aeabi_dcmplt>
    5576:	2800      	cmp	r0, #0
    5578:	d003      	beq.n	5582 <_printf_float+0x8e>
    557a:	0023      	movs	r3, r4
    557c:	222d      	movs	r2, #45	; 0x2d
    557e:	3343      	adds	r3, #67	; 0x43
    5580:	701a      	strb	r2, [r3, #0]
    5582:	4d99      	ldr	r5, [pc, #612]	; (57e8 <_printf_float+0x2f4>)
    5584:	2f47      	cmp	r7, #71	; 0x47
    5586:	d800      	bhi.n	558a <_printf_float+0x96>
    5588:	4d98      	ldr	r5, [pc, #608]	; (57ec <_printf_float+0x2f8>)
    558a:	2303      	movs	r3, #3
    558c:	2600      	movs	r6, #0
    558e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5590:	6123      	str	r3, [r4, #16]
    5592:	3301      	adds	r3, #1
    5594:	439a      	bics	r2, r3
    5596:	6022      	str	r2, [r4, #0]
    5598:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    559a:	aa13      	add	r2, sp, #76	; 0x4c
    559c:	9300      	str	r3, [sp, #0]
    559e:	0021      	movs	r1, r4
    55a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    55a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    55a4:	f000 f9f2 	bl	598c <_printf_common>
    55a8:	1c43      	adds	r3, r0, #1
    55aa:	d000      	beq.n	55ae <_printf_float+0xba>
    55ac:	e09c      	b.n	56e8 <_printf_float+0x1f4>
    55ae:	2001      	movs	r0, #1
    55b0:	4240      	negs	r0, r0
    55b2:	b015      	add	sp, #84	; 0x54
    55b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55b6:	3307      	adds	r3, #7
    55b8:	e7b6      	b.n	5528 <_printf_float+0x34>
    55ba:	2380      	movs	r3, #128	; 0x80
    55bc:	6862      	ldr	r2, [r4, #4]
    55be:	00db      	lsls	r3, r3, #3
    55c0:	1c51      	adds	r1, r2, #1
    55c2:	d145      	bne.n	5650 <_printf_float+0x15c>
    55c4:	3207      	adds	r2, #7
    55c6:	6062      	str	r2, [r4, #4]
    55c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    55ca:	2100      	movs	r1, #0
    55cc:	4313      	orrs	r3, r2
    55ce:	aa12      	add	r2, sp, #72	; 0x48
    55d0:	9205      	str	r2, [sp, #20]
    55d2:	aa11      	add	r2, sp, #68	; 0x44
    55d4:	9203      	str	r2, [sp, #12]
    55d6:	2223      	movs	r2, #35	; 0x23
    55d8:	6023      	str	r3, [r4, #0]
    55da:	9106      	str	r1, [sp, #24]
    55dc:	9301      	str	r3, [sp, #4]
    55de:	a908      	add	r1, sp, #32
    55e0:	6863      	ldr	r3, [r4, #4]
    55e2:	1852      	adds	r2, r2, r1
    55e4:	9202      	str	r2, [sp, #8]
    55e6:	9300      	str	r3, [sp, #0]
    55e8:	0032      	movs	r2, r6
    55ea:	002b      	movs	r3, r5
    55ec:	9704      	str	r7, [sp, #16]
    55ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    55f0:	f7ff fee3 	bl	53ba <__cvt>
    55f4:	2320      	movs	r3, #32
    55f6:	003a      	movs	r2, r7
    55f8:	0005      	movs	r5, r0
    55fa:	439a      	bics	r2, r3
    55fc:	2a47      	cmp	r2, #71	; 0x47
    55fe:	d107      	bne.n	5610 <_printf_float+0x11c>
    5600:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5602:	1cda      	adds	r2, r3, #3
    5604:	db02      	blt.n	560c <_printf_float+0x118>
    5606:	6862      	ldr	r2, [r4, #4]
    5608:	4293      	cmp	r3, r2
    560a:	dd5b      	ble.n	56c4 <_printf_float+0x1d0>
    560c:	3f02      	subs	r7, #2
    560e:	b2ff      	uxtb	r7, r7
    5610:	9911      	ldr	r1, [sp, #68]	; 0x44
    5612:	2f65      	cmp	r7, #101	; 0x65
    5614:	d83b      	bhi.n	568e <_printf_float+0x19a>
    5616:	0020      	movs	r0, r4
    5618:	3901      	subs	r1, #1
    561a:	003a      	movs	r2, r7
    561c:	3050      	adds	r0, #80	; 0x50
    561e:	9111      	str	r1, [sp, #68]	; 0x44
    5620:	f7ff ff2f 	bl	5482 <__exponent>
    5624:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5626:	0006      	movs	r6, r0
    5628:	1883      	adds	r3, r0, r2
    562a:	6123      	str	r3, [r4, #16]
    562c:	2a01      	cmp	r2, #1
    562e:	dc02      	bgt.n	5636 <_printf_float+0x142>
    5630:	6822      	ldr	r2, [r4, #0]
    5632:	07d2      	lsls	r2, r2, #31
    5634:	d501      	bpl.n	563a <_printf_float+0x146>
    5636:	3301      	adds	r3, #1
    5638:	6123      	str	r3, [r4, #16]
    563a:	2323      	movs	r3, #35	; 0x23
    563c:	aa08      	add	r2, sp, #32
    563e:	189b      	adds	r3, r3, r2
    5640:	781b      	ldrb	r3, [r3, #0]
    5642:	2b00      	cmp	r3, #0
    5644:	d0a8      	beq.n	5598 <_printf_float+0xa4>
    5646:	0023      	movs	r3, r4
    5648:	222d      	movs	r2, #45	; 0x2d
    564a:	3343      	adds	r3, #67	; 0x43
    564c:	701a      	strb	r2, [r3, #0]
    564e:	e7a3      	b.n	5598 <_printf_float+0xa4>
    5650:	2f67      	cmp	r7, #103	; 0x67
    5652:	d001      	beq.n	5658 <_printf_float+0x164>
    5654:	2f47      	cmp	r7, #71	; 0x47
    5656:	d1b7      	bne.n	55c8 <_printf_float+0xd4>
    5658:	2a00      	cmp	r2, #0
    565a:	d016      	beq.n	568a <_printf_float+0x196>
    565c:	990c      	ldr	r1, [sp, #48]	; 0x30
    565e:	a808      	add	r0, sp, #32
    5660:	430b      	orrs	r3, r1
    5662:	2100      	movs	r1, #0
    5664:	9106      	str	r1, [sp, #24]
    5666:	a912      	add	r1, sp, #72	; 0x48
    5668:	9105      	str	r1, [sp, #20]
    566a:	a911      	add	r1, sp, #68	; 0x44
    566c:	9103      	str	r1, [sp, #12]
    566e:	2123      	movs	r1, #35	; 0x23
    5670:	1809      	adds	r1, r1, r0
    5672:	6023      	str	r3, [r4, #0]
    5674:	9301      	str	r3, [sp, #4]
    5676:	9200      	str	r2, [sp, #0]
    5678:	002b      	movs	r3, r5
    567a:	9704      	str	r7, [sp, #16]
    567c:	9102      	str	r1, [sp, #8]
    567e:	0032      	movs	r2, r6
    5680:	9809      	ldr	r0, [sp, #36]	; 0x24
    5682:	f7ff fe9a 	bl	53ba <__cvt>
    5686:	0005      	movs	r5, r0
    5688:	e7ba      	b.n	5600 <_printf_float+0x10c>
    568a:	2201      	movs	r2, #1
    568c:	e79b      	b.n	55c6 <_printf_float+0xd2>
    568e:	2f66      	cmp	r7, #102	; 0x66
    5690:	d119      	bne.n	56c6 <_printf_float+0x1d2>
    5692:	6863      	ldr	r3, [r4, #4]
    5694:	2900      	cmp	r1, #0
    5696:	dd0c      	ble.n	56b2 <_printf_float+0x1be>
    5698:	6121      	str	r1, [r4, #16]
    569a:	2b00      	cmp	r3, #0
    569c:	d102      	bne.n	56a4 <_printf_float+0x1b0>
    569e:	6822      	ldr	r2, [r4, #0]
    56a0:	07d2      	lsls	r2, r2, #31
    56a2:	d502      	bpl.n	56aa <_printf_float+0x1b6>
    56a4:	3301      	adds	r3, #1
    56a6:	185b      	adds	r3, r3, r1
    56a8:	6123      	str	r3, [r4, #16]
    56aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    56ac:	2600      	movs	r6, #0
    56ae:	65a3      	str	r3, [r4, #88]	; 0x58
    56b0:	e7c3      	b.n	563a <_printf_float+0x146>
    56b2:	2b00      	cmp	r3, #0
    56b4:	d103      	bne.n	56be <_printf_float+0x1ca>
    56b6:	2201      	movs	r2, #1
    56b8:	6821      	ldr	r1, [r4, #0]
    56ba:	4211      	tst	r1, r2
    56bc:	d000      	beq.n	56c0 <_printf_float+0x1cc>
    56be:	1c9a      	adds	r2, r3, #2
    56c0:	6122      	str	r2, [r4, #16]
    56c2:	e7f2      	b.n	56aa <_printf_float+0x1b6>
    56c4:	2767      	movs	r7, #103	; 0x67
    56c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    56c8:	9812      	ldr	r0, [sp, #72]	; 0x48
    56ca:	4283      	cmp	r3, r0
    56cc:	db05      	blt.n	56da <_printf_float+0x1e6>
    56ce:	6822      	ldr	r2, [r4, #0]
    56d0:	6123      	str	r3, [r4, #16]
    56d2:	07d2      	lsls	r2, r2, #31
    56d4:	d5e9      	bpl.n	56aa <_printf_float+0x1b6>
    56d6:	3301      	adds	r3, #1
    56d8:	e7e6      	b.n	56a8 <_printf_float+0x1b4>
    56da:	2201      	movs	r2, #1
    56dc:	2b00      	cmp	r3, #0
    56de:	dc01      	bgt.n	56e4 <_printf_float+0x1f0>
    56e0:	1892      	adds	r2, r2, r2
    56e2:	1ad2      	subs	r2, r2, r3
    56e4:	1812      	adds	r2, r2, r0
    56e6:	e7eb      	b.n	56c0 <_printf_float+0x1cc>
    56e8:	6822      	ldr	r2, [r4, #0]
    56ea:	0553      	lsls	r3, r2, #21
    56ec:	d408      	bmi.n	5700 <_printf_float+0x20c>
    56ee:	6923      	ldr	r3, [r4, #16]
    56f0:	002a      	movs	r2, r5
    56f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    56f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    56f8:	47a8      	blx	r5
    56fa:	1c43      	adds	r3, r0, #1
    56fc:	d129      	bne.n	5752 <_printf_float+0x25e>
    56fe:	e756      	b.n	55ae <_printf_float+0xba>
    5700:	2f65      	cmp	r7, #101	; 0x65
    5702:	d800      	bhi.n	5706 <_printf_float+0x212>
    5704:	e0dc      	b.n	58c0 <_printf_float+0x3cc>
    5706:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5708:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    570a:	2200      	movs	r2, #0
    570c:	2300      	movs	r3, #0
    570e:	f002 fd37 	bl	8180 <__aeabi_dcmpeq>
    5712:	2800      	cmp	r0, #0
    5714:	d035      	beq.n	5782 <_printf_float+0x28e>
    5716:	2301      	movs	r3, #1
    5718:	4a35      	ldr	r2, [pc, #212]	; (57f0 <_printf_float+0x2fc>)
    571a:	990a      	ldr	r1, [sp, #40]	; 0x28
    571c:	9809      	ldr	r0, [sp, #36]	; 0x24
    571e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5720:	47a8      	blx	r5
    5722:	1c43      	adds	r3, r0, #1
    5724:	d100      	bne.n	5728 <_printf_float+0x234>
    5726:	e742      	b.n	55ae <_printf_float+0xba>
    5728:	9b11      	ldr	r3, [sp, #68]	; 0x44
    572a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    572c:	4293      	cmp	r3, r2
    572e:	db02      	blt.n	5736 <_printf_float+0x242>
    5730:	6823      	ldr	r3, [r4, #0]
    5732:	07db      	lsls	r3, r3, #31
    5734:	d50d      	bpl.n	5752 <_printf_float+0x25e>
    5736:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5738:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    573a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    573c:	990a      	ldr	r1, [sp, #40]	; 0x28
    573e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5740:	47a8      	blx	r5
    5742:	2500      	movs	r5, #0
    5744:	1c43      	adds	r3, r0, #1
    5746:	d100      	bne.n	574a <_printf_float+0x256>
    5748:	e731      	b.n	55ae <_printf_float+0xba>
    574a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    574c:	3b01      	subs	r3, #1
    574e:	429d      	cmp	r5, r3
    5750:	db0b      	blt.n	576a <_printf_float+0x276>
    5752:	6823      	ldr	r3, [r4, #0]
    5754:	2500      	movs	r5, #0
    5756:	079b      	lsls	r3, r3, #30
    5758:	d500      	bpl.n	575c <_printf_float+0x268>
    575a:	e0fd      	b.n	5958 <_printf_float+0x464>
    575c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    575e:	68e0      	ldr	r0, [r4, #12]
    5760:	4298      	cmp	r0, r3
    5762:	db00      	blt.n	5766 <_printf_float+0x272>
    5764:	e725      	b.n	55b2 <_printf_float+0xbe>
    5766:	0018      	movs	r0, r3
    5768:	e723      	b.n	55b2 <_printf_float+0xbe>
    576a:	0022      	movs	r2, r4
    576c:	2301      	movs	r3, #1
    576e:	321a      	adds	r2, #26
    5770:	990a      	ldr	r1, [sp, #40]	; 0x28
    5772:	9809      	ldr	r0, [sp, #36]	; 0x24
    5774:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5776:	47b0      	blx	r6
    5778:	1c43      	adds	r3, r0, #1
    577a:	d100      	bne.n	577e <_printf_float+0x28a>
    577c:	e717      	b.n	55ae <_printf_float+0xba>
    577e:	3501      	adds	r5, #1
    5780:	e7e3      	b.n	574a <_printf_float+0x256>
    5782:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5784:	2b00      	cmp	r3, #0
    5786:	dc35      	bgt.n	57f4 <_printf_float+0x300>
    5788:	2301      	movs	r3, #1
    578a:	4a19      	ldr	r2, [pc, #100]	; (57f0 <_printf_float+0x2fc>)
    578c:	990a      	ldr	r1, [sp, #40]	; 0x28
    578e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5790:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5792:	47b0      	blx	r6
    5794:	1c43      	adds	r3, r0, #1
    5796:	d100      	bne.n	579a <_printf_float+0x2a6>
    5798:	e709      	b.n	55ae <_printf_float+0xba>
    579a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    579c:	2b00      	cmp	r3, #0
    579e:	d105      	bne.n	57ac <_printf_float+0x2b8>
    57a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    57a2:	2b00      	cmp	r3, #0
    57a4:	d102      	bne.n	57ac <_printf_float+0x2b8>
    57a6:	6823      	ldr	r3, [r4, #0]
    57a8:	07db      	lsls	r3, r3, #31
    57aa:	d5d2      	bpl.n	5752 <_printf_float+0x25e>
    57ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    57ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    57b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    57b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    57b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    57b6:	47b0      	blx	r6
    57b8:	2600      	movs	r6, #0
    57ba:	1c43      	adds	r3, r0, #1
    57bc:	d100      	bne.n	57c0 <_printf_float+0x2cc>
    57be:	e6f6      	b.n	55ae <_printf_float+0xba>
    57c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57c2:	425b      	negs	r3, r3
    57c4:	429e      	cmp	r6, r3
    57c6:	db01      	blt.n	57cc <_printf_float+0x2d8>
    57c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    57ca:	e791      	b.n	56f0 <_printf_float+0x1fc>
    57cc:	0022      	movs	r2, r4
    57ce:	2301      	movs	r3, #1
    57d0:	321a      	adds	r2, #26
    57d2:	990a      	ldr	r1, [sp, #40]	; 0x28
    57d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    57d6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    57d8:	47b8      	blx	r7
    57da:	1c43      	adds	r3, r0, #1
    57dc:	d100      	bne.n	57e0 <_printf_float+0x2ec>
    57de:	e6e6      	b.n	55ae <_printf_float+0xba>
    57e0:	3601      	adds	r6, #1
    57e2:	e7ed      	b.n	57c0 <_printf_float+0x2cc>
    57e4:	7fefffff 	.word	0x7fefffff
    57e8:	0000ab88 	.word	0x0000ab88
    57ec:	0000ab84 	.word	0x0000ab84
    57f0:	0000ab94 	.word	0x0000ab94
    57f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
    57f6:	9e12      	ldr	r6, [sp, #72]	; 0x48
    57f8:	429e      	cmp	r6, r3
    57fa:	dd00      	ble.n	57fe <_printf_float+0x30a>
    57fc:	001e      	movs	r6, r3
    57fe:	2e00      	cmp	r6, #0
    5800:	dc35      	bgt.n	586e <_printf_float+0x37a>
    5802:	2300      	movs	r3, #0
    5804:	930c      	str	r3, [sp, #48]	; 0x30
    5806:	43f3      	mvns	r3, r6
    5808:	17db      	asrs	r3, r3, #31
    580a:	930f      	str	r3, [sp, #60]	; 0x3c
    580c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    580e:	6da7      	ldr	r7, [r4, #88]	; 0x58
    5810:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5812:	4033      	ands	r3, r6
    5814:	1afb      	subs	r3, r7, r3
    5816:	429a      	cmp	r2, r3
    5818:	db32      	blt.n	5880 <_printf_float+0x38c>
    581a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    581c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    581e:	4293      	cmp	r3, r2
    5820:	db3c      	blt.n	589c <_printf_float+0x3a8>
    5822:	6823      	ldr	r3, [r4, #0]
    5824:	07db      	lsls	r3, r3, #31
    5826:	d439      	bmi.n	589c <_printf_float+0x3a8>
    5828:	9e12      	ldr	r6, [sp, #72]	; 0x48
    582a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    582c:	1bf3      	subs	r3, r6, r7
    582e:	1ab6      	subs	r6, r6, r2
    5830:	429e      	cmp	r6, r3
    5832:	dd00      	ble.n	5836 <_printf_float+0x342>
    5834:	001e      	movs	r6, r3
    5836:	2e00      	cmp	r6, #0
    5838:	dc39      	bgt.n	58ae <_printf_float+0x3ba>
    583a:	43f7      	mvns	r7, r6
    583c:	2500      	movs	r5, #0
    583e:	17fb      	asrs	r3, r7, #31
    5840:	930c      	str	r3, [sp, #48]	; 0x30
    5842:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5844:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5846:	990c      	ldr	r1, [sp, #48]	; 0x30
    5848:	1a9b      	subs	r3, r3, r2
    584a:	0032      	movs	r2, r6
    584c:	400a      	ands	r2, r1
    584e:	1a9b      	subs	r3, r3, r2
    5850:	429d      	cmp	r5, r3
    5852:	db00      	blt.n	5856 <_printf_float+0x362>
    5854:	e77d      	b.n	5752 <_printf_float+0x25e>
    5856:	0022      	movs	r2, r4
    5858:	2301      	movs	r3, #1
    585a:	321a      	adds	r2, #26
    585c:	990a      	ldr	r1, [sp, #40]	; 0x28
    585e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5860:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5862:	47b8      	blx	r7
    5864:	1c43      	adds	r3, r0, #1
    5866:	d100      	bne.n	586a <_printf_float+0x376>
    5868:	e6a1      	b.n	55ae <_printf_float+0xba>
    586a:	3501      	adds	r5, #1
    586c:	e7e9      	b.n	5842 <_printf_float+0x34e>
    586e:	0033      	movs	r3, r6
    5870:	002a      	movs	r2, r5
    5872:	990a      	ldr	r1, [sp, #40]	; 0x28
    5874:	9809      	ldr	r0, [sp, #36]	; 0x24
    5876:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5878:	47b8      	blx	r7
    587a:	1c43      	adds	r3, r0, #1
    587c:	d1c1      	bne.n	5802 <_printf_float+0x30e>
    587e:	e696      	b.n	55ae <_printf_float+0xba>
    5880:	0022      	movs	r2, r4
    5882:	2301      	movs	r3, #1
    5884:	321a      	adds	r2, #26
    5886:	990a      	ldr	r1, [sp, #40]	; 0x28
    5888:	9809      	ldr	r0, [sp, #36]	; 0x24
    588a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    588c:	47b8      	blx	r7
    588e:	1c43      	adds	r3, r0, #1
    5890:	d100      	bne.n	5894 <_printf_float+0x3a0>
    5892:	e68c      	b.n	55ae <_printf_float+0xba>
    5894:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5896:	3301      	adds	r3, #1
    5898:	930c      	str	r3, [sp, #48]	; 0x30
    589a:	e7b7      	b.n	580c <_printf_float+0x318>
    589c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    589e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    58a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    58a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    58a4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    58a6:	47b0      	blx	r6
    58a8:	1c43      	adds	r3, r0, #1
    58aa:	d1bd      	bne.n	5828 <_printf_float+0x334>
    58ac:	e67f      	b.n	55ae <_printf_float+0xba>
    58ae:	19ea      	adds	r2, r5, r7
    58b0:	0033      	movs	r3, r6
    58b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    58b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    58b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    58b8:	47a8      	blx	r5
    58ba:	1c43      	adds	r3, r0, #1
    58bc:	d1bd      	bne.n	583a <_printf_float+0x346>
    58be:	e676      	b.n	55ae <_printf_float+0xba>
    58c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    58c2:	2b01      	cmp	r3, #1
    58c4:	dc02      	bgt.n	58cc <_printf_float+0x3d8>
    58c6:	2301      	movs	r3, #1
    58c8:	421a      	tst	r2, r3
    58ca:	d038      	beq.n	593e <_printf_float+0x44a>
    58cc:	2301      	movs	r3, #1
    58ce:	002a      	movs	r2, r5
    58d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    58d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    58d4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    58d6:	47b8      	blx	r7
    58d8:	1c43      	adds	r3, r0, #1
    58da:	d100      	bne.n	58de <_printf_float+0x3ea>
    58dc:	e667      	b.n	55ae <_printf_float+0xba>
    58de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    58e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    58e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    58e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    58e6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    58e8:	47b8      	blx	r7
    58ea:	1c43      	adds	r3, r0, #1
    58ec:	d100      	bne.n	58f0 <_printf_float+0x3fc>
    58ee:	e65e      	b.n	55ae <_printf_float+0xba>
    58f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    58f2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    58f4:	2200      	movs	r2, #0
    58f6:	2300      	movs	r3, #0
    58f8:	f002 fc42 	bl	8180 <__aeabi_dcmpeq>
    58fc:	2800      	cmp	r0, #0
    58fe:	d008      	beq.n	5912 <_printf_float+0x41e>
    5900:	2500      	movs	r5, #0
    5902:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5904:	3b01      	subs	r3, #1
    5906:	429d      	cmp	r5, r3
    5908:	db0d      	blt.n	5926 <_printf_float+0x432>
    590a:	0022      	movs	r2, r4
    590c:	0033      	movs	r3, r6
    590e:	3250      	adds	r2, #80	; 0x50
    5910:	e6ef      	b.n	56f2 <_printf_float+0x1fe>
    5912:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5914:	1c6a      	adds	r2, r5, #1
    5916:	3b01      	subs	r3, #1
    5918:	990a      	ldr	r1, [sp, #40]	; 0x28
    591a:	9809      	ldr	r0, [sp, #36]	; 0x24
    591c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    591e:	47a8      	blx	r5
    5920:	1c43      	adds	r3, r0, #1
    5922:	d1f2      	bne.n	590a <_printf_float+0x416>
    5924:	e643      	b.n	55ae <_printf_float+0xba>
    5926:	0022      	movs	r2, r4
    5928:	2301      	movs	r3, #1
    592a:	321a      	adds	r2, #26
    592c:	990a      	ldr	r1, [sp, #40]	; 0x28
    592e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5930:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5932:	47b8      	blx	r7
    5934:	1c43      	adds	r3, r0, #1
    5936:	d100      	bne.n	593a <_printf_float+0x446>
    5938:	e639      	b.n	55ae <_printf_float+0xba>
    593a:	3501      	adds	r5, #1
    593c:	e7e1      	b.n	5902 <_printf_float+0x40e>
    593e:	002a      	movs	r2, r5
    5940:	e7ea      	b.n	5918 <_printf_float+0x424>
    5942:	0022      	movs	r2, r4
    5944:	2301      	movs	r3, #1
    5946:	3219      	adds	r2, #25
    5948:	990a      	ldr	r1, [sp, #40]	; 0x28
    594a:	9809      	ldr	r0, [sp, #36]	; 0x24
    594c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    594e:	47b0      	blx	r6
    5950:	1c43      	adds	r3, r0, #1
    5952:	d100      	bne.n	5956 <_printf_float+0x462>
    5954:	e62b      	b.n	55ae <_printf_float+0xba>
    5956:	3501      	adds	r5, #1
    5958:	68e3      	ldr	r3, [r4, #12]
    595a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    595c:	1a9b      	subs	r3, r3, r2
    595e:	429d      	cmp	r5, r3
    5960:	dbef      	blt.n	5942 <_printf_float+0x44e>
    5962:	e6fb      	b.n	575c <_printf_float+0x268>
    5964:	0032      	movs	r2, r6
    5966:	002b      	movs	r3, r5
    5968:	0030      	movs	r0, r6
    596a:	0029      	movs	r1, r5
    596c:	f004 fe66 	bl	a63c <__aeabi_dcmpun>
    5970:	2800      	cmp	r0, #0
    5972:	d100      	bne.n	5976 <_printf_float+0x482>
    5974:	e621      	b.n	55ba <_printf_float+0xc6>
    5976:	4d03      	ldr	r5, [pc, #12]	; (5984 <_printf_float+0x490>)
    5978:	2f47      	cmp	r7, #71	; 0x47
    597a:	d900      	bls.n	597e <_printf_float+0x48a>
    597c:	e605      	b.n	558a <_printf_float+0x96>
    597e:	4d02      	ldr	r5, [pc, #8]	; (5988 <_printf_float+0x494>)
    5980:	e603      	b.n	558a <_printf_float+0x96>
    5982:	46c0      	nop			; (mov r8, r8)
    5984:	0000ab90 	.word	0x0000ab90
    5988:	0000ab8c 	.word	0x0000ab8c

0000598c <_printf_common>:
    598c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    598e:	0015      	movs	r5, r2
    5990:	9301      	str	r3, [sp, #4]
    5992:	688a      	ldr	r2, [r1, #8]
    5994:	690b      	ldr	r3, [r1, #16]
    5996:	9000      	str	r0, [sp, #0]
    5998:	000c      	movs	r4, r1
    599a:	4293      	cmp	r3, r2
    599c:	da00      	bge.n	59a0 <_printf_common+0x14>
    599e:	0013      	movs	r3, r2
    59a0:	0022      	movs	r2, r4
    59a2:	602b      	str	r3, [r5, #0]
    59a4:	3243      	adds	r2, #67	; 0x43
    59a6:	7812      	ldrb	r2, [r2, #0]
    59a8:	2a00      	cmp	r2, #0
    59aa:	d001      	beq.n	59b0 <_printf_common+0x24>
    59ac:	3301      	adds	r3, #1
    59ae:	602b      	str	r3, [r5, #0]
    59b0:	6823      	ldr	r3, [r4, #0]
    59b2:	069b      	lsls	r3, r3, #26
    59b4:	d502      	bpl.n	59bc <_printf_common+0x30>
    59b6:	682b      	ldr	r3, [r5, #0]
    59b8:	3302      	adds	r3, #2
    59ba:	602b      	str	r3, [r5, #0]
    59bc:	2706      	movs	r7, #6
    59be:	6823      	ldr	r3, [r4, #0]
    59c0:	401f      	ands	r7, r3
    59c2:	d027      	beq.n	5a14 <_printf_common+0x88>
    59c4:	0023      	movs	r3, r4
    59c6:	3343      	adds	r3, #67	; 0x43
    59c8:	781b      	ldrb	r3, [r3, #0]
    59ca:	1e5a      	subs	r2, r3, #1
    59cc:	4193      	sbcs	r3, r2
    59ce:	6822      	ldr	r2, [r4, #0]
    59d0:	0692      	lsls	r2, r2, #26
    59d2:	d430      	bmi.n	5a36 <_printf_common+0xaa>
    59d4:	0022      	movs	r2, r4
    59d6:	9901      	ldr	r1, [sp, #4]
    59d8:	3243      	adds	r2, #67	; 0x43
    59da:	9800      	ldr	r0, [sp, #0]
    59dc:	9e08      	ldr	r6, [sp, #32]
    59de:	47b0      	blx	r6
    59e0:	1c43      	adds	r3, r0, #1
    59e2:	d025      	beq.n	5a30 <_printf_common+0xa4>
    59e4:	2306      	movs	r3, #6
    59e6:	6820      	ldr	r0, [r4, #0]
    59e8:	682a      	ldr	r2, [r5, #0]
    59ea:	68e1      	ldr	r1, [r4, #12]
    59ec:	4003      	ands	r3, r0
    59ee:	2500      	movs	r5, #0
    59f0:	2b04      	cmp	r3, #4
    59f2:	d103      	bne.n	59fc <_printf_common+0x70>
    59f4:	1a8d      	subs	r5, r1, r2
    59f6:	43eb      	mvns	r3, r5
    59f8:	17db      	asrs	r3, r3, #31
    59fa:	401d      	ands	r5, r3
    59fc:	68a3      	ldr	r3, [r4, #8]
    59fe:	6922      	ldr	r2, [r4, #16]
    5a00:	4293      	cmp	r3, r2
    5a02:	dd01      	ble.n	5a08 <_printf_common+0x7c>
    5a04:	1a9b      	subs	r3, r3, r2
    5a06:	18ed      	adds	r5, r5, r3
    5a08:	2700      	movs	r7, #0
    5a0a:	42bd      	cmp	r5, r7
    5a0c:	d120      	bne.n	5a50 <_printf_common+0xc4>
    5a0e:	2000      	movs	r0, #0
    5a10:	e010      	b.n	5a34 <_printf_common+0xa8>
    5a12:	3701      	adds	r7, #1
    5a14:	68e3      	ldr	r3, [r4, #12]
    5a16:	682a      	ldr	r2, [r5, #0]
    5a18:	1a9b      	subs	r3, r3, r2
    5a1a:	429f      	cmp	r7, r3
    5a1c:	dad2      	bge.n	59c4 <_printf_common+0x38>
    5a1e:	0022      	movs	r2, r4
    5a20:	2301      	movs	r3, #1
    5a22:	3219      	adds	r2, #25
    5a24:	9901      	ldr	r1, [sp, #4]
    5a26:	9800      	ldr	r0, [sp, #0]
    5a28:	9e08      	ldr	r6, [sp, #32]
    5a2a:	47b0      	blx	r6
    5a2c:	1c43      	adds	r3, r0, #1
    5a2e:	d1f0      	bne.n	5a12 <_printf_common+0x86>
    5a30:	2001      	movs	r0, #1
    5a32:	4240      	negs	r0, r0
    5a34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5a36:	2030      	movs	r0, #48	; 0x30
    5a38:	18e1      	adds	r1, r4, r3
    5a3a:	3143      	adds	r1, #67	; 0x43
    5a3c:	7008      	strb	r0, [r1, #0]
    5a3e:	0021      	movs	r1, r4
    5a40:	1c5a      	adds	r2, r3, #1
    5a42:	3145      	adds	r1, #69	; 0x45
    5a44:	7809      	ldrb	r1, [r1, #0]
    5a46:	18a2      	adds	r2, r4, r2
    5a48:	3243      	adds	r2, #67	; 0x43
    5a4a:	3302      	adds	r3, #2
    5a4c:	7011      	strb	r1, [r2, #0]
    5a4e:	e7c1      	b.n	59d4 <_printf_common+0x48>
    5a50:	0022      	movs	r2, r4
    5a52:	2301      	movs	r3, #1
    5a54:	321a      	adds	r2, #26
    5a56:	9901      	ldr	r1, [sp, #4]
    5a58:	9800      	ldr	r0, [sp, #0]
    5a5a:	9e08      	ldr	r6, [sp, #32]
    5a5c:	47b0      	blx	r6
    5a5e:	1c43      	adds	r3, r0, #1
    5a60:	d0e6      	beq.n	5a30 <_printf_common+0xa4>
    5a62:	3701      	adds	r7, #1
    5a64:	e7d1      	b.n	5a0a <_printf_common+0x7e>
	...

00005a68 <_printf_i>:
    5a68:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a6a:	b08b      	sub	sp, #44	; 0x2c
    5a6c:	9206      	str	r2, [sp, #24]
    5a6e:	000a      	movs	r2, r1
    5a70:	3243      	adds	r2, #67	; 0x43
    5a72:	9307      	str	r3, [sp, #28]
    5a74:	9005      	str	r0, [sp, #20]
    5a76:	9204      	str	r2, [sp, #16]
    5a78:	7e0a      	ldrb	r2, [r1, #24]
    5a7a:	000c      	movs	r4, r1
    5a7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a7e:	2a6e      	cmp	r2, #110	; 0x6e
    5a80:	d100      	bne.n	5a84 <_printf_i+0x1c>
    5a82:	e08f      	b.n	5ba4 <_printf_i+0x13c>
    5a84:	d817      	bhi.n	5ab6 <_printf_i+0x4e>
    5a86:	2a63      	cmp	r2, #99	; 0x63
    5a88:	d02c      	beq.n	5ae4 <_printf_i+0x7c>
    5a8a:	d808      	bhi.n	5a9e <_printf_i+0x36>
    5a8c:	2a00      	cmp	r2, #0
    5a8e:	d100      	bne.n	5a92 <_printf_i+0x2a>
    5a90:	e099      	b.n	5bc6 <_printf_i+0x15e>
    5a92:	2a58      	cmp	r2, #88	; 0x58
    5a94:	d054      	beq.n	5b40 <_printf_i+0xd8>
    5a96:	0026      	movs	r6, r4
    5a98:	3642      	adds	r6, #66	; 0x42
    5a9a:	7032      	strb	r2, [r6, #0]
    5a9c:	e029      	b.n	5af2 <_printf_i+0x8a>
    5a9e:	2a64      	cmp	r2, #100	; 0x64
    5aa0:	d001      	beq.n	5aa6 <_printf_i+0x3e>
    5aa2:	2a69      	cmp	r2, #105	; 0x69
    5aa4:	d1f7      	bne.n	5a96 <_printf_i+0x2e>
    5aa6:	6821      	ldr	r1, [r4, #0]
    5aa8:	681a      	ldr	r2, [r3, #0]
    5aaa:	0608      	lsls	r0, r1, #24
    5aac:	d523      	bpl.n	5af6 <_printf_i+0x8e>
    5aae:	1d11      	adds	r1, r2, #4
    5ab0:	6019      	str	r1, [r3, #0]
    5ab2:	6815      	ldr	r5, [r2, #0]
    5ab4:	e025      	b.n	5b02 <_printf_i+0x9a>
    5ab6:	2a73      	cmp	r2, #115	; 0x73
    5ab8:	d100      	bne.n	5abc <_printf_i+0x54>
    5aba:	e088      	b.n	5bce <_printf_i+0x166>
    5abc:	d808      	bhi.n	5ad0 <_printf_i+0x68>
    5abe:	2a6f      	cmp	r2, #111	; 0x6f
    5ac0:	d029      	beq.n	5b16 <_printf_i+0xae>
    5ac2:	2a70      	cmp	r2, #112	; 0x70
    5ac4:	d1e7      	bne.n	5a96 <_printf_i+0x2e>
    5ac6:	2220      	movs	r2, #32
    5ac8:	6809      	ldr	r1, [r1, #0]
    5aca:	430a      	orrs	r2, r1
    5acc:	6022      	str	r2, [r4, #0]
    5ace:	e003      	b.n	5ad8 <_printf_i+0x70>
    5ad0:	2a75      	cmp	r2, #117	; 0x75
    5ad2:	d020      	beq.n	5b16 <_printf_i+0xae>
    5ad4:	2a78      	cmp	r2, #120	; 0x78
    5ad6:	d1de      	bne.n	5a96 <_printf_i+0x2e>
    5ad8:	0022      	movs	r2, r4
    5ada:	2178      	movs	r1, #120	; 0x78
    5adc:	3245      	adds	r2, #69	; 0x45
    5ade:	7011      	strb	r1, [r2, #0]
    5ae0:	4a6c      	ldr	r2, [pc, #432]	; (5c94 <_printf_i+0x22c>)
    5ae2:	e030      	b.n	5b46 <_printf_i+0xde>
    5ae4:	000e      	movs	r6, r1
    5ae6:	681a      	ldr	r2, [r3, #0]
    5ae8:	3642      	adds	r6, #66	; 0x42
    5aea:	1d11      	adds	r1, r2, #4
    5aec:	6019      	str	r1, [r3, #0]
    5aee:	6813      	ldr	r3, [r2, #0]
    5af0:	7033      	strb	r3, [r6, #0]
    5af2:	2301      	movs	r3, #1
    5af4:	e079      	b.n	5bea <_printf_i+0x182>
    5af6:	0649      	lsls	r1, r1, #25
    5af8:	d5d9      	bpl.n	5aae <_printf_i+0x46>
    5afa:	1d11      	adds	r1, r2, #4
    5afc:	6019      	str	r1, [r3, #0]
    5afe:	2300      	movs	r3, #0
    5b00:	5ed5      	ldrsh	r5, [r2, r3]
    5b02:	2d00      	cmp	r5, #0
    5b04:	da03      	bge.n	5b0e <_printf_i+0xa6>
    5b06:	232d      	movs	r3, #45	; 0x2d
    5b08:	9a04      	ldr	r2, [sp, #16]
    5b0a:	426d      	negs	r5, r5
    5b0c:	7013      	strb	r3, [r2, #0]
    5b0e:	4b62      	ldr	r3, [pc, #392]	; (5c98 <_printf_i+0x230>)
    5b10:	270a      	movs	r7, #10
    5b12:	9303      	str	r3, [sp, #12]
    5b14:	e02f      	b.n	5b76 <_printf_i+0x10e>
    5b16:	6820      	ldr	r0, [r4, #0]
    5b18:	6819      	ldr	r1, [r3, #0]
    5b1a:	0605      	lsls	r5, r0, #24
    5b1c:	d503      	bpl.n	5b26 <_printf_i+0xbe>
    5b1e:	1d08      	adds	r0, r1, #4
    5b20:	6018      	str	r0, [r3, #0]
    5b22:	680d      	ldr	r5, [r1, #0]
    5b24:	e005      	b.n	5b32 <_printf_i+0xca>
    5b26:	0640      	lsls	r0, r0, #25
    5b28:	d5f9      	bpl.n	5b1e <_printf_i+0xb6>
    5b2a:	680d      	ldr	r5, [r1, #0]
    5b2c:	1d08      	adds	r0, r1, #4
    5b2e:	6018      	str	r0, [r3, #0]
    5b30:	b2ad      	uxth	r5, r5
    5b32:	4b59      	ldr	r3, [pc, #356]	; (5c98 <_printf_i+0x230>)
    5b34:	2708      	movs	r7, #8
    5b36:	9303      	str	r3, [sp, #12]
    5b38:	2a6f      	cmp	r2, #111	; 0x6f
    5b3a:	d018      	beq.n	5b6e <_printf_i+0x106>
    5b3c:	270a      	movs	r7, #10
    5b3e:	e016      	b.n	5b6e <_printf_i+0x106>
    5b40:	3145      	adds	r1, #69	; 0x45
    5b42:	700a      	strb	r2, [r1, #0]
    5b44:	4a54      	ldr	r2, [pc, #336]	; (5c98 <_printf_i+0x230>)
    5b46:	9203      	str	r2, [sp, #12]
    5b48:	681a      	ldr	r2, [r3, #0]
    5b4a:	6821      	ldr	r1, [r4, #0]
    5b4c:	1d10      	adds	r0, r2, #4
    5b4e:	6018      	str	r0, [r3, #0]
    5b50:	6815      	ldr	r5, [r2, #0]
    5b52:	0608      	lsls	r0, r1, #24
    5b54:	d522      	bpl.n	5b9c <_printf_i+0x134>
    5b56:	07cb      	lsls	r3, r1, #31
    5b58:	d502      	bpl.n	5b60 <_printf_i+0xf8>
    5b5a:	2320      	movs	r3, #32
    5b5c:	4319      	orrs	r1, r3
    5b5e:	6021      	str	r1, [r4, #0]
    5b60:	2710      	movs	r7, #16
    5b62:	2d00      	cmp	r5, #0
    5b64:	d103      	bne.n	5b6e <_printf_i+0x106>
    5b66:	2320      	movs	r3, #32
    5b68:	6822      	ldr	r2, [r4, #0]
    5b6a:	439a      	bics	r2, r3
    5b6c:	6022      	str	r2, [r4, #0]
    5b6e:	0023      	movs	r3, r4
    5b70:	2200      	movs	r2, #0
    5b72:	3343      	adds	r3, #67	; 0x43
    5b74:	701a      	strb	r2, [r3, #0]
    5b76:	6863      	ldr	r3, [r4, #4]
    5b78:	60a3      	str	r3, [r4, #8]
    5b7a:	2b00      	cmp	r3, #0
    5b7c:	db5c      	blt.n	5c38 <_printf_i+0x1d0>
    5b7e:	2204      	movs	r2, #4
    5b80:	6821      	ldr	r1, [r4, #0]
    5b82:	4391      	bics	r1, r2
    5b84:	6021      	str	r1, [r4, #0]
    5b86:	2d00      	cmp	r5, #0
    5b88:	d158      	bne.n	5c3c <_printf_i+0x1d4>
    5b8a:	9e04      	ldr	r6, [sp, #16]
    5b8c:	2b00      	cmp	r3, #0
    5b8e:	d064      	beq.n	5c5a <_printf_i+0x1f2>
    5b90:	0026      	movs	r6, r4
    5b92:	9b03      	ldr	r3, [sp, #12]
    5b94:	3642      	adds	r6, #66	; 0x42
    5b96:	781b      	ldrb	r3, [r3, #0]
    5b98:	7033      	strb	r3, [r6, #0]
    5b9a:	e05e      	b.n	5c5a <_printf_i+0x1f2>
    5b9c:	0648      	lsls	r0, r1, #25
    5b9e:	d5da      	bpl.n	5b56 <_printf_i+0xee>
    5ba0:	b2ad      	uxth	r5, r5
    5ba2:	e7d8      	b.n	5b56 <_printf_i+0xee>
    5ba4:	6809      	ldr	r1, [r1, #0]
    5ba6:	681a      	ldr	r2, [r3, #0]
    5ba8:	0608      	lsls	r0, r1, #24
    5baa:	d505      	bpl.n	5bb8 <_printf_i+0x150>
    5bac:	1d11      	adds	r1, r2, #4
    5bae:	6019      	str	r1, [r3, #0]
    5bb0:	6813      	ldr	r3, [r2, #0]
    5bb2:	6962      	ldr	r2, [r4, #20]
    5bb4:	601a      	str	r2, [r3, #0]
    5bb6:	e006      	b.n	5bc6 <_printf_i+0x15e>
    5bb8:	0649      	lsls	r1, r1, #25
    5bba:	d5f7      	bpl.n	5bac <_printf_i+0x144>
    5bbc:	1d11      	adds	r1, r2, #4
    5bbe:	6019      	str	r1, [r3, #0]
    5bc0:	6813      	ldr	r3, [r2, #0]
    5bc2:	8aa2      	ldrh	r2, [r4, #20]
    5bc4:	801a      	strh	r2, [r3, #0]
    5bc6:	2300      	movs	r3, #0
    5bc8:	9e04      	ldr	r6, [sp, #16]
    5bca:	6123      	str	r3, [r4, #16]
    5bcc:	e054      	b.n	5c78 <_printf_i+0x210>
    5bce:	681a      	ldr	r2, [r3, #0]
    5bd0:	1d11      	adds	r1, r2, #4
    5bd2:	6019      	str	r1, [r3, #0]
    5bd4:	6816      	ldr	r6, [r2, #0]
    5bd6:	2100      	movs	r1, #0
    5bd8:	6862      	ldr	r2, [r4, #4]
    5bda:	0030      	movs	r0, r6
    5bdc:	f001 fb32 	bl	7244 <memchr>
    5be0:	2800      	cmp	r0, #0
    5be2:	d001      	beq.n	5be8 <_printf_i+0x180>
    5be4:	1b80      	subs	r0, r0, r6
    5be6:	6060      	str	r0, [r4, #4]
    5be8:	6863      	ldr	r3, [r4, #4]
    5bea:	6123      	str	r3, [r4, #16]
    5bec:	2300      	movs	r3, #0
    5bee:	9a04      	ldr	r2, [sp, #16]
    5bf0:	7013      	strb	r3, [r2, #0]
    5bf2:	e041      	b.n	5c78 <_printf_i+0x210>
    5bf4:	6923      	ldr	r3, [r4, #16]
    5bf6:	0032      	movs	r2, r6
    5bf8:	9906      	ldr	r1, [sp, #24]
    5bfa:	9805      	ldr	r0, [sp, #20]
    5bfc:	9d07      	ldr	r5, [sp, #28]
    5bfe:	47a8      	blx	r5
    5c00:	1c43      	adds	r3, r0, #1
    5c02:	d043      	beq.n	5c8c <_printf_i+0x224>
    5c04:	6823      	ldr	r3, [r4, #0]
    5c06:	2500      	movs	r5, #0
    5c08:	079b      	lsls	r3, r3, #30
    5c0a:	d40f      	bmi.n	5c2c <_printf_i+0x1c4>
    5c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c0e:	68e0      	ldr	r0, [r4, #12]
    5c10:	4298      	cmp	r0, r3
    5c12:	da3d      	bge.n	5c90 <_printf_i+0x228>
    5c14:	0018      	movs	r0, r3
    5c16:	e03b      	b.n	5c90 <_printf_i+0x228>
    5c18:	0022      	movs	r2, r4
    5c1a:	2301      	movs	r3, #1
    5c1c:	3219      	adds	r2, #25
    5c1e:	9906      	ldr	r1, [sp, #24]
    5c20:	9805      	ldr	r0, [sp, #20]
    5c22:	9e07      	ldr	r6, [sp, #28]
    5c24:	47b0      	blx	r6
    5c26:	1c43      	adds	r3, r0, #1
    5c28:	d030      	beq.n	5c8c <_printf_i+0x224>
    5c2a:	3501      	adds	r5, #1
    5c2c:	68e3      	ldr	r3, [r4, #12]
    5c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5c30:	1a9b      	subs	r3, r3, r2
    5c32:	429d      	cmp	r5, r3
    5c34:	dbf0      	blt.n	5c18 <_printf_i+0x1b0>
    5c36:	e7e9      	b.n	5c0c <_printf_i+0x1a4>
    5c38:	2d00      	cmp	r5, #0
    5c3a:	d0a9      	beq.n	5b90 <_printf_i+0x128>
    5c3c:	9e04      	ldr	r6, [sp, #16]
    5c3e:	0028      	movs	r0, r5
    5c40:	0039      	movs	r1, r7
    5c42:	f002 f99d 	bl	7f80 <__aeabi_uidivmod>
    5c46:	9b03      	ldr	r3, [sp, #12]
    5c48:	3e01      	subs	r6, #1
    5c4a:	5c5b      	ldrb	r3, [r3, r1]
    5c4c:	0028      	movs	r0, r5
    5c4e:	7033      	strb	r3, [r6, #0]
    5c50:	0039      	movs	r1, r7
    5c52:	f002 f90f 	bl	7e74 <__udivsi3>
    5c56:	1e05      	subs	r5, r0, #0
    5c58:	d1f1      	bne.n	5c3e <_printf_i+0x1d6>
    5c5a:	2f08      	cmp	r7, #8
    5c5c:	d109      	bne.n	5c72 <_printf_i+0x20a>
    5c5e:	6823      	ldr	r3, [r4, #0]
    5c60:	07db      	lsls	r3, r3, #31
    5c62:	d506      	bpl.n	5c72 <_printf_i+0x20a>
    5c64:	6863      	ldr	r3, [r4, #4]
    5c66:	6922      	ldr	r2, [r4, #16]
    5c68:	4293      	cmp	r3, r2
    5c6a:	dc02      	bgt.n	5c72 <_printf_i+0x20a>
    5c6c:	2330      	movs	r3, #48	; 0x30
    5c6e:	3e01      	subs	r6, #1
    5c70:	7033      	strb	r3, [r6, #0]
    5c72:	9b04      	ldr	r3, [sp, #16]
    5c74:	1b9b      	subs	r3, r3, r6
    5c76:	6123      	str	r3, [r4, #16]
    5c78:	9b07      	ldr	r3, [sp, #28]
    5c7a:	aa09      	add	r2, sp, #36	; 0x24
    5c7c:	9300      	str	r3, [sp, #0]
    5c7e:	0021      	movs	r1, r4
    5c80:	9b06      	ldr	r3, [sp, #24]
    5c82:	9805      	ldr	r0, [sp, #20]
    5c84:	f7ff fe82 	bl	598c <_printf_common>
    5c88:	1c43      	adds	r3, r0, #1
    5c8a:	d1b3      	bne.n	5bf4 <_printf_i+0x18c>
    5c8c:	2001      	movs	r0, #1
    5c8e:	4240      	negs	r0, r0
    5c90:	b00b      	add	sp, #44	; 0x2c
    5c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c94:	0000aba7 	.word	0x0000aba7
    5c98:	0000ab96 	.word	0x0000ab96

00005c9c <iprintf>:
    5c9c:	b40f      	push	{r0, r1, r2, r3}
    5c9e:	4b0b      	ldr	r3, [pc, #44]	; (5ccc <iprintf+0x30>)
    5ca0:	b513      	push	{r0, r1, r4, lr}
    5ca2:	681c      	ldr	r4, [r3, #0]
    5ca4:	2c00      	cmp	r4, #0
    5ca6:	d005      	beq.n	5cb4 <iprintf+0x18>
    5ca8:	69a3      	ldr	r3, [r4, #24]
    5caa:	2b00      	cmp	r3, #0
    5cac:	d102      	bne.n	5cb4 <iprintf+0x18>
    5cae:	0020      	movs	r0, r4
    5cb0:	f001 f9b6 	bl	7020 <__sinit>
    5cb4:	ab05      	add	r3, sp, #20
    5cb6:	9a04      	ldr	r2, [sp, #16]
    5cb8:	68a1      	ldr	r1, [r4, #8]
    5cba:	0020      	movs	r0, r4
    5cbc:	9301      	str	r3, [sp, #4]
    5cbe:	f001 fe8d 	bl	79dc <_vfiprintf_r>
    5cc2:	bc16      	pop	{r1, r2, r4}
    5cc4:	bc08      	pop	{r3}
    5cc6:	b004      	add	sp, #16
    5cc8:	4718      	bx	r3
    5cca:	46c0      	nop			; (mov r8, r8)
    5ccc:	2000000c 	.word	0x2000000c

00005cd0 <putchar>:
    5cd0:	4b08      	ldr	r3, [pc, #32]	; (5cf4 <putchar+0x24>)
    5cd2:	b570      	push	{r4, r5, r6, lr}
    5cd4:	681c      	ldr	r4, [r3, #0]
    5cd6:	0005      	movs	r5, r0
    5cd8:	2c00      	cmp	r4, #0
    5cda:	d005      	beq.n	5ce8 <putchar+0x18>
    5cdc:	69a3      	ldr	r3, [r4, #24]
    5cde:	2b00      	cmp	r3, #0
    5ce0:	d102      	bne.n	5ce8 <putchar+0x18>
    5ce2:	0020      	movs	r0, r4
    5ce4:	f001 f99c 	bl	7020 <__sinit>
    5ce8:	0029      	movs	r1, r5
    5cea:	68a2      	ldr	r2, [r4, #8]
    5cec:	0020      	movs	r0, r4
    5cee:	f001 ff91 	bl	7c14 <_putc_r>
    5cf2:	bd70      	pop	{r4, r5, r6, pc}
    5cf4:	2000000c 	.word	0x2000000c

00005cf8 <_puts_r>:
    5cf8:	b570      	push	{r4, r5, r6, lr}
    5cfa:	0005      	movs	r5, r0
    5cfc:	000e      	movs	r6, r1
    5cfe:	2800      	cmp	r0, #0
    5d00:	d004      	beq.n	5d0c <_puts_r+0x14>
    5d02:	6983      	ldr	r3, [r0, #24]
    5d04:	2b00      	cmp	r3, #0
    5d06:	d101      	bne.n	5d0c <_puts_r+0x14>
    5d08:	f001 f98a 	bl	7020 <__sinit>
    5d0c:	69ab      	ldr	r3, [r5, #24]
    5d0e:	68ac      	ldr	r4, [r5, #8]
    5d10:	2b00      	cmp	r3, #0
    5d12:	d102      	bne.n	5d1a <_puts_r+0x22>
    5d14:	0028      	movs	r0, r5
    5d16:	f001 f983 	bl	7020 <__sinit>
    5d1a:	4b24      	ldr	r3, [pc, #144]	; (5dac <_puts_r+0xb4>)
    5d1c:	429c      	cmp	r4, r3
    5d1e:	d10f      	bne.n	5d40 <_puts_r+0x48>
    5d20:	686c      	ldr	r4, [r5, #4]
    5d22:	89a3      	ldrh	r3, [r4, #12]
    5d24:	071b      	lsls	r3, r3, #28
    5d26:	d502      	bpl.n	5d2e <_puts_r+0x36>
    5d28:	6923      	ldr	r3, [r4, #16]
    5d2a:	2b00      	cmp	r3, #0
    5d2c:	d120      	bne.n	5d70 <_puts_r+0x78>
    5d2e:	0021      	movs	r1, r4
    5d30:	0028      	movs	r0, r5
    5d32:	f000 f99b 	bl	606c <__swsetup_r>
    5d36:	2800      	cmp	r0, #0
    5d38:	d01a      	beq.n	5d70 <_puts_r+0x78>
    5d3a:	2001      	movs	r0, #1
    5d3c:	4240      	negs	r0, r0
    5d3e:	bd70      	pop	{r4, r5, r6, pc}
    5d40:	4b1b      	ldr	r3, [pc, #108]	; (5db0 <_puts_r+0xb8>)
    5d42:	429c      	cmp	r4, r3
    5d44:	d101      	bne.n	5d4a <_puts_r+0x52>
    5d46:	68ac      	ldr	r4, [r5, #8]
    5d48:	e7eb      	b.n	5d22 <_puts_r+0x2a>
    5d4a:	4b1a      	ldr	r3, [pc, #104]	; (5db4 <_puts_r+0xbc>)
    5d4c:	429c      	cmp	r4, r3
    5d4e:	d1e8      	bne.n	5d22 <_puts_r+0x2a>
    5d50:	68ec      	ldr	r4, [r5, #12]
    5d52:	e7e6      	b.n	5d22 <_puts_r+0x2a>
    5d54:	3b01      	subs	r3, #1
    5d56:	3601      	adds	r6, #1
    5d58:	60a3      	str	r3, [r4, #8]
    5d5a:	2b00      	cmp	r3, #0
    5d5c:	da04      	bge.n	5d68 <_puts_r+0x70>
    5d5e:	69a2      	ldr	r2, [r4, #24]
    5d60:	4293      	cmp	r3, r2
    5d62:	db16      	blt.n	5d92 <_puts_r+0x9a>
    5d64:	290a      	cmp	r1, #10
    5d66:	d014      	beq.n	5d92 <_puts_r+0x9a>
    5d68:	6823      	ldr	r3, [r4, #0]
    5d6a:	1c5a      	adds	r2, r3, #1
    5d6c:	6022      	str	r2, [r4, #0]
    5d6e:	7019      	strb	r1, [r3, #0]
    5d70:	7831      	ldrb	r1, [r6, #0]
    5d72:	68a3      	ldr	r3, [r4, #8]
    5d74:	2900      	cmp	r1, #0
    5d76:	d1ed      	bne.n	5d54 <_puts_r+0x5c>
    5d78:	3b01      	subs	r3, #1
    5d7a:	60a3      	str	r3, [r4, #8]
    5d7c:	2b00      	cmp	r3, #0
    5d7e:	da0f      	bge.n	5da0 <_puts_r+0xa8>
    5d80:	0022      	movs	r2, r4
    5d82:	310a      	adds	r1, #10
    5d84:	0028      	movs	r0, r5
    5d86:	f000 f91b 	bl	5fc0 <__swbuf_r>
    5d8a:	1c43      	adds	r3, r0, #1
    5d8c:	d0d5      	beq.n	5d3a <_puts_r+0x42>
    5d8e:	200a      	movs	r0, #10
    5d90:	e7d5      	b.n	5d3e <_puts_r+0x46>
    5d92:	0022      	movs	r2, r4
    5d94:	0028      	movs	r0, r5
    5d96:	f000 f913 	bl	5fc0 <__swbuf_r>
    5d9a:	1c43      	adds	r3, r0, #1
    5d9c:	d1e8      	bne.n	5d70 <_puts_r+0x78>
    5d9e:	e7cc      	b.n	5d3a <_puts_r+0x42>
    5da0:	200a      	movs	r0, #10
    5da2:	6823      	ldr	r3, [r4, #0]
    5da4:	1c5a      	adds	r2, r3, #1
    5da6:	6022      	str	r2, [r4, #0]
    5da8:	7018      	strb	r0, [r3, #0]
    5daa:	e7c8      	b.n	5d3e <_puts_r+0x46>
    5dac:	0000abe8 	.word	0x0000abe8
    5db0:	0000ac08 	.word	0x0000ac08
    5db4:	0000abc8 	.word	0x0000abc8

00005db8 <puts>:
    5db8:	b510      	push	{r4, lr}
    5dba:	4b03      	ldr	r3, [pc, #12]	; (5dc8 <puts+0x10>)
    5dbc:	0001      	movs	r1, r0
    5dbe:	6818      	ldr	r0, [r3, #0]
    5dc0:	f7ff ff9a 	bl	5cf8 <_puts_r>
    5dc4:	bd10      	pop	{r4, pc}
    5dc6:	46c0      	nop			; (mov r8, r8)
    5dc8:	2000000c 	.word	0x2000000c

00005dcc <rand>:
    5dcc:	4b15      	ldr	r3, [pc, #84]	; (5e24 <rand+0x58>)
    5dce:	b510      	push	{r4, lr}
    5dd0:	681c      	ldr	r4, [r3, #0]
    5dd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5dd4:	2b00      	cmp	r3, #0
    5dd6:	d115      	bne.n	5e04 <rand+0x38>
    5dd8:	2018      	movs	r0, #24
    5dda:	f001 fa29 	bl	7230 <malloc>
    5dde:	4b12      	ldr	r3, [pc, #72]	; (5e28 <rand+0x5c>)
    5de0:	63a0      	str	r0, [r4, #56]	; 0x38
    5de2:	8003      	strh	r3, [r0, #0]
    5de4:	4b11      	ldr	r3, [pc, #68]	; (5e2c <rand+0x60>)
    5de6:	2201      	movs	r2, #1
    5de8:	8043      	strh	r3, [r0, #2]
    5dea:	4b11      	ldr	r3, [pc, #68]	; (5e30 <rand+0x64>)
    5dec:	8083      	strh	r3, [r0, #4]
    5dee:	4b11      	ldr	r3, [pc, #68]	; (5e34 <rand+0x68>)
    5df0:	80c3      	strh	r3, [r0, #6]
    5df2:	4b11      	ldr	r3, [pc, #68]	; (5e38 <rand+0x6c>)
    5df4:	8103      	strh	r3, [r0, #8]
    5df6:	2305      	movs	r3, #5
    5df8:	8143      	strh	r3, [r0, #10]
    5dfa:	3306      	adds	r3, #6
    5dfc:	8183      	strh	r3, [r0, #12]
    5dfe:	2300      	movs	r3, #0
    5e00:	6102      	str	r2, [r0, #16]
    5e02:	6143      	str	r3, [r0, #20]
    5e04:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5e06:	4a0d      	ldr	r2, [pc, #52]	; (5e3c <rand+0x70>)
    5e08:	6920      	ldr	r0, [r4, #16]
    5e0a:	6961      	ldr	r1, [r4, #20]
    5e0c:	4b0c      	ldr	r3, [pc, #48]	; (5e40 <rand+0x74>)
    5e0e:	f002 fa1f 	bl	8250 <__aeabi_lmul>
    5e12:	2201      	movs	r2, #1
    5e14:	2300      	movs	r3, #0
    5e16:	1880      	adds	r0, r0, r2
    5e18:	4159      	adcs	r1, r3
    5e1a:	6120      	str	r0, [r4, #16]
    5e1c:	6161      	str	r1, [r4, #20]
    5e1e:	0048      	lsls	r0, r1, #1
    5e20:	0840      	lsrs	r0, r0, #1
    5e22:	bd10      	pop	{r4, pc}
    5e24:	2000000c 	.word	0x2000000c
    5e28:	0000330e 	.word	0x0000330e
    5e2c:	ffffabcd 	.word	0xffffabcd
    5e30:	00001234 	.word	0x00001234
    5e34:	ffffe66d 	.word	0xffffe66d
    5e38:	ffffdeec 	.word	0xffffdeec
    5e3c:	4c957f2d 	.word	0x4c957f2d
    5e40:	5851f42d 	.word	0x5851f42d

00005e44 <setbuf>:
    5e44:	424a      	negs	r2, r1
    5e46:	414a      	adcs	r2, r1
    5e48:	2380      	movs	r3, #128	; 0x80
    5e4a:	b510      	push	{r4, lr}
    5e4c:	0052      	lsls	r2, r2, #1
    5e4e:	00db      	lsls	r3, r3, #3
    5e50:	f000 f802 	bl	5e58 <setvbuf>
    5e54:	bd10      	pop	{r4, pc}
	...

00005e58 <setvbuf>:
    5e58:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e5a:	001d      	movs	r5, r3
    5e5c:	4b4f      	ldr	r3, [pc, #316]	; (5f9c <setvbuf+0x144>)
    5e5e:	b085      	sub	sp, #20
    5e60:	681e      	ldr	r6, [r3, #0]
    5e62:	0004      	movs	r4, r0
    5e64:	000f      	movs	r7, r1
    5e66:	9200      	str	r2, [sp, #0]
    5e68:	2e00      	cmp	r6, #0
    5e6a:	d005      	beq.n	5e78 <setvbuf+0x20>
    5e6c:	69b3      	ldr	r3, [r6, #24]
    5e6e:	2b00      	cmp	r3, #0
    5e70:	d102      	bne.n	5e78 <setvbuf+0x20>
    5e72:	0030      	movs	r0, r6
    5e74:	f001 f8d4 	bl	7020 <__sinit>
    5e78:	4b49      	ldr	r3, [pc, #292]	; (5fa0 <setvbuf+0x148>)
    5e7a:	429c      	cmp	r4, r3
    5e7c:	d150      	bne.n	5f20 <setvbuf+0xc8>
    5e7e:	6874      	ldr	r4, [r6, #4]
    5e80:	9b00      	ldr	r3, [sp, #0]
    5e82:	2b02      	cmp	r3, #2
    5e84:	d005      	beq.n	5e92 <setvbuf+0x3a>
    5e86:	2b01      	cmp	r3, #1
    5e88:	d900      	bls.n	5e8c <setvbuf+0x34>
    5e8a:	e084      	b.n	5f96 <setvbuf+0x13e>
    5e8c:	2d00      	cmp	r5, #0
    5e8e:	da00      	bge.n	5e92 <setvbuf+0x3a>
    5e90:	e081      	b.n	5f96 <setvbuf+0x13e>
    5e92:	0021      	movs	r1, r4
    5e94:	0030      	movs	r0, r6
    5e96:	f001 f855 	bl	6f44 <_fflush_r>
    5e9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5e9c:	2900      	cmp	r1, #0
    5e9e:	d008      	beq.n	5eb2 <setvbuf+0x5a>
    5ea0:	0023      	movs	r3, r4
    5ea2:	3344      	adds	r3, #68	; 0x44
    5ea4:	4299      	cmp	r1, r3
    5ea6:	d002      	beq.n	5eae <setvbuf+0x56>
    5ea8:	0030      	movs	r0, r6
    5eaa:	f001 fcc7 	bl	783c <_free_r>
    5eae:	2300      	movs	r3, #0
    5eb0:	6363      	str	r3, [r4, #52]	; 0x34
    5eb2:	2300      	movs	r3, #0
    5eb4:	61a3      	str	r3, [r4, #24]
    5eb6:	6063      	str	r3, [r4, #4]
    5eb8:	89a3      	ldrh	r3, [r4, #12]
    5eba:	061b      	lsls	r3, r3, #24
    5ebc:	d503      	bpl.n	5ec6 <setvbuf+0x6e>
    5ebe:	6921      	ldr	r1, [r4, #16]
    5ec0:	0030      	movs	r0, r6
    5ec2:	f001 fcbb 	bl	783c <_free_r>
    5ec6:	89a3      	ldrh	r3, [r4, #12]
    5ec8:	4a36      	ldr	r2, [pc, #216]	; (5fa4 <setvbuf+0x14c>)
    5eca:	4013      	ands	r3, r2
    5ecc:	81a3      	strh	r3, [r4, #12]
    5ece:	9b00      	ldr	r3, [sp, #0]
    5ed0:	2b02      	cmp	r3, #2
    5ed2:	d05a      	beq.n	5f8a <setvbuf+0x132>
    5ed4:	ab03      	add	r3, sp, #12
    5ed6:	aa02      	add	r2, sp, #8
    5ed8:	0021      	movs	r1, r4
    5eda:	0030      	movs	r0, r6
    5edc:	f001 f942 	bl	7164 <__swhatbuf_r>
    5ee0:	89a3      	ldrh	r3, [r4, #12]
    5ee2:	4318      	orrs	r0, r3
    5ee4:	81a0      	strh	r0, [r4, #12]
    5ee6:	2d00      	cmp	r5, #0
    5ee8:	d124      	bne.n	5f34 <setvbuf+0xdc>
    5eea:	9d02      	ldr	r5, [sp, #8]
    5eec:	0028      	movs	r0, r5
    5eee:	f001 f99f 	bl	7230 <malloc>
    5ef2:	9501      	str	r5, [sp, #4]
    5ef4:	1e07      	subs	r7, r0, #0
    5ef6:	d142      	bne.n	5f7e <setvbuf+0x126>
    5ef8:	9b02      	ldr	r3, [sp, #8]
    5efa:	9301      	str	r3, [sp, #4]
    5efc:	42ab      	cmp	r3, r5
    5efe:	d139      	bne.n	5f74 <setvbuf+0x11c>
    5f00:	2001      	movs	r0, #1
    5f02:	4240      	negs	r0, r0
    5f04:	2302      	movs	r3, #2
    5f06:	89a2      	ldrh	r2, [r4, #12]
    5f08:	4313      	orrs	r3, r2
    5f0a:	81a3      	strh	r3, [r4, #12]
    5f0c:	2300      	movs	r3, #0
    5f0e:	60a3      	str	r3, [r4, #8]
    5f10:	0023      	movs	r3, r4
    5f12:	3347      	adds	r3, #71	; 0x47
    5f14:	6023      	str	r3, [r4, #0]
    5f16:	6123      	str	r3, [r4, #16]
    5f18:	2301      	movs	r3, #1
    5f1a:	6163      	str	r3, [r4, #20]
    5f1c:	b005      	add	sp, #20
    5f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f20:	4b21      	ldr	r3, [pc, #132]	; (5fa8 <setvbuf+0x150>)
    5f22:	429c      	cmp	r4, r3
    5f24:	d101      	bne.n	5f2a <setvbuf+0xd2>
    5f26:	68b4      	ldr	r4, [r6, #8]
    5f28:	e7aa      	b.n	5e80 <setvbuf+0x28>
    5f2a:	4b20      	ldr	r3, [pc, #128]	; (5fac <setvbuf+0x154>)
    5f2c:	429c      	cmp	r4, r3
    5f2e:	d1a7      	bne.n	5e80 <setvbuf+0x28>
    5f30:	68f4      	ldr	r4, [r6, #12]
    5f32:	e7a5      	b.n	5e80 <setvbuf+0x28>
    5f34:	2f00      	cmp	r7, #0
    5f36:	d0d9      	beq.n	5eec <setvbuf+0x94>
    5f38:	69b3      	ldr	r3, [r6, #24]
    5f3a:	2b00      	cmp	r3, #0
    5f3c:	d102      	bne.n	5f44 <setvbuf+0xec>
    5f3e:	0030      	movs	r0, r6
    5f40:	f001 f86e 	bl	7020 <__sinit>
    5f44:	9b00      	ldr	r3, [sp, #0]
    5f46:	2b01      	cmp	r3, #1
    5f48:	d103      	bne.n	5f52 <setvbuf+0xfa>
    5f4a:	89a3      	ldrh	r3, [r4, #12]
    5f4c:	9a00      	ldr	r2, [sp, #0]
    5f4e:	431a      	orrs	r2, r3
    5f50:	81a2      	strh	r2, [r4, #12]
    5f52:	2008      	movs	r0, #8
    5f54:	89a3      	ldrh	r3, [r4, #12]
    5f56:	6027      	str	r7, [r4, #0]
    5f58:	6127      	str	r7, [r4, #16]
    5f5a:	6165      	str	r5, [r4, #20]
    5f5c:	4018      	ands	r0, r3
    5f5e:	d018      	beq.n	5f92 <setvbuf+0x13a>
    5f60:	2001      	movs	r0, #1
    5f62:	4018      	ands	r0, r3
    5f64:	2300      	movs	r3, #0
    5f66:	4298      	cmp	r0, r3
    5f68:	d011      	beq.n	5f8e <setvbuf+0x136>
    5f6a:	426d      	negs	r5, r5
    5f6c:	60a3      	str	r3, [r4, #8]
    5f6e:	61a5      	str	r5, [r4, #24]
    5f70:	0018      	movs	r0, r3
    5f72:	e7d3      	b.n	5f1c <setvbuf+0xc4>
    5f74:	9801      	ldr	r0, [sp, #4]
    5f76:	f001 f95b 	bl	7230 <malloc>
    5f7a:	1e07      	subs	r7, r0, #0
    5f7c:	d0c0      	beq.n	5f00 <setvbuf+0xa8>
    5f7e:	2380      	movs	r3, #128	; 0x80
    5f80:	89a2      	ldrh	r2, [r4, #12]
    5f82:	9d01      	ldr	r5, [sp, #4]
    5f84:	4313      	orrs	r3, r2
    5f86:	81a3      	strh	r3, [r4, #12]
    5f88:	e7d6      	b.n	5f38 <setvbuf+0xe0>
    5f8a:	2000      	movs	r0, #0
    5f8c:	e7ba      	b.n	5f04 <setvbuf+0xac>
    5f8e:	60a5      	str	r5, [r4, #8]
    5f90:	e7c4      	b.n	5f1c <setvbuf+0xc4>
    5f92:	60a0      	str	r0, [r4, #8]
    5f94:	e7c2      	b.n	5f1c <setvbuf+0xc4>
    5f96:	2001      	movs	r0, #1
    5f98:	4240      	negs	r0, r0
    5f9a:	e7bf      	b.n	5f1c <setvbuf+0xc4>
    5f9c:	2000000c 	.word	0x2000000c
    5fa0:	0000abe8 	.word	0x0000abe8
    5fa4:	fffff35c 	.word	0xfffff35c
    5fa8:	0000ac08 	.word	0x0000ac08
    5fac:	0000abc8 	.word	0x0000abc8

00005fb0 <strlen>:
    5fb0:	2300      	movs	r3, #0
    5fb2:	5cc2      	ldrb	r2, [r0, r3]
    5fb4:	3301      	adds	r3, #1
    5fb6:	2a00      	cmp	r2, #0
    5fb8:	d1fb      	bne.n	5fb2 <strlen+0x2>
    5fba:	1e58      	subs	r0, r3, #1
    5fbc:	4770      	bx	lr
	...

00005fc0 <__swbuf_r>:
    5fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5fc2:	0005      	movs	r5, r0
    5fc4:	000e      	movs	r6, r1
    5fc6:	0014      	movs	r4, r2
    5fc8:	2800      	cmp	r0, #0
    5fca:	d004      	beq.n	5fd6 <__swbuf_r+0x16>
    5fcc:	6983      	ldr	r3, [r0, #24]
    5fce:	2b00      	cmp	r3, #0
    5fd0:	d101      	bne.n	5fd6 <__swbuf_r+0x16>
    5fd2:	f001 f825 	bl	7020 <__sinit>
    5fd6:	4b22      	ldr	r3, [pc, #136]	; (6060 <__swbuf_r+0xa0>)
    5fd8:	429c      	cmp	r4, r3
    5fda:	d12d      	bne.n	6038 <__swbuf_r+0x78>
    5fdc:	686c      	ldr	r4, [r5, #4]
    5fde:	69a3      	ldr	r3, [r4, #24]
    5fe0:	60a3      	str	r3, [r4, #8]
    5fe2:	89a3      	ldrh	r3, [r4, #12]
    5fe4:	071b      	lsls	r3, r3, #28
    5fe6:	d531      	bpl.n	604c <__swbuf_r+0x8c>
    5fe8:	6923      	ldr	r3, [r4, #16]
    5fea:	2b00      	cmp	r3, #0
    5fec:	d02e      	beq.n	604c <__swbuf_r+0x8c>
    5fee:	6823      	ldr	r3, [r4, #0]
    5ff0:	6922      	ldr	r2, [r4, #16]
    5ff2:	b2f7      	uxtb	r7, r6
    5ff4:	1a98      	subs	r0, r3, r2
    5ff6:	6963      	ldr	r3, [r4, #20]
    5ff8:	b2f6      	uxtb	r6, r6
    5ffa:	4298      	cmp	r0, r3
    5ffc:	db05      	blt.n	600a <__swbuf_r+0x4a>
    5ffe:	0021      	movs	r1, r4
    6000:	0028      	movs	r0, r5
    6002:	f000 ff9f 	bl	6f44 <_fflush_r>
    6006:	2800      	cmp	r0, #0
    6008:	d126      	bne.n	6058 <__swbuf_r+0x98>
    600a:	68a3      	ldr	r3, [r4, #8]
    600c:	3001      	adds	r0, #1
    600e:	3b01      	subs	r3, #1
    6010:	60a3      	str	r3, [r4, #8]
    6012:	6823      	ldr	r3, [r4, #0]
    6014:	1c5a      	adds	r2, r3, #1
    6016:	6022      	str	r2, [r4, #0]
    6018:	701f      	strb	r7, [r3, #0]
    601a:	6963      	ldr	r3, [r4, #20]
    601c:	4298      	cmp	r0, r3
    601e:	d004      	beq.n	602a <__swbuf_r+0x6a>
    6020:	89a3      	ldrh	r3, [r4, #12]
    6022:	07db      	lsls	r3, r3, #31
    6024:	d51a      	bpl.n	605c <__swbuf_r+0x9c>
    6026:	2e0a      	cmp	r6, #10
    6028:	d118      	bne.n	605c <__swbuf_r+0x9c>
    602a:	0021      	movs	r1, r4
    602c:	0028      	movs	r0, r5
    602e:	f000 ff89 	bl	6f44 <_fflush_r>
    6032:	2800      	cmp	r0, #0
    6034:	d012      	beq.n	605c <__swbuf_r+0x9c>
    6036:	e00f      	b.n	6058 <__swbuf_r+0x98>
    6038:	4b0a      	ldr	r3, [pc, #40]	; (6064 <__swbuf_r+0xa4>)
    603a:	429c      	cmp	r4, r3
    603c:	d101      	bne.n	6042 <__swbuf_r+0x82>
    603e:	68ac      	ldr	r4, [r5, #8]
    6040:	e7cd      	b.n	5fde <__swbuf_r+0x1e>
    6042:	4b09      	ldr	r3, [pc, #36]	; (6068 <__swbuf_r+0xa8>)
    6044:	429c      	cmp	r4, r3
    6046:	d1ca      	bne.n	5fde <__swbuf_r+0x1e>
    6048:	68ec      	ldr	r4, [r5, #12]
    604a:	e7c8      	b.n	5fde <__swbuf_r+0x1e>
    604c:	0021      	movs	r1, r4
    604e:	0028      	movs	r0, r5
    6050:	f000 f80c 	bl	606c <__swsetup_r>
    6054:	2800      	cmp	r0, #0
    6056:	d0ca      	beq.n	5fee <__swbuf_r+0x2e>
    6058:	2601      	movs	r6, #1
    605a:	4276      	negs	r6, r6
    605c:	0030      	movs	r0, r6
    605e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6060:	0000abe8 	.word	0x0000abe8
    6064:	0000ac08 	.word	0x0000ac08
    6068:	0000abc8 	.word	0x0000abc8

0000606c <__swsetup_r>:
    606c:	4b36      	ldr	r3, [pc, #216]	; (6148 <__swsetup_r+0xdc>)
    606e:	b570      	push	{r4, r5, r6, lr}
    6070:	681d      	ldr	r5, [r3, #0]
    6072:	0006      	movs	r6, r0
    6074:	000c      	movs	r4, r1
    6076:	2d00      	cmp	r5, #0
    6078:	d005      	beq.n	6086 <__swsetup_r+0x1a>
    607a:	69ab      	ldr	r3, [r5, #24]
    607c:	2b00      	cmp	r3, #0
    607e:	d102      	bne.n	6086 <__swsetup_r+0x1a>
    6080:	0028      	movs	r0, r5
    6082:	f000 ffcd 	bl	7020 <__sinit>
    6086:	4b31      	ldr	r3, [pc, #196]	; (614c <__swsetup_r+0xe0>)
    6088:	429c      	cmp	r4, r3
    608a:	d10f      	bne.n	60ac <__swsetup_r+0x40>
    608c:	686c      	ldr	r4, [r5, #4]
    608e:	230c      	movs	r3, #12
    6090:	5ee2      	ldrsh	r2, [r4, r3]
    6092:	b293      	uxth	r3, r2
    6094:	0719      	lsls	r1, r3, #28
    6096:	d42d      	bmi.n	60f4 <__swsetup_r+0x88>
    6098:	06d9      	lsls	r1, r3, #27
    609a:	d411      	bmi.n	60c0 <__swsetup_r+0x54>
    609c:	2309      	movs	r3, #9
    609e:	2001      	movs	r0, #1
    60a0:	6033      	str	r3, [r6, #0]
    60a2:	3337      	adds	r3, #55	; 0x37
    60a4:	4313      	orrs	r3, r2
    60a6:	81a3      	strh	r3, [r4, #12]
    60a8:	4240      	negs	r0, r0
    60aa:	bd70      	pop	{r4, r5, r6, pc}
    60ac:	4b28      	ldr	r3, [pc, #160]	; (6150 <__swsetup_r+0xe4>)
    60ae:	429c      	cmp	r4, r3
    60b0:	d101      	bne.n	60b6 <__swsetup_r+0x4a>
    60b2:	68ac      	ldr	r4, [r5, #8]
    60b4:	e7eb      	b.n	608e <__swsetup_r+0x22>
    60b6:	4b27      	ldr	r3, [pc, #156]	; (6154 <__swsetup_r+0xe8>)
    60b8:	429c      	cmp	r4, r3
    60ba:	d1e8      	bne.n	608e <__swsetup_r+0x22>
    60bc:	68ec      	ldr	r4, [r5, #12]
    60be:	e7e6      	b.n	608e <__swsetup_r+0x22>
    60c0:	075b      	lsls	r3, r3, #29
    60c2:	d513      	bpl.n	60ec <__swsetup_r+0x80>
    60c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    60c6:	2900      	cmp	r1, #0
    60c8:	d008      	beq.n	60dc <__swsetup_r+0x70>
    60ca:	0023      	movs	r3, r4
    60cc:	3344      	adds	r3, #68	; 0x44
    60ce:	4299      	cmp	r1, r3
    60d0:	d002      	beq.n	60d8 <__swsetup_r+0x6c>
    60d2:	0030      	movs	r0, r6
    60d4:	f001 fbb2 	bl	783c <_free_r>
    60d8:	2300      	movs	r3, #0
    60da:	6363      	str	r3, [r4, #52]	; 0x34
    60dc:	2224      	movs	r2, #36	; 0x24
    60de:	89a3      	ldrh	r3, [r4, #12]
    60e0:	4393      	bics	r3, r2
    60e2:	81a3      	strh	r3, [r4, #12]
    60e4:	2300      	movs	r3, #0
    60e6:	6063      	str	r3, [r4, #4]
    60e8:	6923      	ldr	r3, [r4, #16]
    60ea:	6023      	str	r3, [r4, #0]
    60ec:	2308      	movs	r3, #8
    60ee:	89a2      	ldrh	r2, [r4, #12]
    60f0:	4313      	orrs	r3, r2
    60f2:	81a3      	strh	r3, [r4, #12]
    60f4:	6923      	ldr	r3, [r4, #16]
    60f6:	2b00      	cmp	r3, #0
    60f8:	d10b      	bne.n	6112 <__swsetup_r+0xa6>
    60fa:	21a0      	movs	r1, #160	; 0xa0
    60fc:	2280      	movs	r2, #128	; 0x80
    60fe:	89a3      	ldrh	r3, [r4, #12]
    6100:	0089      	lsls	r1, r1, #2
    6102:	0092      	lsls	r2, r2, #2
    6104:	400b      	ands	r3, r1
    6106:	4293      	cmp	r3, r2
    6108:	d003      	beq.n	6112 <__swsetup_r+0xa6>
    610a:	0021      	movs	r1, r4
    610c:	0030      	movs	r0, r6
    610e:	f001 f851 	bl	71b4 <__smakebuf_r>
    6112:	2301      	movs	r3, #1
    6114:	89a2      	ldrh	r2, [r4, #12]
    6116:	4013      	ands	r3, r2
    6118:	d011      	beq.n	613e <__swsetup_r+0xd2>
    611a:	2300      	movs	r3, #0
    611c:	60a3      	str	r3, [r4, #8]
    611e:	6963      	ldr	r3, [r4, #20]
    6120:	425b      	negs	r3, r3
    6122:	61a3      	str	r3, [r4, #24]
    6124:	2000      	movs	r0, #0
    6126:	6923      	ldr	r3, [r4, #16]
    6128:	4283      	cmp	r3, r0
    612a:	d1be      	bne.n	60aa <__swsetup_r+0x3e>
    612c:	230c      	movs	r3, #12
    612e:	5ee2      	ldrsh	r2, [r4, r3]
    6130:	0613      	lsls	r3, r2, #24
    6132:	d5ba      	bpl.n	60aa <__swsetup_r+0x3e>
    6134:	2340      	movs	r3, #64	; 0x40
    6136:	4313      	orrs	r3, r2
    6138:	81a3      	strh	r3, [r4, #12]
    613a:	3801      	subs	r0, #1
    613c:	e7b5      	b.n	60aa <__swsetup_r+0x3e>
    613e:	0792      	lsls	r2, r2, #30
    6140:	d400      	bmi.n	6144 <__swsetup_r+0xd8>
    6142:	6963      	ldr	r3, [r4, #20]
    6144:	60a3      	str	r3, [r4, #8]
    6146:	e7ed      	b.n	6124 <__swsetup_r+0xb8>
    6148:	2000000c 	.word	0x2000000c
    614c:	0000abe8 	.word	0x0000abe8
    6150:	0000ac08 	.word	0x0000ac08
    6154:	0000abc8 	.word	0x0000abc8

00006158 <quorem>:
    6158:	b5f0      	push	{r4, r5, r6, r7, lr}
    615a:	6903      	ldr	r3, [r0, #16]
    615c:	690c      	ldr	r4, [r1, #16]
    615e:	b089      	sub	sp, #36	; 0x24
    6160:	0007      	movs	r7, r0
    6162:	9105      	str	r1, [sp, #20]
    6164:	2600      	movs	r6, #0
    6166:	429c      	cmp	r4, r3
    6168:	dc6d      	bgt.n	6246 <quorem+0xee>
    616a:	000b      	movs	r3, r1
    616c:	3c01      	subs	r4, #1
    616e:	3314      	adds	r3, #20
    6170:	00a5      	lsls	r5, r4, #2
    6172:	9303      	str	r3, [sp, #12]
    6174:	195b      	adds	r3, r3, r5
    6176:	9304      	str	r3, [sp, #16]
    6178:	0003      	movs	r3, r0
    617a:	3314      	adds	r3, #20
    617c:	9302      	str	r3, [sp, #8]
    617e:	195d      	adds	r5, r3, r5
    6180:	9b04      	ldr	r3, [sp, #16]
    6182:	6828      	ldr	r0, [r5, #0]
    6184:	681b      	ldr	r3, [r3, #0]
    6186:	1c59      	adds	r1, r3, #1
    6188:	9301      	str	r3, [sp, #4]
    618a:	f001 fe73 	bl	7e74 <__udivsi3>
    618e:	9001      	str	r0, [sp, #4]
    6190:	42b0      	cmp	r0, r6
    6192:	d02d      	beq.n	61f0 <quorem+0x98>
    6194:	9b03      	ldr	r3, [sp, #12]
    6196:	9802      	ldr	r0, [sp, #8]
    6198:	469c      	mov	ip, r3
    619a:	9606      	str	r6, [sp, #24]
    619c:	4662      	mov	r2, ip
    619e:	ca08      	ldmia	r2!, {r3}
    61a0:	4694      	mov	ip, r2
    61a2:	9a01      	ldr	r2, [sp, #4]
    61a4:	b299      	uxth	r1, r3
    61a6:	4351      	muls	r1, r2
    61a8:	0c1b      	lsrs	r3, r3, #16
    61aa:	4353      	muls	r3, r2
    61ac:	1989      	adds	r1, r1, r6
    61ae:	0c0a      	lsrs	r2, r1, #16
    61b0:	189b      	adds	r3, r3, r2
    61b2:	9307      	str	r3, [sp, #28]
    61b4:	8802      	ldrh	r2, [r0, #0]
    61b6:	0c1e      	lsrs	r6, r3, #16
    61b8:	9b06      	ldr	r3, [sp, #24]
    61ba:	b289      	uxth	r1, r1
    61bc:	18d2      	adds	r2, r2, r3
    61be:	6803      	ldr	r3, [r0, #0]
    61c0:	1a52      	subs	r2, r2, r1
    61c2:	0c19      	lsrs	r1, r3, #16
    61c4:	466b      	mov	r3, sp
    61c6:	8b9b      	ldrh	r3, [r3, #28]
    61c8:	1acb      	subs	r3, r1, r3
    61ca:	1411      	asrs	r1, r2, #16
    61cc:	185b      	adds	r3, r3, r1
    61ce:	1419      	asrs	r1, r3, #16
    61d0:	b292      	uxth	r2, r2
    61d2:	041b      	lsls	r3, r3, #16
    61d4:	431a      	orrs	r2, r3
    61d6:	9b04      	ldr	r3, [sp, #16]
    61d8:	9106      	str	r1, [sp, #24]
    61da:	c004      	stmia	r0!, {r2}
    61dc:	4563      	cmp	r3, ip
    61de:	d2dd      	bcs.n	619c <quorem+0x44>
    61e0:	682b      	ldr	r3, [r5, #0]
    61e2:	2b00      	cmp	r3, #0
    61e4:	d104      	bne.n	61f0 <quorem+0x98>
    61e6:	9b02      	ldr	r3, [sp, #8]
    61e8:	3d04      	subs	r5, #4
    61ea:	42ab      	cmp	r3, r5
    61ec:	d32e      	bcc.n	624c <quorem+0xf4>
    61ee:	613c      	str	r4, [r7, #16]
    61f0:	9905      	ldr	r1, [sp, #20]
    61f2:	0038      	movs	r0, r7
    61f4:	f001 fa43 	bl	767e <__mcmp>
    61f8:	2800      	cmp	r0, #0
    61fa:	db23      	blt.n	6244 <quorem+0xec>
    61fc:	2500      	movs	r5, #0
    61fe:	9b01      	ldr	r3, [sp, #4]
    6200:	9802      	ldr	r0, [sp, #8]
    6202:	3301      	adds	r3, #1
    6204:	9903      	ldr	r1, [sp, #12]
    6206:	9301      	str	r3, [sp, #4]
    6208:	c908      	ldmia	r1!, {r3}
    620a:	8802      	ldrh	r2, [r0, #0]
    620c:	1955      	adds	r5, r2, r5
    620e:	b29a      	uxth	r2, r3
    6210:	1aaa      	subs	r2, r5, r2
    6212:	6805      	ldr	r5, [r0, #0]
    6214:	0c1b      	lsrs	r3, r3, #16
    6216:	0c2d      	lsrs	r5, r5, #16
    6218:	1aeb      	subs	r3, r5, r3
    621a:	1415      	asrs	r5, r2, #16
    621c:	195b      	adds	r3, r3, r5
    621e:	141d      	asrs	r5, r3, #16
    6220:	b292      	uxth	r2, r2
    6222:	041b      	lsls	r3, r3, #16
    6224:	4313      	orrs	r3, r2
    6226:	c008      	stmia	r0!, {r3}
    6228:	9b04      	ldr	r3, [sp, #16]
    622a:	428b      	cmp	r3, r1
    622c:	d2ec      	bcs.n	6208 <quorem+0xb0>
    622e:	9a02      	ldr	r2, [sp, #8]
    6230:	00a3      	lsls	r3, r4, #2
    6232:	18d3      	adds	r3, r2, r3
    6234:	681a      	ldr	r2, [r3, #0]
    6236:	2a00      	cmp	r2, #0
    6238:	d104      	bne.n	6244 <quorem+0xec>
    623a:	9a02      	ldr	r2, [sp, #8]
    623c:	3b04      	subs	r3, #4
    623e:	429a      	cmp	r2, r3
    6240:	d309      	bcc.n	6256 <quorem+0xfe>
    6242:	613c      	str	r4, [r7, #16]
    6244:	9e01      	ldr	r6, [sp, #4]
    6246:	0030      	movs	r0, r6
    6248:	b009      	add	sp, #36	; 0x24
    624a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    624c:	682b      	ldr	r3, [r5, #0]
    624e:	2b00      	cmp	r3, #0
    6250:	d1cd      	bne.n	61ee <quorem+0x96>
    6252:	3c01      	subs	r4, #1
    6254:	e7c7      	b.n	61e6 <quorem+0x8e>
    6256:	681a      	ldr	r2, [r3, #0]
    6258:	2a00      	cmp	r2, #0
    625a:	d1f2      	bne.n	6242 <quorem+0xea>
    625c:	3c01      	subs	r4, #1
    625e:	e7ec      	b.n	623a <quorem+0xe2>

00006260 <_dtoa_r>:
    6260:	b5f0      	push	{r4, r5, r6, r7, lr}
    6262:	0016      	movs	r6, r2
    6264:	001f      	movs	r7, r3
    6266:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6268:	b09d      	sub	sp, #116	; 0x74
    626a:	9004      	str	r0, [sp, #16]
    626c:	9d25      	ldr	r5, [sp, #148]	; 0x94
    626e:	9606      	str	r6, [sp, #24]
    6270:	9707      	str	r7, [sp, #28]
    6272:	2c00      	cmp	r4, #0
    6274:	d108      	bne.n	6288 <_dtoa_r+0x28>
    6276:	2010      	movs	r0, #16
    6278:	f000 ffda 	bl	7230 <malloc>
    627c:	9b04      	ldr	r3, [sp, #16]
    627e:	6258      	str	r0, [r3, #36]	; 0x24
    6280:	6044      	str	r4, [r0, #4]
    6282:	6084      	str	r4, [r0, #8]
    6284:	6004      	str	r4, [r0, #0]
    6286:	60c4      	str	r4, [r0, #12]
    6288:	9b04      	ldr	r3, [sp, #16]
    628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    628c:	6819      	ldr	r1, [r3, #0]
    628e:	2900      	cmp	r1, #0
    6290:	d00b      	beq.n	62aa <_dtoa_r+0x4a>
    6292:	685a      	ldr	r2, [r3, #4]
    6294:	2301      	movs	r3, #1
    6296:	4093      	lsls	r3, r2
    6298:	604a      	str	r2, [r1, #4]
    629a:	608b      	str	r3, [r1, #8]
    629c:	9804      	ldr	r0, [sp, #16]
    629e:	f001 f814 	bl	72ca <_Bfree>
    62a2:	2200      	movs	r2, #0
    62a4:	9b04      	ldr	r3, [sp, #16]
    62a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    62a8:	601a      	str	r2, [r3, #0]
    62aa:	9b07      	ldr	r3, [sp, #28]
    62ac:	2b00      	cmp	r3, #0
    62ae:	da1f      	bge.n	62f0 <_dtoa_r+0x90>
    62b0:	2301      	movs	r3, #1
    62b2:	602b      	str	r3, [r5, #0]
    62b4:	007b      	lsls	r3, r7, #1
    62b6:	085b      	lsrs	r3, r3, #1
    62b8:	9307      	str	r3, [sp, #28]
    62ba:	9c07      	ldr	r4, [sp, #28]
    62bc:	4bb7      	ldr	r3, [pc, #732]	; (659c <_dtoa_r+0x33c>)
    62be:	0022      	movs	r2, r4
    62c0:	9319      	str	r3, [sp, #100]	; 0x64
    62c2:	401a      	ands	r2, r3
    62c4:	429a      	cmp	r2, r3
    62c6:	d116      	bne.n	62f6 <_dtoa_r+0x96>
    62c8:	4bb5      	ldr	r3, [pc, #724]	; (65a0 <_dtoa_r+0x340>)
    62ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
    62cc:	6013      	str	r3, [r2, #0]
    62ce:	9b06      	ldr	r3, [sp, #24]
    62d0:	2b00      	cmp	r3, #0
    62d2:	d103      	bne.n	62dc <_dtoa_r+0x7c>
    62d4:	0324      	lsls	r4, r4, #12
    62d6:	d101      	bne.n	62dc <_dtoa_r+0x7c>
    62d8:	f000 fd91 	bl	6dfe <_dtoa_r+0xb9e>
    62dc:	4bb1      	ldr	r3, [pc, #708]	; (65a4 <_dtoa_r+0x344>)
    62de:	9a26      	ldr	r2, [sp, #152]	; 0x98
    62e0:	930a      	str	r3, [sp, #40]	; 0x28
    62e2:	4bb1      	ldr	r3, [pc, #708]	; (65a8 <_dtoa_r+0x348>)
    62e4:	2a00      	cmp	r2, #0
    62e6:	d001      	beq.n	62ec <_dtoa_r+0x8c>
    62e8:	f000 fd8f 	bl	6e0a <_dtoa_r+0xbaa>
    62ec:	f000 fd8f 	bl	6e0e <_dtoa_r+0xbae>
    62f0:	2300      	movs	r3, #0
    62f2:	602b      	str	r3, [r5, #0]
    62f4:	e7e1      	b.n	62ba <_dtoa_r+0x5a>
    62f6:	9e06      	ldr	r6, [sp, #24]
    62f8:	9f07      	ldr	r7, [sp, #28]
    62fa:	2200      	movs	r2, #0
    62fc:	2300      	movs	r3, #0
    62fe:	0030      	movs	r0, r6
    6300:	0039      	movs	r1, r7
    6302:	f001 ff3d 	bl	8180 <__aeabi_dcmpeq>
    6306:	1e05      	subs	r5, r0, #0
    6308:	d00e      	beq.n	6328 <_dtoa_r+0xc8>
    630a:	2301      	movs	r3, #1
    630c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    630e:	6013      	str	r3, [r2, #0]
    6310:	4ba6      	ldr	r3, [pc, #664]	; (65ac <_dtoa_r+0x34c>)
    6312:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6314:	930a      	str	r3, [sp, #40]	; 0x28
    6316:	2a00      	cmp	r2, #0
    6318:	d101      	bne.n	631e <_dtoa_r+0xbe>
    631a:	f000 fd78 	bl	6e0e <_dtoa_r+0xbae>
    631e:	4aa4      	ldr	r2, [pc, #656]	; (65b0 <_dtoa_r+0x350>)
    6320:	9926      	ldr	r1, [sp, #152]	; 0x98
    6322:	600a      	str	r2, [r1, #0]
    6324:	f000 fd73 	bl	6e0e <_dtoa_r+0xbae>
    6328:	ab1a      	add	r3, sp, #104	; 0x68
    632a:	9301      	str	r3, [sp, #4]
    632c:	ab1b      	add	r3, sp, #108	; 0x6c
    632e:	9300      	str	r3, [sp, #0]
    6330:	0032      	movs	r2, r6
    6332:	003b      	movs	r3, r7
    6334:	9804      	ldr	r0, [sp, #16]
    6336:	f001 fa1f 	bl	7778 <__d2b>
    633a:	0063      	lsls	r3, r4, #1
    633c:	9005      	str	r0, [sp, #20]
    633e:	0d5b      	lsrs	r3, r3, #21
    6340:	d100      	bne.n	6344 <_dtoa_r+0xe4>
    6342:	e07f      	b.n	6444 <_dtoa_r+0x1e4>
    6344:	033a      	lsls	r2, r7, #12
    6346:	4c9b      	ldr	r4, [pc, #620]	; (65b4 <_dtoa_r+0x354>)
    6348:	0b12      	lsrs	r2, r2, #12
    634a:	4314      	orrs	r4, r2
    634c:	0021      	movs	r1, r4
    634e:	4a9a      	ldr	r2, [pc, #616]	; (65b8 <_dtoa_r+0x358>)
    6350:	0030      	movs	r0, r6
    6352:	9518      	str	r5, [sp, #96]	; 0x60
    6354:	189e      	adds	r6, r3, r2
    6356:	2200      	movs	r2, #0
    6358:	4b98      	ldr	r3, [pc, #608]	; (65bc <_dtoa_r+0x35c>)
    635a:	f003 fe59 	bl	a010 <__aeabi_dsub>
    635e:	4a98      	ldr	r2, [pc, #608]	; (65c0 <_dtoa_r+0x360>)
    6360:	4b98      	ldr	r3, [pc, #608]	; (65c4 <_dtoa_r+0x364>)
    6362:	f003 fbd5 	bl	9b10 <__aeabi_dmul>
    6366:	4a98      	ldr	r2, [pc, #608]	; (65c8 <_dtoa_r+0x368>)
    6368:	4b98      	ldr	r3, [pc, #608]	; (65cc <_dtoa_r+0x36c>)
    636a:	f002 fc8d 	bl	8c88 <__aeabi_dadd>
    636e:	0004      	movs	r4, r0
    6370:	0030      	movs	r0, r6
    6372:	000d      	movs	r5, r1
    6374:	f004 f9b6 	bl	a6e4 <__aeabi_i2d>
    6378:	4a95      	ldr	r2, [pc, #596]	; (65d0 <_dtoa_r+0x370>)
    637a:	4b96      	ldr	r3, [pc, #600]	; (65d4 <_dtoa_r+0x374>)
    637c:	f003 fbc8 	bl	9b10 <__aeabi_dmul>
    6380:	0002      	movs	r2, r0
    6382:	000b      	movs	r3, r1
    6384:	0020      	movs	r0, r4
    6386:	0029      	movs	r1, r5
    6388:	f002 fc7e 	bl	8c88 <__aeabi_dadd>
    638c:	0004      	movs	r4, r0
    638e:	000d      	movs	r5, r1
    6390:	f004 f974 	bl	a67c <__aeabi_d2iz>
    6394:	2200      	movs	r2, #0
    6396:	9003      	str	r0, [sp, #12]
    6398:	2300      	movs	r3, #0
    639a:	0020      	movs	r0, r4
    639c:	0029      	movs	r1, r5
    639e:	f001 fef5 	bl	818c <__aeabi_dcmplt>
    63a2:	2800      	cmp	r0, #0
    63a4:	d00e      	beq.n	63c4 <_dtoa_r+0x164>
    63a6:	9803      	ldr	r0, [sp, #12]
    63a8:	f004 f99c 	bl	a6e4 <__aeabi_i2d>
    63ac:	000b      	movs	r3, r1
    63ae:	0002      	movs	r2, r0
    63b0:	0029      	movs	r1, r5
    63b2:	0020      	movs	r0, r4
    63b4:	f001 fee4 	bl	8180 <__aeabi_dcmpeq>
    63b8:	0003      	movs	r3, r0
    63ba:	4258      	negs	r0, r3
    63bc:	4158      	adcs	r0, r3
    63be:	9b03      	ldr	r3, [sp, #12]
    63c0:	1a1b      	subs	r3, r3, r0
    63c2:	9303      	str	r3, [sp, #12]
    63c4:	2301      	movs	r3, #1
    63c6:	9316      	str	r3, [sp, #88]	; 0x58
    63c8:	9b03      	ldr	r3, [sp, #12]
    63ca:	2b16      	cmp	r3, #22
    63cc:	d80f      	bhi.n	63ee <_dtoa_r+0x18e>
    63ce:	4982      	ldr	r1, [pc, #520]	; (65d8 <_dtoa_r+0x378>)
    63d0:	00db      	lsls	r3, r3, #3
    63d2:	18c9      	adds	r1, r1, r3
    63d4:	6808      	ldr	r0, [r1, #0]
    63d6:	6849      	ldr	r1, [r1, #4]
    63d8:	9a06      	ldr	r2, [sp, #24]
    63da:	9b07      	ldr	r3, [sp, #28]
    63dc:	f001 feea 	bl	81b4 <__aeabi_dcmpgt>
    63e0:	2800      	cmp	r0, #0
    63e2:	d04b      	beq.n	647c <_dtoa_r+0x21c>
    63e4:	9b03      	ldr	r3, [sp, #12]
    63e6:	3b01      	subs	r3, #1
    63e8:	9303      	str	r3, [sp, #12]
    63ea:	2300      	movs	r3, #0
    63ec:	9316      	str	r3, [sp, #88]	; 0x58
    63ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    63f0:	1b9e      	subs	r6, r3, r6
    63f2:	2300      	movs	r3, #0
    63f4:	930b      	str	r3, [sp, #44]	; 0x2c
    63f6:	0033      	movs	r3, r6
    63f8:	3b01      	subs	r3, #1
    63fa:	930c      	str	r3, [sp, #48]	; 0x30
    63fc:	d504      	bpl.n	6408 <_dtoa_r+0x1a8>
    63fe:	2301      	movs	r3, #1
    6400:	1b9b      	subs	r3, r3, r6
    6402:	930b      	str	r3, [sp, #44]	; 0x2c
    6404:	2300      	movs	r3, #0
    6406:	930c      	str	r3, [sp, #48]	; 0x30
    6408:	9b03      	ldr	r3, [sp, #12]
    640a:	2b00      	cmp	r3, #0
    640c:	db38      	blt.n	6480 <_dtoa_r+0x220>
    640e:	9a03      	ldr	r2, [sp, #12]
    6410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6412:	4694      	mov	ip, r2
    6414:	4463      	add	r3, ip
    6416:	930c      	str	r3, [sp, #48]	; 0x30
    6418:	2300      	movs	r3, #0
    641a:	920f      	str	r2, [sp, #60]	; 0x3c
    641c:	9308      	str	r3, [sp, #32]
    641e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6420:	2501      	movs	r5, #1
    6422:	2b09      	cmp	r3, #9
    6424:	d900      	bls.n	6428 <_dtoa_r+0x1c8>
    6426:	e091      	b.n	654c <_dtoa_r+0x2ec>
    6428:	2b05      	cmp	r3, #5
    642a:	dd02      	ble.n	6432 <_dtoa_r+0x1d2>
    642c:	2500      	movs	r5, #0
    642e:	3b04      	subs	r3, #4
    6430:	9322      	str	r3, [sp, #136]	; 0x88
    6432:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6434:	1e98      	subs	r0, r3, #2
    6436:	2803      	cmp	r0, #3
    6438:	d900      	bls.n	643c <_dtoa_r+0x1dc>
    643a:	e091      	b.n	6560 <_dtoa_r+0x300>
    643c:	f001 fd10 	bl	7e60 <__gnu_thumb1_case_uqi>
    6440:	76298482 	.word	0x76298482
    6444:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6446:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6448:	189e      	adds	r6, r3, r2
    644a:	4b64      	ldr	r3, [pc, #400]	; (65dc <_dtoa_r+0x37c>)
    644c:	18f2      	adds	r2, r6, r3
    644e:	2a20      	cmp	r2, #32
    6450:	dd0f      	ble.n	6472 <_dtoa_r+0x212>
    6452:	4b63      	ldr	r3, [pc, #396]	; (65e0 <_dtoa_r+0x380>)
    6454:	9806      	ldr	r0, [sp, #24]
    6456:	18f3      	adds	r3, r6, r3
    6458:	40d8      	lsrs	r0, r3
    645a:	2340      	movs	r3, #64	; 0x40
    645c:	1a9b      	subs	r3, r3, r2
    645e:	409c      	lsls	r4, r3
    6460:	4320      	orrs	r0, r4
    6462:	f004 f981 	bl	a768 <__aeabi_ui2d>
    6466:	2301      	movs	r3, #1
    6468:	4c5e      	ldr	r4, [pc, #376]	; (65e4 <_dtoa_r+0x384>)
    646a:	3e01      	subs	r6, #1
    646c:	1909      	adds	r1, r1, r4
    646e:	9318      	str	r3, [sp, #96]	; 0x60
    6470:	e771      	b.n	6356 <_dtoa_r+0xf6>
    6472:	2320      	movs	r3, #32
    6474:	9806      	ldr	r0, [sp, #24]
    6476:	1a9b      	subs	r3, r3, r2
    6478:	4098      	lsls	r0, r3
    647a:	e7f2      	b.n	6462 <_dtoa_r+0x202>
    647c:	9016      	str	r0, [sp, #88]	; 0x58
    647e:	e7b6      	b.n	63ee <_dtoa_r+0x18e>
    6480:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6482:	9a03      	ldr	r2, [sp, #12]
    6484:	1a9b      	subs	r3, r3, r2
    6486:	930b      	str	r3, [sp, #44]	; 0x2c
    6488:	4253      	negs	r3, r2
    648a:	9308      	str	r3, [sp, #32]
    648c:	2300      	movs	r3, #0
    648e:	930f      	str	r3, [sp, #60]	; 0x3c
    6490:	e7c5      	b.n	641e <_dtoa_r+0x1be>
    6492:	2301      	movs	r3, #1
    6494:	930e      	str	r3, [sp, #56]	; 0x38
    6496:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6498:	2b00      	cmp	r3, #0
    649a:	dd65      	ble.n	6568 <_dtoa_r+0x308>
    649c:	001f      	movs	r7, r3
    649e:	930d      	str	r3, [sp, #52]	; 0x34
    64a0:	9a04      	ldr	r2, [sp, #16]
    64a2:	6a54      	ldr	r4, [r2, #36]	; 0x24
    64a4:	2200      	movs	r2, #0
    64a6:	6062      	str	r2, [r4, #4]
    64a8:	3204      	adds	r2, #4
    64aa:	0011      	movs	r1, r2
    64ac:	3114      	adds	r1, #20
    64ae:	4299      	cmp	r1, r3
    64b0:	d95f      	bls.n	6572 <_dtoa_r+0x312>
    64b2:	6861      	ldr	r1, [r4, #4]
    64b4:	9804      	ldr	r0, [sp, #16]
    64b6:	f000 fed0 	bl	725a <_Balloc>
    64ba:	9b04      	ldr	r3, [sp, #16]
    64bc:	6020      	str	r0, [r4, #0]
    64be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    64c0:	681b      	ldr	r3, [r3, #0]
    64c2:	930a      	str	r3, [sp, #40]	; 0x28
    64c4:	2f0e      	cmp	r7, #14
    64c6:	d900      	bls.n	64ca <_dtoa_r+0x26a>
    64c8:	e105      	b.n	66d6 <_dtoa_r+0x476>
    64ca:	2d00      	cmp	r5, #0
    64cc:	d100      	bne.n	64d0 <_dtoa_r+0x270>
    64ce:	e102      	b.n	66d6 <_dtoa_r+0x476>
    64d0:	9b06      	ldr	r3, [sp, #24]
    64d2:	9c07      	ldr	r4, [sp, #28]
    64d4:	9314      	str	r3, [sp, #80]	; 0x50
    64d6:	9415      	str	r4, [sp, #84]	; 0x54
    64d8:	9b03      	ldr	r3, [sp, #12]
    64da:	2b00      	cmp	r3, #0
    64dc:	dc00      	bgt.n	64e0 <_dtoa_r+0x280>
    64de:	e085      	b.n	65ec <_dtoa_r+0x38c>
    64e0:	001a      	movs	r2, r3
    64e2:	210f      	movs	r1, #15
    64e4:	4b3c      	ldr	r3, [pc, #240]	; (65d8 <_dtoa_r+0x378>)
    64e6:	400a      	ands	r2, r1
    64e8:	00d2      	lsls	r2, r2, #3
    64ea:	189b      	adds	r3, r3, r2
    64ec:	685c      	ldr	r4, [r3, #4]
    64ee:	681b      	ldr	r3, [r3, #0]
    64f0:	9310      	str	r3, [sp, #64]	; 0x40
    64f2:	9411      	str	r4, [sp, #68]	; 0x44
    64f4:	9b03      	ldr	r3, [sp, #12]
    64f6:	2402      	movs	r4, #2
    64f8:	111d      	asrs	r5, r3, #4
    64fa:	06eb      	lsls	r3, r5, #27
    64fc:	d50a      	bpl.n	6514 <_dtoa_r+0x2b4>
    64fe:	4b3a      	ldr	r3, [pc, #232]	; (65e8 <_dtoa_r+0x388>)
    6500:	400d      	ands	r5, r1
    6502:	6a1a      	ldr	r2, [r3, #32]
    6504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6506:	9814      	ldr	r0, [sp, #80]	; 0x50
    6508:	9915      	ldr	r1, [sp, #84]	; 0x54
    650a:	f002 fecd 	bl	92a8 <__aeabi_ddiv>
    650e:	9006      	str	r0, [sp, #24]
    6510:	9107      	str	r1, [sp, #28]
    6512:	3401      	adds	r4, #1
    6514:	4e34      	ldr	r6, [pc, #208]	; (65e8 <_dtoa_r+0x388>)
    6516:	2d00      	cmp	r5, #0
    6518:	d130      	bne.n	657c <_dtoa_r+0x31c>
    651a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    651c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    651e:	9806      	ldr	r0, [sp, #24]
    6520:	9907      	ldr	r1, [sp, #28]
    6522:	f002 fec1 	bl	92a8 <__aeabi_ddiv>
    6526:	9006      	str	r0, [sp, #24]
    6528:	9107      	str	r1, [sp, #28]
    652a:	e07a      	b.n	6622 <_dtoa_r+0x3c2>
    652c:	2301      	movs	r3, #1
    652e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    6530:	930e      	str	r3, [sp, #56]	; 0x38
    6532:	4694      	mov	ip, r2
    6534:	9b03      	ldr	r3, [sp, #12]
    6536:	4463      	add	r3, ip
    6538:	1c5f      	adds	r7, r3, #1
    653a:	930d      	str	r3, [sp, #52]	; 0x34
    653c:	1e3b      	subs	r3, r7, #0
    653e:	dcaf      	bgt.n	64a0 <_dtoa_r+0x240>
    6540:	2301      	movs	r3, #1
    6542:	e7ad      	b.n	64a0 <_dtoa_r+0x240>
    6544:	2300      	movs	r3, #0
    6546:	e7a5      	b.n	6494 <_dtoa_r+0x234>
    6548:	2300      	movs	r3, #0
    654a:	e7f0      	b.n	652e <_dtoa_r+0x2ce>
    654c:	2300      	movs	r3, #0
    654e:	950e      	str	r5, [sp, #56]	; 0x38
    6550:	9322      	str	r3, [sp, #136]	; 0x88
    6552:	3b01      	subs	r3, #1
    6554:	2200      	movs	r2, #0
    6556:	930d      	str	r3, [sp, #52]	; 0x34
    6558:	001f      	movs	r7, r3
    655a:	3313      	adds	r3, #19
    655c:	9223      	str	r2, [sp, #140]	; 0x8c
    655e:	e79f      	b.n	64a0 <_dtoa_r+0x240>
    6560:	2301      	movs	r3, #1
    6562:	930e      	str	r3, [sp, #56]	; 0x38
    6564:	3b02      	subs	r3, #2
    6566:	e7f5      	b.n	6554 <_dtoa_r+0x2f4>
    6568:	2301      	movs	r3, #1
    656a:	930d      	str	r3, [sp, #52]	; 0x34
    656c:	001f      	movs	r7, r3
    656e:	001a      	movs	r2, r3
    6570:	e7f4      	b.n	655c <_dtoa_r+0x2fc>
    6572:	6861      	ldr	r1, [r4, #4]
    6574:	0052      	lsls	r2, r2, #1
    6576:	3101      	adds	r1, #1
    6578:	6061      	str	r1, [r4, #4]
    657a:	e796      	b.n	64aa <_dtoa_r+0x24a>
    657c:	2301      	movs	r3, #1
    657e:	421d      	tst	r5, r3
    6580:	d008      	beq.n	6594 <_dtoa_r+0x334>
    6582:	9810      	ldr	r0, [sp, #64]	; 0x40
    6584:	9911      	ldr	r1, [sp, #68]	; 0x44
    6586:	18e4      	adds	r4, r4, r3
    6588:	6832      	ldr	r2, [r6, #0]
    658a:	6873      	ldr	r3, [r6, #4]
    658c:	f003 fac0 	bl	9b10 <__aeabi_dmul>
    6590:	9010      	str	r0, [sp, #64]	; 0x40
    6592:	9111      	str	r1, [sp, #68]	; 0x44
    6594:	106d      	asrs	r5, r5, #1
    6596:	3608      	adds	r6, #8
    6598:	e7bd      	b.n	6516 <_dtoa_r+0x2b6>
    659a:	46c0      	nop			; (mov r8, r8)
    659c:	7ff00000 	.word	0x7ff00000
    65a0:	0000270f 	.word	0x0000270f
    65a4:	0000abc1 	.word	0x0000abc1
    65a8:	0000abc4 	.word	0x0000abc4
    65ac:	0000ab94 	.word	0x0000ab94
    65b0:	0000ab95 	.word	0x0000ab95
    65b4:	3ff00000 	.word	0x3ff00000
    65b8:	fffffc01 	.word	0xfffffc01
    65bc:	3ff80000 	.word	0x3ff80000
    65c0:	636f4361 	.word	0x636f4361
    65c4:	3fd287a7 	.word	0x3fd287a7
    65c8:	8b60c8b3 	.word	0x8b60c8b3
    65cc:	3fc68a28 	.word	0x3fc68a28
    65d0:	509f79fb 	.word	0x509f79fb
    65d4:	3fd34413 	.word	0x3fd34413
    65d8:	0000ac50 	.word	0x0000ac50
    65dc:	00000432 	.word	0x00000432
    65e0:	00000412 	.word	0x00000412
    65e4:	fe100000 	.word	0xfe100000
    65e8:	0000ac28 	.word	0x0000ac28
    65ec:	9b03      	ldr	r3, [sp, #12]
    65ee:	2402      	movs	r4, #2
    65f0:	2b00      	cmp	r3, #0
    65f2:	d016      	beq.n	6622 <_dtoa_r+0x3c2>
    65f4:	9814      	ldr	r0, [sp, #80]	; 0x50
    65f6:	9915      	ldr	r1, [sp, #84]	; 0x54
    65f8:	425d      	negs	r5, r3
    65fa:	230f      	movs	r3, #15
    65fc:	4aca      	ldr	r2, [pc, #808]	; (6928 <_dtoa_r+0x6c8>)
    65fe:	402b      	ands	r3, r5
    6600:	00db      	lsls	r3, r3, #3
    6602:	18d3      	adds	r3, r2, r3
    6604:	681a      	ldr	r2, [r3, #0]
    6606:	685b      	ldr	r3, [r3, #4]
    6608:	f003 fa82 	bl	9b10 <__aeabi_dmul>
    660c:	2300      	movs	r3, #0
    660e:	9006      	str	r0, [sp, #24]
    6610:	9107      	str	r1, [sp, #28]
    6612:	4ec6      	ldr	r6, [pc, #792]	; (692c <_dtoa_r+0x6cc>)
    6614:	112d      	asrs	r5, r5, #4
    6616:	2d00      	cmp	r5, #0
    6618:	d000      	beq.n	661c <_dtoa_r+0x3bc>
    661a:	e08c      	b.n	6736 <_dtoa_r+0x4d6>
    661c:	2b00      	cmp	r3, #0
    661e:	d000      	beq.n	6622 <_dtoa_r+0x3c2>
    6620:	e781      	b.n	6526 <_dtoa_r+0x2c6>
    6622:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6624:	2b00      	cmp	r3, #0
    6626:	d100      	bne.n	662a <_dtoa_r+0x3ca>
    6628:	e091      	b.n	674e <_dtoa_r+0x4ee>
    662a:	9a06      	ldr	r2, [sp, #24]
    662c:	9b07      	ldr	r3, [sp, #28]
    662e:	9210      	str	r2, [sp, #64]	; 0x40
    6630:	9311      	str	r3, [sp, #68]	; 0x44
    6632:	9810      	ldr	r0, [sp, #64]	; 0x40
    6634:	9911      	ldr	r1, [sp, #68]	; 0x44
    6636:	2200      	movs	r2, #0
    6638:	4bbd      	ldr	r3, [pc, #756]	; (6930 <_dtoa_r+0x6d0>)
    663a:	f001 fda7 	bl	818c <__aeabi_dcmplt>
    663e:	2800      	cmp	r0, #0
    6640:	d100      	bne.n	6644 <_dtoa_r+0x3e4>
    6642:	e084      	b.n	674e <_dtoa_r+0x4ee>
    6644:	2f00      	cmp	r7, #0
    6646:	d100      	bne.n	664a <_dtoa_r+0x3ea>
    6648:	e081      	b.n	674e <_dtoa_r+0x4ee>
    664a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    664c:	2b00      	cmp	r3, #0
    664e:	dd3e      	ble.n	66ce <_dtoa_r+0x46e>
    6650:	9810      	ldr	r0, [sp, #64]	; 0x40
    6652:	9911      	ldr	r1, [sp, #68]	; 0x44
    6654:	9b03      	ldr	r3, [sp, #12]
    6656:	2200      	movs	r2, #0
    6658:	1e5e      	subs	r6, r3, #1
    665a:	4bb6      	ldr	r3, [pc, #728]	; (6934 <_dtoa_r+0x6d4>)
    665c:	f003 fa58 	bl	9b10 <__aeabi_dmul>
    6660:	9006      	str	r0, [sp, #24]
    6662:	9107      	str	r1, [sp, #28]
    6664:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6666:	3401      	adds	r4, #1
    6668:	0020      	movs	r0, r4
    666a:	f004 f83b 	bl	a6e4 <__aeabi_i2d>
    666e:	9a06      	ldr	r2, [sp, #24]
    6670:	9b07      	ldr	r3, [sp, #28]
    6672:	f003 fa4d 	bl	9b10 <__aeabi_dmul>
    6676:	2200      	movs	r2, #0
    6678:	4baf      	ldr	r3, [pc, #700]	; (6938 <_dtoa_r+0x6d8>)
    667a:	f002 fb05 	bl	8c88 <__aeabi_dadd>
    667e:	9012      	str	r0, [sp, #72]	; 0x48
    6680:	9113      	str	r1, [sp, #76]	; 0x4c
    6682:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6684:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    6686:	4aad      	ldr	r2, [pc, #692]	; (693c <_dtoa_r+0x6dc>)
    6688:	9310      	str	r3, [sp, #64]	; 0x40
    668a:	9411      	str	r4, [sp, #68]	; 0x44
    668c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    668e:	189c      	adds	r4, r3, r2
    6690:	9411      	str	r4, [sp, #68]	; 0x44
    6692:	2d00      	cmp	r5, #0
    6694:	d15e      	bne.n	6754 <_dtoa_r+0x4f4>
    6696:	9806      	ldr	r0, [sp, #24]
    6698:	9907      	ldr	r1, [sp, #28]
    669a:	2200      	movs	r2, #0
    669c:	4ba8      	ldr	r3, [pc, #672]	; (6940 <_dtoa_r+0x6e0>)
    669e:	f003 fcb7 	bl	a010 <__aeabi_dsub>
    66a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    66a4:	0023      	movs	r3, r4
    66a6:	9006      	str	r0, [sp, #24]
    66a8:	9107      	str	r1, [sp, #28]
    66aa:	f001 fd83 	bl	81b4 <__aeabi_dcmpgt>
    66ae:	2800      	cmp	r0, #0
    66b0:	d000      	beq.n	66b4 <_dtoa_r+0x454>
    66b2:	e301      	b.n	6cb8 <_dtoa_r+0xa58>
    66b4:	48a3      	ldr	r0, [pc, #652]	; (6944 <_dtoa_r+0x6e4>)
    66b6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    66b8:	4684      	mov	ip, r0
    66ba:	4461      	add	r1, ip
    66bc:	000b      	movs	r3, r1
    66be:	9806      	ldr	r0, [sp, #24]
    66c0:	9907      	ldr	r1, [sp, #28]
    66c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    66c4:	f001 fd62 	bl	818c <__aeabi_dcmplt>
    66c8:	2800      	cmp	r0, #0
    66ca:	d000      	beq.n	66ce <_dtoa_r+0x46e>
    66cc:	e2e8      	b.n	6ca0 <_dtoa_r+0xa40>
    66ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
    66d0:	9c15      	ldr	r4, [sp, #84]	; 0x54
    66d2:	9306      	str	r3, [sp, #24]
    66d4:	9407      	str	r4, [sp, #28]
    66d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    66d8:	2b00      	cmp	r3, #0
    66da:	da00      	bge.n	66de <_dtoa_r+0x47e>
    66dc:	e157      	b.n	698e <_dtoa_r+0x72e>
    66de:	9a03      	ldr	r2, [sp, #12]
    66e0:	2a0e      	cmp	r2, #14
    66e2:	dd00      	ble.n	66e6 <_dtoa_r+0x486>
    66e4:	e153      	b.n	698e <_dtoa_r+0x72e>
    66e6:	4b90      	ldr	r3, [pc, #576]	; (6928 <_dtoa_r+0x6c8>)
    66e8:	00d2      	lsls	r2, r2, #3
    66ea:	189b      	adds	r3, r3, r2
    66ec:	685c      	ldr	r4, [r3, #4]
    66ee:	681b      	ldr	r3, [r3, #0]
    66f0:	9308      	str	r3, [sp, #32]
    66f2:	9409      	str	r4, [sp, #36]	; 0x24
    66f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    66f6:	2b00      	cmp	r3, #0
    66f8:	db00      	blt.n	66fc <_dtoa_r+0x49c>
    66fa:	e0ce      	b.n	689a <_dtoa_r+0x63a>
    66fc:	2f00      	cmp	r7, #0
    66fe:	dd00      	ble.n	6702 <_dtoa_r+0x4a2>
    6700:	e0cb      	b.n	689a <_dtoa_r+0x63a>
    6702:	d000      	beq.n	6706 <_dtoa_r+0x4a6>
    6704:	e2cf      	b.n	6ca6 <_dtoa_r+0xa46>
    6706:	9808      	ldr	r0, [sp, #32]
    6708:	9909      	ldr	r1, [sp, #36]	; 0x24
    670a:	2200      	movs	r2, #0
    670c:	4b8c      	ldr	r3, [pc, #560]	; (6940 <_dtoa_r+0x6e0>)
    670e:	f003 f9ff 	bl	9b10 <__aeabi_dmul>
    6712:	9a06      	ldr	r2, [sp, #24]
    6714:	9b07      	ldr	r3, [sp, #28]
    6716:	f001 fd57 	bl	81c8 <__aeabi_dcmpge>
    671a:	003e      	movs	r6, r7
    671c:	9708      	str	r7, [sp, #32]
    671e:	2800      	cmp	r0, #0
    6720:	d000      	beq.n	6724 <_dtoa_r+0x4c4>
    6722:	e2a4      	b.n	6c6e <_dtoa_r+0xa0e>
    6724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6726:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6728:	1c5d      	adds	r5, r3, #1
    672a:	2331      	movs	r3, #49	; 0x31
    672c:	7013      	strb	r3, [r2, #0]
    672e:	9b03      	ldr	r3, [sp, #12]
    6730:	3301      	adds	r3, #1
    6732:	9303      	str	r3, [sp, #12]
    6734:	e29f      	b.n	6c76 <_dtoa_r+0xa16>
    6736:	2201      	movs	r2, #1
    6738:	4215      	tst	r5, r2
    673a:	d005      	beq.n	6748 <_dtoa_r+0x4e8>
    673c:	18a4      	adds	r4, r4, r2
    673e:	6832      	ldr	r2, [r6, #0]
    6740:	6873      	ldr	r3, [r6, #4]
    6742:	f003 f9e5 	bl	9b10 <__aeabi_dmul>
    6746:	2301      	movs	r3, #1
    6748:	106d      	asrs	r5, r5, #1
    674a:	3608      	adds	r6, #8
    674c:	e763      	b.n	6616 <_dtoa_r+0x3b6>
    674e:	9e03      	ldr	r6, [sp, #12]
    6750:	003d      	movs	r5, r7
    6752:	e789      	b.n	6668 <_dtoa_r+0x408>
    6754:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6756:	1e69      	subs	r1, r5, #1
    6758:	1952      	adds	r2, r2, r5
    675a:	9217      	str	r2, [sp, #92]	; 0x5c
    675c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    675e:	4b72      	ldr	r3, [pc, #456]	; (6928 <_dtoa_r+0x6c8>)
    6760:	00c9      	lsls	r1, r1, #3
    6762:	2a00      	cmp	r2, #0
    6764:	d04a      	beq.n	67fc <_dtoa_r+0x59c>
    6766:	185b      	adds	r3, r3, r1
    6768:	681a      	ldr	r2, [r3, #0]
    676a:	685b      	ldr	r3, [r3, #4]
    676c:	2000      	movs	r0, #0
    676e:	4976      	ldr	r1, [pc, #472]	; (6948 <_dtoa_r+0x6e8>)
    6770:	f002 fd9a 	bl	92a8 <__aeabi_ddiv>
    6774:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6776:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6778:	f003 fc4a 	bl	a010 <__aeabi_dsub>
    677c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    677e:	9010      	str	r0, [sp, #64]	; 0x40
    6780:	9111      	str	r1, [sp, #68]	; 0x44
    6782:	9312      	str	r3, [sp, #72]	; 0x48
    6784:	9806      	ldr	r0, [sp, #24]
    6786:	9907      	ldr	r1, [sp, #28]
    6788:	f003 ff78 	bl	a67c <__aeabi_d2iz>
    678c:	0004      	movs	r4, r0
    678e:	f003 ffa9 	bl	a6e4 <__aeabi_i2d>
    6792:	0002      	movs	r2, r0
    6794:	000b      	movs	r3, r1
    6796:	9806      	ldr	r0, [sp, #24]
    6798:	9907      	ldr	r1, [sp, #28]
    679a:	f003 fc39 	bl	a010 <__aeabi_dsub>
    679e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    67a0:	3430      	adds	r4, #48	; 0x30
    67a2:	1c5d      	adds	r5, r3, #1
    67a4:	701c      	strb	r4, [r3, #0]
    67a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    67aa:	9006      	str	r0, [sp, #24]
    67ac:	9107      	str	r1, [sp, #28]
    67ae:	f001 fced 	bl	818c <__aeabi_dcmplt>
    67b2:	2800      	cmp	r0, #0
    67b4:	d165      	bne.n	6882 <_dtoa_r+0x622>
    67b6:	9a06      	ldr	r2, [sp, #24]
    67b8:	9b07      	ldr	r3, [sp, #28]
    67ba:	2000      	movs	r0, #0
    67bc:	495c      	ldr	r1, [pc, #368]	; (6930 <_dtoa_r+0x6d0>)
    67be:	f003 fc27 	bl	a010 <__aeabi_dsub>
    67c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    67c6:	f001 fce1 	bl	818c <__aeabi_dcmplt>
    67ca:	2800      	cmp	r0, #0
    67cc:	d000      	beq.n	67d0 <_dtoa_r+0x570>
    67ce:	e0be      	b.n	694e <_dtoa_r+0x6ee>
    67d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    67d2:	429d      	cmp	r5, r3
    67d4:	d100      	bne.n	67d8 <_dtoa_r+0x578>
    67d6:	e77a      	b.n	66ce <_dtoa_r+0x46e>
    67d8:	9810      	ldr	r0, [sp, #64]	; 0x40
    67da:	9911      	ldr	r1, [sp, #68]	; 0x44
    67dc:	2200      	movs	r2, #0
    67de:	4b55      	ldr	r3, [pc, #340]	; (6934 <_dtoa_r+0x6d4>)
    67e0:	f003 f996 	bl	9b10 <__aeabi_dmul>
    67e4:	2200      	movs	r2, #0
    67e6:	9010      	str	r0, [sp, #64]	; 0x40
    67e8:	9111      	str	r1, [sp, #68]	; 0x44
    67ea:	9806      	ldr	r0, [sp, #24]
    67ec:	9907      	ldr	r1, [sp, #28]
    67ee:	4b51      	ldr	r3, [pc, #324]	; (6934 <_dtoa_r+0x6d4>)
    67f0:	f003 f98e 	bl	9b10 <__aeabi_dmul>
    67f4:	9512      	str	r5, [sp, #72]	; 0x48
    67f6:	9006      	str	r0, [sp, #24]
    67f8:	9107      	str	r1, [sp, #28]
    67fa:	e7c3      	b.n	6784 <_dtoa_r+0x524>
    67fc:	1859      	adds	r1, r3, r1
    67fe:	6808      	ldr	r0, [r1, #0]
    6800:	6849      	ldr	r1, [r1, #4]
    6802:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6804:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6806:	f003 f983 	bl	9b10 <__aeabi_dmul>
    680a:	9010      	str	r0, [sp, #64]	; 0x40
    680c:	9111      	str	r1, [sp, #68]	; 0x44
    680e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6810:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6812:	9806      	ldr	r0, [sp, #24]
    6814:	9907      	ldr	r1, [sp, #28]
    6816:	f003 ff31 	bl	a67c <__aeabi_d2iz>
    681a:	9012      	str	r0, [sp, #72]	; 0x48
    681c:	f003 ff62 	bl	a6e4 <__aeabi_i2d>
    6820:	0002      	movs	r2, r0
    6822:	000b      	movs	r3, r1
    6824:	9806      	ldr	r0, [sp, #24]
    6826:	9907      	ldr	r1, [sp, #28]
    6828:	f003 fbf2 	bl	a010 <__aeabi_dsub>
    682c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    682e:	9006      	str	r0, [sp, #24]
    6830:	9107      	str	r1, [sp, #28]
    6832:	3330      	adds	r3, #48	; 0x30
    6834:	7023      	strb	r3, [r4, #0]
    6836:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6838:	3401      	adds	r4, #1
    683a:	2200      	movs	r2, #0
    683c:	42a3      	cmp	r3, r4
    683e:	d124      	bne.n	688a <_dtoa_r+0x62a>
    6840:	4b41      	ldr	r3, [pc, #260]	; (6948 <_dtoa_r+0x6e8>)
    6842:	9810      	ldr	r0, [sp, #64]	; 0x40
    6844:	9911      	ldr	r1, [sp, #68]	; 0x44
    6846:	f002 fa1f 	bl	8c88 <__aeabi_dadd>
    684a:	0002      	movs	r2, r0
    684c:	000b      	movs	r3, r1
    684e:	9806      	ldr	r0, [sp, #24]
    6850:	9907      	ldr	r1, [sp, #28]
    6852:	f001 fcaf 	bl	81b4 <__aeabi_dcmpgt>
    6856:	2800      	cmp	r0, #0
    6858:	d000      	beq.n	685c <_dtoa_r+0x5fc>
    685a:	e078      	b.n	694e <_dtoa_r+0x6ee>
    685c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    685e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6860:	2000      	movs	r0, #0
    6862:	4939      	ldr	r1, [pc, #228]	; (6948 <_dtoa_r+0x6e8>)
    6864:	f003 fbd4 	bl	a010 <__aeabi_dsub>
    6868:	0002      	movs	r2, r0
    686a:	000b      	movs	r3, r1
    686c:	9806      	ldr	r0, [sp, #24]
    686e:	9907      	ldr	r1, [sp, #28]
    6870:	f001 fc8c 	bl	818c <__aeabi_dcmplt>
    6874:	2800      	cmp	r0, #0
    6876:	d100      	bne.n	687a <_dtoa_r+0x61a>
    6878:	e729      	b.n	66ce <_dtoa_r+0x46e>
    687a:	1e6b      	subs	r3, r5, #1
    687c:	781a      	ldrb	r2, [r3, #0]
    687e:	2a30      	cmp	r2, #48	; 0x30
    6880:	d001      	beq.n	6886 <_dtoa_r+0x626>
    6882:	9603      	str	r6, [sp, #12]
    6884:	e03f      	b.n	6906 <_dtoa_r+0x6a6>
    6886:	001d      	movs	r5, r3
    6888:	e7f7      	b.n	687a <_dtoa_r+0x61a>
    688a:	9806      	ldr	r0, [sp, #24]
    688c:	9907      	ldr	r1, [sp, #28]
    688e:	4b29      	ldr	r3, [pc, #164]	; (6934 <_dtoa_r+0x6d4>)
    6890:	f003 f93e 	bl	9b10 <__aeabi_dmul>
    6894:	9006      	str	r0, [sp, #24]
    6896:	9107      	str	r1, [sp, #28]
    6898:	e7bb      	b.n	6812 <_dtoa_r+0x5b2>
    689a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    689c:	9a08      	ldr	r2, [sp, #32]
    689e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    68a0:	9806      	ldr	r0, [sp, #24]
    68a2:	9907      	ldr	r1, [sp, #28]
    68a4:	f002 fd00 	bl	92a8 <__aeabi_ddiv>
    68a8:	f003 fee8 	bl	a67c <__aeabi_d2iz>
    68ac:	0004      	movs	r4, r0
    68ae:	f003 ff19 	bl	a6e4 <__aeabi_i2d>
    68b2:	9a08      	ldr	r2, [sp, #32]
    68b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    68b6:	f003 f92b 	bl	9b10 <__aeabi_dmul>
    68ba:	000b      	movs	r3, r1
    68bc:	0002      	movs	r2, r0
    68be:	9806      	ldr	r0, [sp, #24]
    68c0:	9907      	ldr	r1, [sp, #28]
    68c2:	f003 fba5 	bl	a010 <__aeabi_dsub>
    68c6:	0023      	movs	r3, r4
    68c8:	3330      	adds	r3, #48	; 0x30
    68ca:	7033      	strb	r3, [r6, #0]
    68cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68ce:	1c75      	adds	r5, r6, #1
    68d0:	1aeb      	subs	r3, r5, r3
    68d2:	429f      	cmp	r7, r3
    68d4:	d14c      	bne.n	6970 <_dtoa_r+0x710>
    68d6:	0002      	movs	r2, r0
    68d8:	000b      	movs	r3, r1
    68da:	f002 f9d5 	bl	8c88 <__aeabi_dadd>
    68de:	0006      	movs	r6, r0
    68e0:	000f      	movs	r7, r1
    68e2:	0002      	movs	r2, r0
    68e4:	000b      	movs	r3, r1
    68e6:	9808      	ldr	r0, [sp, #32]
    68e8:	9909      	ldr	r1, [sp, #36]	; 0x24
    68ea:	f001 fc4f 	bl	818c <__aeabi_dcmplt>
    68ee:	2800      	cmp	r0, #0
    68f0:	d12c      	bne.n	694c <_dtoa_r+0x6ec>
    68f2:	9808      	ldr	r0, [sp, #32]
    68f4:	9909      	ldr	r1, [sp, #36]	; 0x24
    68f6:	0032      	movs	r2, r6
    68f8:	003b      	movs	r3, r7
    68fa:	f001 fc41 	bl	8180 <__aeabi_dcmpeq>
    68fe:	2800      	cmp	r0, #0
    6900:	d001      	beq.n	6906 <_dtoa_r+0x6a6>
    6902:	07e3      	lsls	r3, r4, #31
    6904:	d422      	bmi.n	694c <_dtoa_r+0x6ec>
    6906:	9905      	ldr	r1, [sp, #20]
    6908:	9804      	ldr	r0, [sp, #16]
    690a:	f000 fcde 	bl	72ca <_Bfree>
    690e:	2300      	movs	r3, #0
    6910:	702b      	strb	r3, [r5, #0]
    6912:	9b03      	ldr	r3, [sp, #12]
    6914:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6916:	3301      	adds	r3, #1
    6918:	6013      	str	r3, [r2, #0]
    691a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    691c:	2b00      	cmp	r3, #0
    691e:	d100      	bne.n	6922 <_dtoa_r+0x6c2>
    6920:	e275      	b.n	6e0e <_dtoa_r+0xbae>
    6922:	601d      	str	r5, [r3, #0]
    6924:	e273      	b.n	6e0e <_dtoa_r+0xbae>
    6926:	46c0      	nop			; (mov r8, r8)
    6928:	0000ac50 	.word	0x0000ac50
    692c:	0000ac28 	.word	0x0000ac28
    6930:	3ff00000 	.word	0x3ff00000
    6934:	40240000 	.word	0x40240000
    6938:	401c0000 	.word	0x401c0000
    693c:	fcc00000 	.word	0xfcc00000
    6940:	40140000 	.word	0x40140000
    6944:	7cc00000 	.word	0x7cc00000
    6948:	3fe00000 	.word	0x3fe00000
    694c:	9e03      	ldr	r6, [sp, #12]
    694e:	1e6b      	subs	r3, r5, #1
    6950:	781a      	ldrb	r2, [r3, #0]
    6952:	2a39      	cmp	r2, #57	; 0x39
    6954:	d106      	bne.n	6964 <_dtoa_r+0x704>
    6956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6958:	429a      	cmp	r2, r3
    695a:	d107      	bne.n	696c <_dtoa_r+0x70c>
    695c:	2330      	movs	r3, #48	; 0x30
    695e:	7013      	strb	r3, [r2, #0]
    6960:	0013      	movs	r3, r2
    6962:	3601      	adds	r6, #1
    6964:	781a      	ldrb	r2, [r3, #0]
    6966:	3201      	adds	r2, #1
    6968:	701a      	strb	r2, [r3, #0]
    696a:	e78a      	b.n	6882 <_dtoa_r+0x622>
    696c:	001d      	movs	r5, r3
    696e:	e7ee      	b.n	694e <_dtoa_r+0x6ee>
    6970:	2200      	movs	r2, #0
    6972:	4bcf      	ldr	r3, [pc, #828]	; (6cb0 <_dtoa_r+0xa50>)
    6974:	f003 f8cc 	bl	9b10 <__aeabi_dmul>
    6978:	2200      	movs	r2, #0
    697a:	2300      	movs	r3, #0
    697c:	9006      	str	r0, [sp, #24]
    697e:	9107      	str	r1, [sp, #28]
    6980:	002e      	movs	r6, r5
    6982:	f001 fbfd 	bl	8180 <__aeabi_dcmpeq>
    6986:	2800      	cmp	r0, #0
    6988:	d100      	bne.n	698c <_dtoa_r+0x72c>
    698a:	e787      	b.n	689c <_dtoa_r+0x63c>
    698c:	e7bb      	b.n	6906 <_dtoa_r+0x6a6>
    698e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6990:	2a00      	cmp	r2, #0
    6992:	d100      	bne.n	6996 <_dtoa_r+0x736>
    6994:	e087      	b.n	6aa6 <_dtoa_r+0x846>
    6996:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6998:	2a01      	cmp	r2, #1
    699a:	dc6e      	bgt.n	6a7a <_dtoa_r+0x81a>
    699c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    699e:	2a00      	cmp	r2, #0
    69a0:	d067      	beq.n	6a72 <_dtoa_r+0x812>
    69a2:	4ac4      	ldr	r2, [pc, #784]	; (6cb4 <_dtoa_r+0xa54>)
    69a4:	189b      	adds	r3, r3, r2
    69a6:	9d08      	ldr	r5, [sp, #32]
    69a8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    69aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    69ac:	2101      	movs	r1, #1
    69ae:	18d2      	adds	r2, r2, r3
    69b0:	920b      	str	r2, [sp, #44]	; 0x2c
    69b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    69b4:	9804      	ldr	r0, [sp, #16]
    69b6:	18d3      	adds	r3, r2, r3
    69b8:	930c      	str	r3, [sp, #48]	; 0x30
    69ba:	f000 fd24 	bl	7406 <__i2b>
    69be:	0006      	movs	r6, r0
    69c0:	2c00      	cmp	r4, #0
    69c2:	dd0e      	ble.n	69e2 <_dtoa_r+0x782>
    69c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    69c6:	2b00      	cmp	r3, #0
    69c8:	dd0b      	ble.n	69e2 <_dtoa_r+0x782>
    69ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    69cc:	0023      	movs	r3, r4
    69ce:	4294      	cmp	r4, r2
    69d0:	dd00      	ble.n	69d4 <_dtoa_r+0x774>
    69d2:	0013      	movs	r3, r2
    69d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    69d6:	1ae4      	subs	r4, r4, r3
    69d8:	1ad2      	subs	r2, r2, r3
    69da:	920b      	str	r2, [sp, #44]	; 0x2c
    69dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    69de:	1ad3      	subs	r3, r2, r3
    69e0:	930c      	str	r3, [sp, #48]	; 0x30
    69e2:	9b08      	ldr	r3, [sp, #32]
    69e4:	2b00      	cmp	r3, #0
    69e6:	d01e      	beq.n	6a26 <_dtoa_r+0x7c6>
    69e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    69ea:	2b00      	cmp	r3, #0
    69ec:	d05f      	beq.n	6aae <_dtoa_r+0x84e>
    69ee:	2d00      	cmp	r5, #0
    69f0:	dd11      	ble.n	6a16 <_dtoa_r+0x7b6>
    69f2:	0031      	movs	r1, r6
    69f4:	002a      	movs	r2, r5
    69f6:	9804      	ldr	r0, [sp, #16]
    69f8:	f000 fd9e 	bl	7538 <__pow5mult>
    69fc:	9a05      	ldr	r2, [sp, #20]
    69fe:	0001      	movs	r1, r0
    6a00:	0006      	movs	r6, r0
    6a02:	9804      	ldr	r0, [sp, #16]
    6a04:	f000 fd08 	bl	7418 <__multiply>
    6a08:	9905      	ldr	r1, [sp, #20]
    6a0a:	9010      	str	r0, [sp, #64]	; 0x40
    6a0c:	9804      	ldr	r0, [sp, #16]
    6a0e:	f000 fc5c 	bl	72ca <_Bfree>
    6a12:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6a14:	9305      	str	r3, [sp, #20]
    6a16:	9b08      	ldr	r3, [sp, #32]
    6a18:	1b5a      	subs	r2, r3, r5
    6a1a:	d004      	beq.n	6a26 <_dtoa_r+0x7c6>
    6a1c:	9905      	ldr	r1, [sp, #20]
    6a1e:	9804      	ldr	r0, [sp, #16]
    6a20:	f000 fd8a 	bl	7538 <__pow5mult>
    6a24:	9005      	str	r0, [sp, #20]
    6a26:	2101      	movs	r1, #1
    6a28:	9804      	ldr	r0, [sp, #16]
    6a2a:	f000 fcec 	bl	7406 <__i2b>
    6a2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6a30:	9008      	str	r0, [sp, #32]
    6a32:	2b00      	cmp	r3, #0
    6a34:	dd3d      	ble.n	6ab2 <_dtoa_r+0x852>
    6a36:	001a      	movs	r2, r3
    6a38:	0001      	movs	r1, r0
    6a3a:	9804      	ldr	r0, [sp, #16]
    6a3c:	f000 fd7c 	bl	7538 <__pow5mult>
    6a40:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6a42:	9008      	str	r0, [sp, #32]
    6a44:	2500      	movs	r5, #0
    6a46:	2b01      	cmp	r3, #1
    6a48:	dc3b      	bgt.n	6ac2 <_dtoa_r+0x862>
    6a4a:	2500      	movs	r5, #0
    6a4c:	9b06      	ldr	r3, [sp, #24]
    6a4e:	42ab      	cmp	r3, r5
    6a50:	d133      	bne.n	6aba <_dtoa_r+0x85a>
    6a52:	9b07      	ldr	r3, [sp, #28]
    6a54:	031b      	lsls	r3, r3, #12
    6a56:	42ab      	cmp	r3, r5
    6a58:	d12f      	bne.n	6aba <_dtoa_r+0x85a>
    6a5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6a5c:	9a07      	ldr	r2, [sp, #28]
    6a5e:	4213      	tst	r3, r2
    6a60:	d02b      	beq.n	6aba <_dtoa_r+0x85a>
    6a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6a64:	3501      	adds	r5, #1
    6a66:	3301      	adds	r3, #1
    6a68:	930b      	str	r3, [sp, #44]	; 0x2c
    6a6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a6c:	3301      	adds	r3, #1
    6a6e:	930c      	str	r3, [sp, #48]	; 0x30
    6a70:	e023      	b.n	6aba <_dtoa_r+0x85a>
    6a72:	2336      	movs	r3, #54	; 0x36
    6a74:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6a76:	1a9b      	subs	r3, r3, r2
    6a78:	e795      	b.n	69a6 <_dtoa_r+0x746>
    6a7a:	9b08      	ldr	r3, [sp, #32]
    6a7c:	1e7d      	subs	r5, r7, #1
    6a7e:	42ab      	cmp	r3, r5
    6a80:	db06      	blt.n	6a90 <_dtoa_r+0x830>
    6a82:	1b5d      	subs	r5, r3, r5
    6a84:	2f00      	cmp	r7, #0
    6a86:	da0b      	bge.n	6aa0 <_dtoa_r+0x840>
    6a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6a8a:	1bdc      	subs	r4, r3, r7
    6a8c:	2300      	movs	r3, #0
    6a8e:	e78c      	b.n	69aa <_dtoa_r+0x74a>
    6a90:	9b08      	ldr	r3, [sp, #32]
    6a92:	9508      	str	r5, [sp, #32]
    6a94:	1aea      	subs	r2, r5, r3
    6a96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6a98:	2500      	movs	r5, #0
    6a9a:	189b      	adds	r3, r3, r2
    6a9c:	930f      	str	r3, [sp, #60]	; 0x3c
    6a9e:	e7f1      	b.n	6a84 <_dtoa_r+0x824>
    6aa0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6aa2:	003b      	movs	r3, r7
    6aa4:	e781      	b.n	69aa <_dtoa_r+0x74a>
    6aa6:	9d08      	ldr	r5, [sp, #32]
    6aa8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6aaa:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6aac:	e788      	b.n	69c0 <_dtoa_r+0x760>
    6aae:	9a08      	ldr	r2, [sp, #32]
    6ab0:	e7b4      	b.n	6a1c <_dtoa_r+0x7bc>
    6ab2:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6ab4:	2500      	movs	r5, #0
    6ab6:	2b01      	cmp	r3, #1
    6ab8:	ddc7      	ble.n	6a4a <_dtoa_r+0x7ea>
    6aba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6abc:	2001      	movs	r0, #1
    6abe:	2b00      	cmp	r3, #0
    6ac0:	d00b      	beq.n	6ada <_dtoa_r+0x87a>
    6ac2:	9b08      	ldr	r3, [sp, #32]
    6ac4:	9a08      	ldr	r2, [sp, #32]
    6ac6:	691b      	ldr	r3, [r3, #16]
    6ac8:	930f      	str	r3, [sp, #60]	; 0x3c
    6aca:	3303      	adds	r3, #3
    6acc:	009b      	lsls	r3, r3, #2
    6ace:	18d3      	adds	r3, r2, r3
    6ad0:	6858      	ldr	r0, [r3, #4]
    6ad2:	f000 fc4f 	bl	7374 <__hi0bits>
    6ad6:	2320      	movs	r3, #32
    6ad8:	1a18      	subs	r0, r3, r0
    6ada:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6adc:	18c0      	adds	r0, r0, r3
    6ade:	231f      	movs	r3, #31
    6ae0:	4018      	ands	r0, r3
    6ae2:	d100      	bne.n	6ae6 <_dtoa_r+0x886>
    6ae4:	e0ab      	b.n	6c3e <_dtoa_r+0x9de>
    6ae6:	3301      	adds	r3, #1
    6ae8:	1a1b      	subs	r3, r3, r0
    6aea:	2b04      	cmp	r3, #4
    6aec:	dc00      	bgt.n	6af0 <_dtoa_r+0x890>
    6aee:	e09b      	b.n	6c28 <_dtoa_r+0x9c8>
    6af0:	231c      	movs	r3, #28
    6af2:	1a18      	subs	r0, r3, r0
    6af4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6af6:	1824      	adds	r4, r4, r0
    6af8:	181b      	adds	r3, r3, r0
    6afa:	930b      	str	r3, [sp, #44]	; 0x2c
    6afc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6afe:	181b      	adds	r3, r3, r0
    6b00:	930c      	str	r3, [sp, #48]	; 0x30
    6b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b04:	2b00      	cmp	r3, #0
    6b06:	dd05      	ble.n	6b14 <_dtoa_r+0x8b4>
    6b08:	001a      	movs	r2, r3
    6b0a:	9905      	ldr	r1, [sp, #20]
    6b0c:	9804      	ldr	r0, [sp, #16]
    6b0e:	f000 fd65 	bl	75dc <__lshift>
    6b12:	9005      	str	r0, [sp, #20]
    6b14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b16:	2b00      	cmp	r3, #0
    6b18:	dd05      	ble.n	6b26 <_dtoa_r+0x8c6>
    6b1a:	001a      	movs	r2, r3
    6b1c:	9908      	ldr	r1, [sp, #32]
    6b1e:	9804      	ldr	r0, [sp, #16]
    6b20:	f000 fd5c 	bl	75dc <__lshift>
    6b24:	9008      	str	r0, [sp, #32]
    6b26:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6b28:	2b00      	cmp	r3, #0
    6b2a:	d100      	bne.n	6b2e <_dtoa_r+0x8ce>
    6b2c:	e089      	b.n	6c42 <_dtoa_r+0x9e2>
    6b2e:	9908      	ldr	r1, [sp, #32]
    6b30:	9805      	ldr	r0, [sp, #20]
    6b32:	f000 fda4 	bl	767e <__mcmp>
    6b36:	2800      	cmp	r0, #0
    6b38:	db00      	blt.n	6b3c <_dtoa_r+0x8dc>
    6b3a:	e082      	b.n	6c42 <_dtoa_r+0x9e2>
    6b3c:	9b03      	ldr	r3, [sp, #12]
    6b3e:	220a      	movs	r2, #10
    6b40:	3b01      	subs	r3, #1
    6b42:	9303      	str	r3, [sp, #12]
    6b44:	9905      	ldr	r1, [sp, #20]
    6b46:	2300      	movs	r3, #0
    6b48:	9804      	ldr	r0, [sp, #16]
    6b4a:	f000 fbd7 	bl	72fc <__multadd>
    6b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6b50:	9005      	str	r0, [sp, #20]
    6b52:	2b00      	cmp	r3, #0
    6b54:	d100      	bne.n	6b58 <_dtoa_r+0x8f8>
    6b56:	e15d      	b.n	6e14 <_dtoa_r+0xbb4>
    6b58:	2300      	movs	r3, #0
    6b5a:	0031      	movs	r1, r6
    6b5c:	220a      	movs	r2, #10
    6b5e:	9804      	ldr	r0, [sp, #16]
    6b60:	f000 fbcc 	bl	72fc <__multadd>
    6b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6b66:	0006      	movs	r6, r0
    6b68:	2b00      	cmp	r3, #0
    6b6a:	dc02      	bgt.n	6b72 <_dtoa_r+0x912>
    6b6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6b6e:	2b02      	cmp	r3, #2
    6b70:	dc6d      	bgt.n	6c4e <_dtoa_r+0x9ee>
    6b72:	2c00      	cmp	r4, #0
    6b74:	dd05      	ble.n	6b82 <_dtoa_r+0x922>
    6b76:	0031      	movs	r1, r6
    6b78:	0022      	movs	r2, r4
    6b7a:	9804      	ldr	r0, [sp, #16]
    6b7c:	f000 fd2e 	bl	75dc <__lshift>
    6b80:	0006      	movs	r6, r0
    6b82:	0030      	movs	r0, r6
    6b84:	2d00      	cmp	r5, #0
    6b86:	d011      	beq.n	6bac <_dtoa_r+0x94c>
    6b88:	6871      	ldr	r1, [r6, #4]
    6b8a:	9804      	ldr	r0, [sp, #16]
    6b8c:	f000 fb65 	bl	725a <_Balloc>
    6b90:	0031      	movs	r1, r6
    6b92:	0004      	movs	r4, r0
    6b94:	6933      	ldr	r3, [r6, #16]
    6b96:	310c      	adds	r1, #12
    6b98:	1c9a      	adds	r2, r3, #2
    6b9a:	0092      	lsls	r2, r2, #2
    6b9c:	300c      	adds	r0, #12
    6b9e:	f7fe fbfb 	bl	5398 <memcpy>
    6ba2:	2201      	movs	r2, #1
    6ba4:	0021      	movs	r1, r4
    6ba6:	9804      	ldr	r0, [sp, #16]
    6ba8:	f000 fd18 	bl	75dc <__lshift>
    6bac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6bb0:	3f01      	subs	r7, #1
    6bb2:	930b      	str	r3, [sp, #44]	; 0x2c
    6bb4:	19db      	adds	r3, r3, r7
    6bb6:	0037      	movs	r7, r6
    6bb8:	0006      	movs	r6, r0
    6bba:	930f      	str	r3, [sp, #60]	; 0x3c
    6bbc:	9908      	ldr	r1, [sp, #32]
    6bbe:	9805      	ldr	r0, [sp, #20]
    6bc0:	f7ff faca 	bl	6158 <quorem>
    6bc4:	0039      	movs	r1, r7
    6bc6:	900d      	str	r0, [sp, #52]	; 0x34
    6bc8:	0004      	movs	r4, r0
    6bca:	9805      	ldr	r0, [sp, #20]
    6bcc:	f000 fd57 	bl	767e <__mcmp>
    6bd0:	0032      	movs	r2, r6
    6bd2:	900e      	str	r0, [sp, #56]	; 0x38
    6bd4:	9908      	ldr	r1, [sp, #32]
    6bd6:	9804      	ldr	r0, [sp, #16]
    6bd8:	f000 fd6a 	bl	76b0 <__mdiff>
    6bdc:	2301      	movs	r3, #1
    6bde:	930c      	str	r3, [sp, #48]	; 0x30
    6be0:	68c3      	ldr	r3, [r0, #12]
    6be2:	3430      	adds	r4, #48	; 0x30
    6be4:	0005      	movs	r5, r0
    6be6:	2b00      	cmp	r3, #0
    6be8:	d104      	bne.n	6bf4 <_dtoa_r+0x994>
    6bea:	0001      	movs	r1, r0
    6bec:	9805      	ldr	r0, [sp, #20]
    6bee:	f000 fd46 	bl	767e <__mcmp>
    6bf2:	900c      	str	r0, [sp, #48]	; 0x30
    6bf4:	0029      	movs	r1, r5
    6bf6:	9804      	ldr	r0, [sp, #16]
    6bf8:	f000 fb67 	bl	72ca <_Bfree>
    6bfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bfe:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6c00:	4313      	orrs	r3, r2
    6c02:	d000      	beq.n	6c06 <_dtoa_r+0x9a6>
    6c04:	e089      	b.n	6d1a <_dtoa_r+0xaba>
    6c06:	9a06      	ldr	r2, [sp, #24]
    6c08:	3301      	adds	r3, #1
    6c0a:	4213      	tst	r3, r2
    6c0c:	d000      	beq.n	6c10 <_dtoa_r+0x9b0>
    6c0e:	e084      	b.n	6d1a <_dtoa_r+0xaba>
    6c10:	2c39      	cmp	r4, #57	; 0x39
    6c12:	d100      	bne.n	6c16 <_dtoa_r+0x9b6>
    6c14:	e0a3      	b.n	6d5e <_dtoa_r+0xafe>
    6c16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6c18:	2b00      	cmp	r3, #0
    6c1a:	dd01      	ble.n	6c20 <_dtoa_r+0x9c0>
    6c1c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c1e:	3431      	adds	r4, #49	; 0x31
    6c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6c22:	1c5d      	adds	r5, r3, #1
    6c24:	701c      	strb	r4, [r3, #0]
    6c26:	e027      	b.n	6c78 <_dtoa_r+0xa18>
    6c28:	2b04      	cmp	r3, #4
    6c2a:	d100      	bne.n	6c2e <_dtoa_r+0x9ce>
    6c2c:	e769      	b.n	6b02 <_dtoa_r+0x8a2>
    6c2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6c30:	331c      	adds	r3, #28
    6c32:	18d2      	adds	r2, r2, r3
    6c34:	920b      	str	r2, [sp, #44]	; 0x2c
    6c36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6c38:	18e4      	adds	r4, r4, r3
    6c3a:	18d3      	adds	r3, r2, r3
    6c3c:	e760      	b.n	6b00 <_dtoa_r+0x8a0>
    6c3e:	0003      	movs	r3, r0
    6c40:	e7f5      	b.n	6c2e <_dtoa_r+0x9ce>
    6c42:	2f00      	cmp	r7, #0
    6c44:	dc3c      	bgt.n	6cc0 <_dtoa_r+0xa60>
    6c46:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c48:	2b02      	cmp	r3, #2
    6c4a:	dd39      	ble.n	6cc0 <_dtoa_r+0xa60>
    6c4c:	970d      	str	r7, [sp, #52]	; 0x34
    6c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6c50:	2b00      	cmp	r3, #0
    6c52:	d10c      	bne.n	6c6e <_dtoa_r+0xa0e>
    6c54:	9908      	ldr	r1, [sp, #32]
    6c56:	2205      	movs	r2, #5
    6c58:	9804      	ldr	r0, [sp, #16]
    6c5a:	f000 fb4f 	bl	72fc <__multadd>
    6c5e:	9008      	str	r0, [sp, #32]
    6c60:	0001      	movs	r1, r0
    6c62:	9805      	ldr	r0, [sp, #20]
    6c64:	f000 fd0b 	bl	767e <__mcmp>
    6c68:	2800      	cmp	r0, #0
    6c6a:	dd00      	ble.n	6c6e <_dtoa_r+0xa0e>
    6c6c:	e55a      	b.n	6724 <_dtoa_r+0x4c4>
    6c6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6c70:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6c72:	43db      	mvns	r3, r3
    6c74:	9303      	str	r3, [sp, #12]
    6c76:	2700      	movs	r7, #0
    6c78:	9908      	ldr	r1, [sp, #32]
    6c7a:	9804      	ldr	r0, [sp, #16]
    6c7c:	f000 fb25 	bl	72ca <_Bfree>
    6c80:	2e00      	cmp	r6, #0
    6c82:	d100      	bne.n	6c86 <_dtoa_r+0xa26>
    6c84:	e63f      	b.n	6906 <_dtoa_r+0x6a6>
    6c86:	2f00      	cmp	r7, #0
    6c88:	d005      	beq.n	6c96 <_dtoa_r+0xa36>
    6c8a:	42b7      	cmp	r7, r6
    6c8c:	d003      	beq.n	6c96 <_dtoa_r+0xa36>
    6c8e:	0039      	movs	r1, r7
    6c90:	9804      	ldr	r0, [sp, #16]
    6c92:	f000 fb1a 	bl	72ca <_Bfree>
    6c96:	0031      	movs	r1, r6
    6c98:	9804      	ldr	r0, [sp, #16]
    6c9a:	f000 fb16 	bl	72ca <_Bfree>
    6c9e:	e632      	b.n	6906 <_dtoa_r+0x6a6>
    6ca0:	9508      	str	r5, [sp, #32]
    6ca2:	002e      	movs	r6, r5
    6ca4:	e7e3      	b.n	6c6e <_dtoa_r+0xa0e>
    6ca6:	2300      	movs	r3, #0
    6ca8:	9308      	str	r3, [sp, #32]
    6caa:	001e      	movs	r6, r3
    6cac:	e7df      	b.n	6c6e <_dtoa_r+0xa0e>
    6cae:	46c0      	nop			; (mov r8, r8)
    6cb0:	40240000 	.word	0x40240000
    6cb4:	00000433 	.word	0x00000433
    6cb8:	9603      	str	r6, [sp, #12]
    6cba:	9508      	str	r5, [sp, #32]
    6cbc:	002e      	movs	r6, r5
    6cbe:	e531      	b.n	6724 <_dtoa_r+0x4c4>
    6cc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6cc2:	970d      	str	r7, [sp, #52]	; 0x34
    6cc4:	2b00      	cmp	r3, #0
    6cc6:	d000      	beq.n	6cca <_dtoa_r+0xa6a>
    6cc8:	e753      	b.n	6b72 <_dtoa_r+0x912>
    6cca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6ccc:	9908      	ldr	r1, [sp, #32]
    6cce:	9805      	ldr	r0, [sp, #20]
    6cd0:	f7ff fa42 	bl	6158 <quorem>
    6cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6cd6:	3030      	adds	r0, #48	; 0x30
    6cd8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6cda:	7028      	strb	r0, [r5, #0]
    6cdc:	3501      	adds	r5, #1
    6cde:	0004      	movs	r4, r0
    6ce0:	1aeb      	subs	r3, r5, r3
    6ce2:	429a      	cmp	r2, r3
    6ce4:	dc78      	bgt.n	6dd8 <_dtoa_r+0xb78>
    6ce6:	1e15      	subs	r5, r2, #0
    6ce8:	dc00      	bgt.n	6cec <_dtoa_r+0xa8c>
    6cea:	2501      	movs	r5, #1
    6cec:	2700      	movs	r7, #0
    6cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6cf0:	195d      	adds	r5, r3, r5
    6cf2:	9905      	ldr	r1, [sp, #20]
    6cf4:	2201      	movs	r2, #1
    6cf6:	9804      	ldr	r0, [sp, #16]
    6cf8:	f000 fc70 	bl	75dc <__lshift>
    6cfc:	9908      	ldr	r1, [sp, #32]
    6cfe:	9005      	str	r0, [sp, #20]
    6d00:	f000 fcbd 	bl	767e <__mcmp>
    6d04:	2800      	cmp	r0, #0
    6d06:	dc2f      	bgt.n	6d68 <_dtoa_r+0xb08>
    6d08:	d101      	bne.n	6d0e <_dtoa_r+0xaae>
    6d0a:	07e3      	lsls	r3, r4, #31
    6d0c:	d42c      	bmi.n	6d68 <_dtoa_r+0xb08>
    6d0e:	1e6b      	subs	r3, r5, #1
    6d10:	781a      	ldrb	r2, [r3, #0]
    6d12:	2a30      	cmp	r2, #48	; 0x30
    6d14:	d1b0      	bne.n	6c78 <_dtoa_r+0xa18>
    6d16:	001d      	movs	r5, r3
    6d18:	e7f9      	b.n	6d0e <_dtoa_r+0xaae>
    6d1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d1c:	2b00      	cmp	r3, #0
    6d1e:	db07      	blt.n	6d30 <_dtoa_r+0xad0>
    6d20:	001d      	movs	r5, r3
    6d22:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6d24:	431d      	orrs	r5, r3
    6d26:	d126      	bne.n	6d76 <_dtoa_r+0xb16>
    6d28:	2301      	movs	r3, #1
    6d2a:	9a06      	ldr	r2, [sp, #24]
    6d2c:	4213      	tst	r3, r2
    6d2e:	d122      	bne.n	6d76 <_dtoa_r+0xb16>
    6d30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d32:	2b00      	cmp	r3, #0
    6d34:	dc00      	bgt.n	6d38 <_dtoa_r+0xad8>
    6d36:	e773      	b.n	6c20 <_dtoa_r+0x9c0>
    6d38:	9905      	ldr	r1, [sp, #20]
    6d3a:	2201      	movs	r2, #1
    6d3c:	9804      	ldr	r0, [sp, #16]
    6d3e:	f000 fc4d 	bl	75dc <__lshift>
    6d42:	9908      	ldr	r1, [sp, #32]
    6d44:	9005      	str	r0, [sp, #20]
    6d46:	f000 fc9a 	bl	767e <__mcmp>
    6d4a:	2800      	cmp	r0, #0
    6d4c:	dc04      	bgt.n	6d58 <_dtoa_r+0xaf8>
    6d4e:	d000      	beq.n	6d52 <_dtoa_r+0xaf2>
    6d50:	e766      	b.n	6c20 <_dtoa_r+0x9c0>
    6d52:	07e3      	lsls	r3, r4, #31
    6d54:	d400      	bmi.n	6d58 <_dtoa_r+0xaf8>
    6d56:	e763      	b.n	6c20 <_dtoa_r+0x9c0>
    6d58:	2c39      	cmp	r4, #57	; 0x39
    6d5a:	d000      	beq.n	6d5e <_dtoa_r+0xafe>
    6d5c:	e75e      	b.n	6c1c <_dtoa_r+0x9bc>
    6d5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6d62:	1c5d      	adds	r5, r3, #1
    6d64:	2339      	movs	r3, #57	; 0x39
    6d66:	7013      	strb	r3, [r2, #0]
    6d68:	1e6b      	subs	r3, r5, #1
    6d6a:	781a      	ldrb	r2, [r3, #0]
    6d6c:	2a39      	cmp	r2, #57	; 0x39
    6d6e:	d03b      	beq.n	6de8 <_dtoa_r+0xb88>
    6d70:	3201      	adds	r2, #1
    6d72:	701a      	strb	r2, [r3, #0]
    6d74:	e780      	b.n	6c78 <_dtoa_r+0xa18>
    6d76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d78:	3301      	adds	r3, #1
    6d7a:	930d      	str	r3, [sp, #52]	; 0x34
    6d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d7e:	2b00      	cmp	r3, #0
    6d80:	dd05      	ble.n	6d8e <_dtoa_r+0xb2e>
    6d82:	2c39      	cmp	r4, #57	; 0x39
    6d84:	d0eb      	beq.n	6d5e <_dtoa_r+0xafe>
    6d86:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6d88:	3401      	adds	r4, #1
    6d8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d8c:	e74a      	b.n	6c24 <_dtoa_r+0x9c4>
    6d8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6d92:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6d94:	701c      	strb	r4, [r3, #0]
    6d96:	4293      	cmp	r3, r2
    6d98:	d0ab      	beq.n	6cf2 <_dtoa_r+0xa92>
    6d9a:	2300      	movs	r3, #0
    6d9c:	220a      	movs	r2, #10
    6d9e:	9905      	ldr	r1, [sp, #20]
    6da0:	9804      	ldr	r0, [sp, #16]
    6da2:	f000 faab 	bl	72fc <__multadd>
    6da6:	2300      	movs	r3, #0
    6da8:	9005      	str	r0, [sp, #20]
    6daa:	220a      	movs	r2, #10
    6dac:	0039      	movs	r1, r7
    6dae:	9804      	ldr	r0, [sp, #16]
    6db0:	42b7      	cmp	r7, r6
    6db2:	d106      	bne.n	6dc2 <_dtoa_r+0xb62>
    6db4:	f000 faa2 	bl	72fc <__multadd>
    6db8:	0007      	movs	r7, r0
    6dba:	0006      	movs	r6, r0
    6dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6dbe:	930b      	str	r3, [sp, #44]	; 0x2c
    6dc0:	e6fc      	b.n	6bbc <_dtoa_r+0x95c>
    6dc2:	f000 fa9b 	bl	72fc <__multadd>
    6dc6:	0031      	movs	r1, r6
    6dc8:	0007      	movs	r7, r0
    6dca:	2300      	movs	r3, #0
    6dcc:	220a      	movs	r2, #10
    6dce:	9804      	ldr	r0, [sp, #16]
    6dd0:	f000 fa94 	bl	72fc <__multadd>
    6dd4:	0006      	movs	r6, r0
    6dd6:	e7f1      	b.n	6dbc <_dtoa_r+0xb5c>
    6dd8:	2300      	movs	r3, #0
    6dda:	220a      	movs	r2, #10
    6ddc:	9905      	ldr	r1, [sp, #20]
    6dde:	9804      	ldr	r0, [sp, #16]
    6de0:	f000 fa8c 	bl	72fc <__multadd>
    6de4:	9005      	str	r0, [sp, #20]
    6de6:	e771      	b.n	6ccc <_dtoa_r+0xa6c>
    6de8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6dea:	429a      	cmp	r2, r3
    6dec:	d105      	bne.n	6dfa <_dtoa_r+0xb9a>
    6dee:	9b03      	ldr	r3, [sp, #12]
    6df0:	3301      	adds	r3, #1
    6df2:	9303      	str	r3, [sp, #12]
    6df4:	2331      	movs	r3, #49	; 0x31
    6df6:	7013      	strb	r3, [r2, #0]
    6df8:	e73e      	b.n	6c78 <_dtoa_r+0xa18>
    6dfa:	001d      	movs	r5, r3
    6dfc:	e7b4      	b.n	6d68 <_dtoa_r+0xb08>
    6dfe:	4b0a      	ldr	r3, [pc, #40]	; (6e28 <_dtoa_r+0xbc8>)
    6e00:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6e02:	930a      	str	r3, [sp, #40]	; 0x28
    6e04:	4b09      	ldr	r3, [pc, #36]	; (6e2c <_dtoa_r+0xbcc>)
    6e06:	2a00      	cmp	r2, #0
    6e08:	d001      	beq.n	6e0e <_dtoa_r+0xbae>
    6e0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6e0c:	6013      	str	r3, [r2, #0]
    6e0e:	980a      	ldr	r0, [sp, #40]	; 0x28
    6e10:	b01d      	add	sp, #116	; 0x74
    6e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6e16:	2b00      	cmp	r3, #0
    6e18:	dd00      	ble.n	6e1c <_dtoa_r+0xbbc>
    6e1a:	e756      	b.n	6cca <_dtoa_r+0xa6a>
    6e1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6e1e:	2b02      	cmp	r3, #2
    6e20:	dc00      	bgt.n	6e24 <_dtoa_r+0xbc4>
    6e22:	e752      	b.n	6cca <_dtoa_r+0xa6a>
    6e24:	e713      	b.n	6c4e <_dtoa_r+0x9ee>
    6e26:	46c0      	nop			; (mov r8, r8)
    6e28:	0000abb8 	.word	0x0000abb8
    6e2c:	0000abc0 	.word	0x0000abc0

00006e30 <__sflush_r>:
    6e30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6e32:	898a      	ldrh	r2, [r1, #12]
    6e34:	0005      	movs	r5, r0
    6e36:	000c      	movs	r4, r1
    6e38:	0713      	lsls	r3, r2, #28
    6e3a:	d460      	bmi.n	6efe <__sflush_r+0xce>
    6e3c:	684b      	ldr	r3, [r1, #4]
    6e3e:	2b00      	cmp	r3, #0
    6e40:	dc04      	bgt.n	6e4c <__sflush_r+0x1c>
    6e42:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6e44:	2b00      	cmp	r3, #0
    6e46:	dc01      	bgt.n	6e4c <__sflush_r+0x1c>
    6e48:	2000      	movs	r0, #0
    6e4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6e4c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6e4e:	2f00      	cmp	r7, #0
    6e50:	d0fa      	beq.n	6e48 <__sflush_r+0x18>
    6e52:	2300      	movs	r3, #0
    6e54:	682e      	ldr	r6, [r5, #0]
    6e56:	602b      	str	r3, [r5, #0]
    6e58:	2380      	movs	r3, #128	; 0x80
    6e5a:	015b      	lsls	r3, r3, #5
    6e5c:	401a      	ands	r2, r3
    6e5e:	d034      	beq.n	6eca <__sflush_r+0x9a>
    6e60:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6e62:	89a3      	ldrh	r3, [r4, #12]
    6e64:	075b      	lsls	r3, r3, #29
    6e66:	d506      	bpl.n	6e76 <__sflush_r+0x46>
    6e68:	6863      	ldr	r3, [r4, #4]
    6e6a:	1ac0      	subs	r0, r0, r3
    6e6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6e6e:	2b00      	cmp	r3, #0
    6e70:	d001      	beq.n	6e76 <__sflush_r+0x46>
    6e72:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6e74:	1ac0      	subs	r0, r0, r3
    6e76:	0002      	movs	r2, r0
    6e78:	6a21      	ldr	r1, [r4, #32]
    6e7a:	2300      	movs	r3, #0
    6e7c:	0028      	movs	r0, r5
    6e7e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6e80:	47b8      	blx	r7
    6e82:	89a1      	ldrh	r1, [r4, #12]
    6e84:	1c43      	adds	r3, r0, #1
    6e86:	d106      	bne.n	6e96 <__sflush_r+0x66>
    6e88:	682b      	ldr	r3, [r5, #0]
    6e8a:	2b1d      	cmp	r3, #29
    6e8c:	d831      	bhi.n	6ef2 <__sflush_r+0xc2>
    6e8e:	4a2c      	ldr	r2, [pc, #176]	; (6f40 <__sflush_r+0x110>)
    6e90:	40da      	lsrs	r2, r3
    6e92:	07d3      	lsls	r3, r2, #31
    6e94:	d52d      	bpl.n	6ef2 <__sflush_r+0xc2>
    6e96:	2300      	movs	r3, #0
    6e98:	6063      	str	r3, [r4, #4]
    6e9a:	6923      	ldr	r3, [r4, #16]
    6e9c:	6023      	str	r3, [r4, #0]
    6e9e:	04cb      	lsls	r3, r1, #19
    6ea0:	d505      	bpl.n	6eae <__sflush_r+0x7e>
    6ea2:	1c43      	adds	r3, r0, #1
    6ea4:	d102      	bne.n	6eac <__sflush_r+0x7c>
    6ea6:	682b      	ldr	r3, [r5, #0]
    6ea8:	2b00      	cmp	r3, #0
    6eaa:	d100      	bne.n	6eae <__sflush_r+0x7e>
    6eac:	6560      	str	r0, [r4, #84]	; 0x54
    6eae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6eb0:	602e      	str	r6, [r5, #0]
    6eb2:	2900      	cmp	r1, #0
    6eb4:	d0c8      	beq.n	6e48 <__sflush_r+0x18>
    6eb6:	0023      	movs	r3, r4
    6eb8:	3344      	adds	r3, #68	; 0x44
    6eba:	4299      	cmp	r1, r3
    6ebc:	d002      	beq.n	6ec4 <__sflush_r+0x94>
    6ebe:	0028      	movs	r0, r5
    6ec0:	f000 fcbc 	bl	783c <_free_r>
    6ec4:	2000      	movs	r0, #0
    6ec6:	6360      	str	r0, [r4, #52]	; 0x34
    6ec8:	e7bf      	b.n	6e4a <__sflush_r+0x1a>
    6eca:	2301      	movs	r3, #1
    6ecc:	6a21      	ldr	r1, [r4, #32]
    6ece:	0028      	movs	r0, r5
    6ed0:	47b8      	blx	r7
    6ed2:	1c43      	adds	r3, r0, #1
    6ed4:	d1c5      	bne.n	6e62 <__sflush_r+0x32>
    6ed6:	682b      	ldr	r3, [r5, #0]
    6ed8:	2b00      	cmp	r3, #0
    6eda:	d0c2      	beq.n	6e62 <__sflush_r+0x32>
    6edc:	2b1d      	cmp	r3, #29
    6ede:	d001      	beq.n	6ee4 <__sflush_r+0xb4>
    6ee0:	2b16      	cmp	r3, #22
    6ee2:	d101      	bne.n	6ee8 <__sflush_r+0xb8>
    6ee4:	602e      	str	r6, [r5, #0]
    6ee6:	e7af      	b.n	6e48 <__sflush_r+0x18>
    6ee8:	2340      	movs	r3, #64	; 0x40
    6eea:	89a2      	ldrh	r2, [r4, #12]
    6eec:	4313      	orrs	r3, r2
    6eee:	81a3      	strh	r3, [r4, #12]
    6ef0:	e7ab      	b.n	6e4a <__sflush_r+0x1a>
    6ef2:	2340      	movs	r3, #64	; 0x40
    6ef4:	430b      	orrs	r3, r1
    6ef6:	2001      	movs	r0, #1
    6ef8:	81a3      	strh	r3, [r4, #12]
    6efa:	4240      	negs	r0, r0
    6efc:	e7a5      	b.n	6e4a <__sflush_r+0x1a>
    6efe:	690f      	ldr	r7, [r1, #16]
    6f00:	2f00      	cmp	r7, #0
    6f02:	d0a1      	beq.n	6e48 <__sflush_r+0x18>
    6f04:	680b      	ldr	r3, [r1, #0]
    6f06:	600f      	str	r7, [r1, #0]
    6f08:	1bdb      	subs	r3, r3, r7
    6f0a:	9301      	str	r3, [sp, #4]
    6f0c:	2300      	movs	r3, #0
    6f0e:	0792      	lsls	r2, r2, #30
    6f10:	d100      	bne.n	6f14 <__sflush_r+0xe4>
    6f12:	694b      	ldr	r3, [r1, #20]
    6f14:	60a3      	str	r3, [r4, #8]
    6f16:	9b01      	ldr	r3, [sp, #4]
    6f18:	2b00      	cmp	r3, #0
    6f1a:	dc00      	bgt.n	6f1e <__sflush_r+0xee>
    6f1c:	e794      	b.n	6e48 <__sflush_r+0x18>
    6f1e:	9b01      	ldr	r3, [sp, #4]
    6f20:	003a      	movs	r2, r7
    6f22:	6a21      	ldr	r1, [r4, #32]
    6f24:	0028      	movs	r0, r5
    6f26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6f28:	47b0      	blx	r6
    6f2a:	2800      	cmp	r0, #0
    6f2c:	dc03      	bgt.n	6f36 <__sflush_r+0x106>
    6f2e:	2340      	movs	r3, #64	; 0x40
    6f30:	89a2      	ldrh	r2, [r4, #12]
    6f32:	4313      	orrs	r3, r2
    6f34:	e7df      	b.n	6ef6 <__sflush_r+0xc6>
    6f36:	9b01      	ldr	r3, [sp, #4]
    6f38:	183f      	adds	r7, r7, r0
    6f3a:	1a1b      	subs	r3, r3, r0
    6f3c:	9301      	str	r3, [sp, #4]
    6f3e:	e7ea      	b.n	6f16 <__sflush_r+0xe6>
    6f40:	20400001 	.word	0x20400001

00006f44 <_fflush_r>:
    6f44:	690b      	ldr	r3, [r1, #16]
    6f46:	b570      	push	{r4, r5, r6, lr}
    6f48:	0005      	movs	r5, r0
    6f4a:	000c      	movs	r4, r1
    6f4c:	2b00      	cmp	r3, #0
    6f4e:	d101      	bne.n	6f54 <_fflush_r+0x10>
    6f50:	2000      	movs	r0, #0
    6f52:	bd70      	pop	{r4, r5, r6, pc}
    6f54:	2800      	cmp	r0, #0
    6f56:	d004      	beq.n	6f62 <_fflush_r+0x1e>
    6f58:	6983      	ldr	r3, [r0, #24]
    6f5a:	2b00      	cmp	r3, #0
    6f5c:	d101      	bne.n	6f62 <_fflush_r+0x1e>
    6f5e:	f000 f85f 	bl	7020 <__sinit>
    6f62:	4b0b      	ldr	r3, [pc, #44]	; (6f90 <_fflush_r+0x4c>)
    6f64:	429c      	cmp	r4, r3
    6f66:	d109      	bne.n	6f7c <_fflush_r+0x38>
    6f68:	686c      	ldr	r4, [r5, #4]
    6f6a:	220c      	movs	r2, #12
    6f6c:	5ea3      	ldrsh	r3, [r4, r2]
    6f6e:	2b00      	cmp	r3, #0
    6f70:	d0ee      	beq.n	6f50 <_fflush_r+0xc>
    6f72:	0021      	movs	r1, r4
    6f74:	0028      	movs	r0, r5
    6f76:	f7ff ff5b 	bl	6e30 <__sflush_r>
    6f7a:	e7ea      	b.n	6f52 <_fflush_r+0xe>
    6f7c:	4b05      	ldr	r3, [pc, #20]	; (6f94 <_fflush_r+0x50>)
    6f7e:	429c      	cmp	r4, r3
    6f80:	d101      	bne.n	6f86 <_fflush_r+0x42>
    6f82:	68ac      	ldr	r4, [r5, #8]
    6f84:	e7f1      	b.n	6f6a <_fflush_r+0x26>
    6f86:	4b04      	ldr	r3, [pc, #16]	; (6f98 <_fflush_r+0x54>)
    6f88:	429c      	cmp	r4, r3
    6f8a:	d1ee      	bne.n	6f6a <_fflush_r+0x26>
    6f8c:	68ec      	ldr	r4, [r5, #12]
    6f8e:	e7ec      	b.n	6f6a <_fflush_r+0x26>
    6f90:	0000abe8 	.word	0x0000abe8
    6f94:	0000ac08 	.word	0x0000ac08
    6f98:	0000abc8 	.word	0x0000abc8

00006f9c <_cleanup_r>:
    6f9c:	b510      	push	{r4, lr}
    6f9e:	4902      	ldr	r1, [pc, #8]	; (6fa8 <_cleanup_r+0xc>)
    6fa0:	f000 f8b2 	bl	7108 <_fwalk_reent>
    6fa4:	bd10      	pop	{r4, pc}
    6fa6:	46c0      	nop			; (mov r8, r8)
    6fa8:	00006f45 	.word	0x00006f45

00006fac <std.isra.0>:
    6fac:	2300      	movs	r3, #0
    6fae:	b510      	push	{r4, lr}
    6fb0:	0004      	movs	r4, r0
    6fb2:	6003      	str	r3, [r0, #0]
    6fb4:	6043      	str	r3, [r0, #4]
    6fb6:	6083      	str	r3, [r0, #8]
    6fb8:	8181      	strh	r1, [r0, #12]
    6fba:	6643      	str	r3, [r0, #100]	; 0x64
    6fbc:	81c2      	strh	r2, [r0, #14]
    6fbe:	6103      	str	r3, [r0, #16]
    6fc0:	6143      	str	r3, [r0, #20]
    6fc2:	6183      	str	r3, [r0, #24]
    6fc4:	0019      	movs	r1, r3
    6fc6:	2208      	movs	r2, #8
    6fc8:	305c      	adds	r0, #92	; 0x5c
    6fca:	f7fe f9ee 	bl	53aa <memset>
    6fce:	4b05      	ldr	r3, [pc, #20]	; (6fe4 <std.isra.0+0x38>)
    6fd0:	6224      	str	r4, [r4, #32]
    6fd2:	6263      	str	r3, [r4, #36]	; 0x24
    6fd4:	4b04      	ldr	r3, [pc, #16]	; (6fe8 <std.isra.0+0x3c>)
    6fd6:	62a3      	str	r3, [r4, #40]	; 0x28
    6fd8:	4b04      	ldr	r3, [pc, #16]	; (6fec <std.isra.0+0x40>)
    6fda:	62e3      	str	r3, [r4, #44]	; 0x2c
    6fdc:	4b04      	ldr	r3, [pc, #16]	; (6ff0 <std.isra.0+0x44>)
    6fde:	6323      	str	r3, [r4, #48]	; 0x30
    6fe0:	bd10      	pop	{r4, pc}
    6fe2:	46c0      	nop			; (mov r8, r8)
    6fe4:	00007ca5 	.word	0x00007ca5
    6fe8:	00007ccd 	.word	0x00007ccd
    6fec:	00007d05 	.word	0x00007d05
    6ff0:	00007d31 	.word	0x00007d31

00006ff4 <__sfmoreglue>:
    6ff4:	b570      	push	{r4, r5, r6, lr}
    6ff6:	2568      	movs	r5, #104	; 0x68
    6ff8:	1e4a      	subs	r2, r1, #1
    6ffa:	4355      	muls	r5, r2
    6ffc:	000e      	movs	r6, r1
    6ffe:	0029      	movs	r1, r5
    7000:	3174      	adds	r1, #116	; 0x74
    7002:	f000 fc65 	bl	78d0 <_malloc_r>
    7006:	1e04      	subs	r4, r0, #0
    7008:	d008      	beq.n	701c <__sfmoreglue+0x28>
    700a:	2100      	movs	r1, #0
    700c:	002a      	movs	r2, r5
    700e:	6001      	str	r1, [r0, #0]
    7010:	6046      	str	r6, [r0, #4]
    7012:	300c      	adds	r0, #12
    7014:	60a0      	str	r0, [r4, #8]
    7016:	3268      	adds	r2, #104	; 0x68
    7018:	f7fe f9c7 	bl	53aa <memset>
    701c:	0020      	movs	r0, r4
    701e:	bd70      	pop	{r4, r5, r6, pc}

00007020 <__sinit>:
    7020:	6983      	ldr	r3, [r0, #24]
    7022:	b513      	push	{r0, r1, r4, lr}
    7024:	0004      	movs	r4, r0
    7026:	2b00      	cmp	r3, #0
    7028:	d128      	bne.n	707c <__sinit+0x5c>
    702a:	6483      	str	r3, [r0, #72]	; 0x48
    702c:	64c3      	str	r3, [r0, #76]	; 0x4c
    702e:	6503      	str	r3, [r0, #80]	; 0x50
    7030:	4b13      	ldr	r3, [pc, #76]	; (7080 <__sinit+0x60>)
    7032:	4a14      	ldr	r2, [pc, #80]	; (7084 <__sinit+0x64>)
    7034:	681b      	ldr	r3, [r3, #0]
    7036:	6282      	str	r2, [r0, #40]	; 0x28
    7038:	9301      	str	r3, [sp, #4]
    703a:	4298      	cmp	r0, r3
    703c:	d101      	bne.n	7042 <__sinit+0x22>
    703e:	2301      	movs	r3, #1
    7040:	6183      	str	r3, [r0, #24]
    7042:	0020      	movs	r0, r4
    7044:	f000 f820 	bl	7088 <__sfp>
    7048:	6060      	str	r0, [r4, #4]
    704a:	0020      	movs	r0, r4
    704c:	f000 f81c 	bl	7088 <__sfp>
    7050:	60a0      	str	r0, [r4, #8]
    7052:	0020      	movs	r0, r4
    7054:	f000 f818 	bl	7088 <__sfp>
    7058:	2200      	movs	r2, #0
    705a:	60e0      	str	r0, [r4, #12]
    705c:	2104      	movs	r1, #4
    705e:	6860      	ldr	r0, [r4, #4]
    7060:	f7ff ffa4 	bl	6fac <std.isra.0>
    7064:	2201      	movs	r2, #1
    7066:	2109      	movs	r1, #9
    7068:	68a0      	ldr	r0, [r4, #8]
    706a:	f7ff ff9f 	bl	6fac <std.isra.0>
    706e:	2202      	movs	r2, #2
    7070:	2112      	movs	r1, #18
    7072:	68e0      	ldr	r0, [r4, #12]
    7074:	f7ff ff9a 	bl	6fac <std.isra.0>
    7078:	2301      	movs	r3, #1
    707a:	61a3      	str	r3, [r4, #24]
    707c:	bd13      	pop	{r0, r1, r4, pc}
    707e:	46c0      	nop			; (mov r8, r8)
    7080:	0000ab80 	.word	0x0000ab80
    7084:	00006f9d 	.word	0x00006f9d

00007088 <__sfp>:
    7088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    708a:	4b1e      	ldr	r3, [pc, #120]	; (7104 <__sfp+0x7c>)
    708c:	0007      	movs	r7, r0
    708e:	681e      	ldr	r6, [r3, #0]
    7090:	69b3      	ldr	r3, [r6, #24]
    7092:	2b00      	cmp	r3, #0
    7094:	d102      	bne.n	709c <__sfp+0x14>
    7096:	0030      	movs	r0, r6
    7098:	f7ff ffc2 	bl	7020 <__sinit>
    709c:	3648      	adds	r6, #72	; 0x48
    709e:	68b4      	ldr	r4, [r6, #8]
    70a0:	6873      	ldr	r3, [r6, #4]
    70a2:	3b01      	subs	r3, #1
    70a4:	d504      	bpl.n	70b0 <__sfp+0x28>
    70a6:	6833      	ldr	r3, [r6, #0]
    70a8:	2b00      	cmp	r3, #0
    70aa:	d007      	beq.n	70bc <__sfp+0x34>
    70ac:	6836      	ldr	r6, [r6, #0]
    70ae:	e7f6      	b.n	709e <__sfp+0x16>
    70b0:	220c      	movs	r2, #12
    70b2:	5ea5      	ldrsh	r5, [r4, r2]
    70b4:	2d00      	cmp	r5, #0
    70b6:	d00d      	beq.n	70d4 <__sfp+0x4c>
    70b8:	3468      	adds	r4, #104	; 0x68
    70ba:	e7f2      	b.n	70a2 <__sfp+0x1a>
    70bc:	2104      	movs	r1, #4
    70be:	0038      	movs	r0, r7
    70c0:	f7ff ff98 	bl	6ff4 <__sfmoreglue>
    70c4:	6030      	str	r0, [r6, #0]
    70c6:	2800      	cmp	r0, #0
    70c8:	d1f0      	bne.n	70ac <__sfp+0x24>
    70ca:	230c      	movs	r3, #12
    70cc:	0004      	movs	r4, r0
    70ce:	603b      	str	r3, [r7, #0]
    70d0:	0020      	movs	r0, r4
    70d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    70d4:	2301      	movs	r3, #1
    70d6:	0020      	movs	r0, r4
    70d8:	425b      	negs	r3, r3
    70da:	81e3      	strh	r3, [r4, #14]
    70dc:	3302      	adds	r3, #2
    70de:	81a3      	strh	r3, [r4, #12]
    70e0:	6665      	str	r5, [r4, #100]	; 0x64
    70e2:	6025      	str	r5, [r4, #0]
    70e4:	60a5      	str	r5, [r4, #8]
    70e6:	6065      	str	r5, [r4, #4]
    70e8:	6125      	str	r5, [r4, #16]
    70ea:	6165      	str	r5, [r4, #20]
    70ec:	61a5      	str	r5, [r4, #24]
    70ee:	2208      	movs	r2, #8
    70f0:	0029      	movs	r1, r5
    70f2:	305c      	adds	r0, #92	; 0x5c
    70f4:	f7fe f959 	bl	53aa <memset>
    70f8:	6365      	str	r5, [r4, #52]	; 0x34
    70fa:	63a5      	str	r5, [r4, #56]	; 0x38
    70fc:	64a5      	str	r5, [r4, #72]	; 0x48
    70fe:	64e5      	str	r5, [r4, #76]	; 0x4c
    7100:	e7e6      	b.n	70d0 <__sfp+0x48>
    7102:	46c0      	nop			; (mov r8, r8)
    7104:	0000ab80 	.word	0x0000ab80

00007108 <_fwalk_reent>:
    7108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    710a:	0004      	movs	r4, r0
    710c:	0007      	movs	r7, r0
    710e:	2600      	movs	r6, #0
    7110:	9101      	str	r1, [sp, #4]
    7112:	3448      	adds	r4, #72	; 0x48
    7114:	2c00      	cmp	r4, #0
    7116:	d101      	bne.n	711c <_fwalk_reent+0x14>
    7118:	0030      	movs	r0, r6
    711a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    711c:	6863      	ldr	r3, [r4, #4]
    711e:	68a5      	ldr	r5, [r4, #8]
    7120:	9300      	str	r3, [sp, #0]
    7122:	9b00      	ldr	r3, [sp, #0]
    7124:	3b01      	subs	r3, #1
    7126:	9300      	str	r3, [sp, #0]
    7128:	d501      	bpl.n	712e <_fwalk_reent+0x26>
    712a:	6824      	ldr	r4, [r4, #0]
    712c:	e7f2      	b.n	7114 <_fwalk_reent+0xc>
    712e:	89ab      	ldrh	r3, [r5, #12]
    7130:	2b01      	cmp	r3, #1
    7132:	d908      	bls.n	7146 <_fwalk_reent+0x3e>
    7134:	220e      	movs	r2, #14
    7136:	5eab      	ldrsh	r3, [r5, r2]
    7138:	3301      	adds	r3, #1
    713a:	d004      	beq.n	7146 <_fwalk_reent+0x3e>
    713c:	0029      	movs	r1, r5
    713e:	0038      	movs	r0, r7
    7140:	9b01      	ldr	r3, [sp, #4]
    7142:	4798      	blx	r3
    7144:	4306      	orrs	r6, r0
    7146:	3568      	adds	r5, #104	; 0x68
    7148:	e7eb      	b.n	7122 <_fwalk_reent+0x1a>
	...

0000714c <_localeconv_r>:
    714c:	4b03      	ldr	r3, [pc, #12]	; (715c <_localeconv_r+0x10>)
    714e:	681b      	ldr	r3, [r3, #0]
    7150:	6a18      	ldr	r0, [r3, #32]
    7152:	2800      	cmp	r0, #0
    7154:	d100      	bne.n	7158 <_localeconv_r+0xc>
    7156:	4802      	ldr	r0, [pc, #8]	; (7160 <_localeconv_r+0x14>)
    7158:	30f0      	adds	r0, #240	; 0xf0
    715a:	4770      	bx	lr
    715c:	2000000c 	.word	0x2000000c
    7160:	20000070 	.word	0x20000070

00007164 <__swhatbuf_r>:
    7164:	b570      	push	{r4, r5, r6, lr}
    7166:	000e      	movs	r6, r1
    7168:	001d      	movs	r5, r3
    716a:	230e      	movs	r3, #14
    716c:	5ec9      	ldrsh	r1, [r1, r3]
    716e:	b090      	sub	sp, #64	; 0x40
    7170:	0014      	movs	r4, r2
    7172:	2900      	cmp	r1, #0
    7174:	da07      	bge.n	7186 <__swhatbuf_r+0x22>
    7176:	2300      	movs	r3, #0
    7178:	602b      	str	r3, [r5, #0]
    717a:	89b3      	ldrh	r3, [r6, #12]
    717c:	061b      	lsls	r3, r3, #24
    717e:	d411      	bmi.n	71a4 <__swhatbuf_r+0x40>
    7180:	2380      	movs	r3, #128	; 0x80
    7182:	00db      	lsls	r3, r3, #3
    7184:	e00f      	b.n	71a6 <__swhatbuf_r+0x42>
    7186:	aa01      	add	r2, sp, #4
    7188:	f000 fdfe 	bl	7d88 <_fstat_r>
    718c:	2800      	cmp	r0, #0
    718e:	dbf2      	blt.n	7176 <__swhatbuf_r+0x12>
    7190:	22f0      	movs	r2, #240	; 0xf0
    7192:	9b02      	ldr	r3, [sp, #8]
    7194:	0212      	lsls	r2, r2, #8
    7196:	4013      	ands	r3, r2
    7198:	4a05      	ldr	r2, [pc, #20]	; (71b0 <__swhatbuf_r+0x4c>)
    719a:	189b      	adds	r3, r3, r2
    719c:	425a      	negs	r2, r3
    719e:	4153      	adcs	r3, r2
    71a0:	602b      	str	r3, [r5, #0]
    71a2:	e7ed      	b.n	7180 <__swhatbuf_r+0x1c>
    71a4:	2340      	movs	r3, #64	; 0x40
    71a6:	2000      	movs	r0, #0
    71a8:	6023      	str	r3, [r4, #0]
    71aa:	b010      	add	sp, #64	; 0x40
    71ac:	bd70      	pop	{r4, r5, r6, pc}
    71ae:	46c0      	nop			; (mov r8, r8)
    71b0:	ffffe000 	.word	0xffffe000

000071b4 <__smakebuf_r>:
    71b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    71b6:	2602      	movs	r6, #2
    71b8:	898b      	ldrh	r3, [r1, #12]
    71ba:	0005      	movs	r5, r0
    71bc:	000c      	movs	r4, r1
    71be:	4233      	tst	r3, r6
    71c0:	d006      	beq.n	71d0 <__smakebuf_r+0x1c>
    71c2:	0023      	movs	r3, r4
    71c4:	3347      	adds	r3, #71	; 0x47
    71c6:	6023      	str	r3, [r4, #0]
    71c8:	6123      	str	r3, [r4, #16]
    71ca:	2301      	movs	r3, #1
    71cc:	6163      	str	r3, [r4, #20]
    71ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    71d0:	ab01      	add	r3, sp, #4
    71d2:	466a      	mov	r2, sp
    71d4:	f7ff ffc6 	bl	7164 <__swhatbuf_r>
    71d8:	9900      	ldr	r1, [sp, #0]
    71da:	0007      	movs	r7, r0
    71dc:	0028      	movs	r0, r5
    71de:	f000 fb77 	bl	78d0 <_malloc_r>
    71e2:	2800      	cmp	r0, #0
    71e4:	d106      	bne.n	71f4 <__smakebuf_r+0x40>
    71e6:	220c      	movs	r2, #12
    71e8:	5ea3      	ldrsh	r3, [r4, r2]
    71ea:	059a      	lsls	r2, r3, #22
    71ec:	d4ef      	bmi.n	71ce <__smakebuf_r+0x1a>
    71ee:	431e      	orrs	r6, r3
    71f0:	81a6      	strh	r6, [r4, #12]
    71f2:	e7e6      	b.n	71c2 <__smakebuf_r+0xe>
    71f4:	4b0d      	ldr	r3, [pc, #52]	; (722c <__smakebuf_r+0x78>)
    71f6:	62ab      	str	r3, [r5, #40]	; 0x28
    71f8:	2380      	movs	r3, #128	; 0x80
    71fa:	89a2      	ldrh	r2, [r4, #12]
    71fc:	6020      	str	r0, [r4, #0]
    71fe:	4313      	orrs	r3, r2
    7200:	81a3      	strh	r3, [r4, #12]
    7202:	9b00      	ldr	r3, [sp, #0]
    7204:	6120      	str	r0, [r4, #16]
    7206:	6163      	str	r3, [r4, #20]
    7208:	9b01      	ldr	r3, [sp, #4]
    720a:	2b00      	cmp	r3, #0
    720c:	d00a      	beq.n	7224 <__smakebuf_r+0x70>
    720e:	230e      	movs	r3, #14
    7210:	5ee1      	ldrsh	r1, [r4, r3]
    7212:	0028      	movs	r0, r5
    7214:	f000 fdca 	bl	7dac <_isatty_r>
    7218:	2800      	cmp	r0, #0
    721a:	d003      	beq.n	7224 <__smakebuf_r+0x70>
    721c:	2301      	movs	r3, #1
    721e:	89a2      	ldrh	r2, [r4, #12]
    7220:	4313      	orrs	r3, r2
    7222:	81a3      	strh	r3, [r4, #12]
    7224:	89a0      	ldrh	r0, [r4, #12]
    7226:	4338      	orrs	r0, r7
    7228:	81a0      	strh	r0, [r4, #12]
    722a:	e7d0      	b.n	71ce <__smakebuf_r+0x1a>
    722c:	00006f9d 	.word	0x00006f9d

00007230 <malloc>:
    7230:	b510      	push	{r4, lr}
    7232:	4b03      	ldr	r3, [pc, #12]	; (7240 <malloc+0x10>)
    7234:	0001      	movs	r1, r0
    7236:	6818      	ldr	r0, [r3, #0]
    7238:	f000 fb4a 	bl	78d0 <_malloc_r>
    723c:	bd10      	pop	{r4, pc}
    723e:	46c0      	nop			; (mov r8, r8)
    7240:	2000000c 	.word	0x2000000c

00007244 <memchr>:
    7244:	b2c9      	uxtb	r1, r1
    7246:	1882      	adds	r2, r0, r2
    7248:	4290      	cmp	r0, r2
    724a:	d101      	bne.n	7250 <memchr+0xc>
    724c:	2000      	movs	r0, #0
    724e:	4770      	bx	lr
    7250:	7803      	ldrb	r3, [r0, #0]
    7252:	428b      	cmp	r3, r1
    7254:	d0fb      	beq.n	724e <memchr+0xa>
    7256:	3001      	adds	r0, #1
    7258:	e7f6      	b.n	7248 <memchr+0x4>

0000725a <_Balloc>:
    725a:	b570      	push	{r4, r5, r6, lr}
    725c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    725e:	0004      	movs	r4, r0
    7260:	000d      	movs	r5, r1
    7262:	2e00      	cmp	r6, #0
    7264:	d107      	bne.n	7276 <_Balloc+0x1c>
    7266:	2010      	movs	r0, #16
    7268:	f7ff ffe2 	bl	7230 <malloc>
    726c:	6260      	str	r0, [r4, #36]	; 0x24
    726e:	6046      	str	r6, [r0, #4]
    7270:	6086      	str	r6, [r0, #8]
    7272:	6006      	str	r6, [r0, #0]
    7274:	60c6      	str	r6, [r0, #12]
    7276:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7278:	68f3      	ldr	r3, [r6, #12]
    727a:	2b00      	cmp	r3, #0
    727c:	d013      	beq.n	72a6 <_Balloc+0x4c>
    727e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7280:	00aa      	lsls	r2, r5, #2
    7282:	68db      	ldr	r3, [r3, #12]
    7284:	189b      	adds	r3, r3, r2
    7286:	6818      	ldr	r0, [r3, #0]
    7288:	2800      	cmp	r0, #0
    728a:	d118      	bne.n	72be <_Balloc+0x64>
    728c:	2101      	movs	r1, #1
    728e:	000e      	movs	r6, r1
    7290:	40ae      	lsls	r6, r5
    7292:	1d72      	adds	r2, r6, #5
    7294:	0092      	lsls	r2, r2, #2
    7296:	0020      	movs	r0, r4
    7298:	f000 fac2 	bl	7820 <_calloc_r>
    729c:	2800      	cmp	r0, #0
    729e:	d00c      	beq.n	72ba <_Balloc+0x60>
    72a0:	6045      	str	r5, [r0, #4]
    72a2:	6086      	str	r6, [r0, #8]
    72a4:	e00d      	b.n	72c2 <_Balloc+0x68>
    72a6:	2221      	movs	r2, #33	; 0x21
    72a8:	2104      	movs	r1, #4
    72aa:	0020      	movs	r0, r4
    72ac:	f000 fab8 	bl	7820 <_calloc_r>
    72b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    72b2:	60f0      	str	r0, [r6, #12]
    72b4:	68db      	ldr	r3, [r3, #12]
    72b6:	2b00      	cmp	r3, #0
    72b8:	d1e1      	bne.n	727e <_Balloc+0x24>
    72ba:	2000      	movs	r0, #0
    72bc:	bd70      	pop	{r4, r5, r6, pc}
    72be:	6802      	ldr	r2, [r0, #0]
    72c0:	601a      	str	r2, [r3, #0]
    72c2:	2300      	movs	r3, #0
    72c4:	6103      	str	r3, [r0, #16]
    72c6:	60c3      	str	r3, [r0, #12]
    72c8:	e7f8      	b.n	72bc <_Balloc+0x62>

000072ca <_Bfree>:
    72ca:	b570      	push	{r4, r5, r6, lr}
    72cc:	6a44      	ldr	r4, [r0, #36]	; 0x24
    72ce:	0006      	movs	r6, r0
    72d0:	000d      	movs	r5, r1
    72d2:	2c00      	cmp	r4, #0
    72d4:	d107      	bne.n	72e6 <_Bfree+0x1c>
    72d6:	2010      	movs	r0, #16
    72d8:	f7ff ffaa 	bl	7230 <malloc>
    72dc:	6270      	str	r0, [r6, #36]	; 0x24
    72de:	6044      	str	r4, [r0, #4]
    72e0:	6084      	str	r4, [r0, #8]
    72e2:	6004      	str	r4, [r0, #0]
    72e4:	60c4      	str	r4, [r0, #12]
    72e6:	2d00      	cmp	r5, #0
    72e8:	d007      	beq.n	72fa <_Bfree+0x30>
    72ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
    72ec:	686a      	ldr	r2, [r5, #4]
    72ee:	68db      	ldr	r3, [r3, #12]
    72f0:	0092      	lsls	r2, r2, #2
    72f2:	189b      	adds	r3, r3, r2
    72f4:	681a      	ldr	r2, [r3, #0]
    72f6:	602a      	str	r2, [r5, #0]
    72f8:	601d      	str	r5, [r3, #0]
    72fa:	bd70      	pop	{r4, r5, r6, pc}

000072fc <__multadd>:
    72fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    72fe:	001e      	movs	r6, r3
    7300:	2314      	movs	r3, #20
    7302:	469c      	mov	ip, r3
    7304:	0007      	movs	r7, r0
    7306:	000c      	movs	r4, r1
    7308:	2000      	movs	r0, #0
    730a:	690d      	ldr	r5, [r1, #16]
    730c:	448c      	add	ip, r1
    730e:	4663      	mov	r3, ip
    7310:	8819      	ldrh	r1, [r3, #0]
    7312:	681b      	ldr	r3, [r3, #0]
    7314:	4351      	muls	r1, r2
    7316:	0c1b      	lsrs	r3, r3, #16
    7318:	4353      	muls	r3, r2
    731a:	1989      	adds	r1, r1, r6
    731c:	0c0e      	lsrs	r6, r1, #16
    731e:	199b      	adds	r3, r3, r6
    7320:	b289      	uxth	r1, r1
    7322:	0c1e      	lsrs	r6, r3, #16
    7324:	041b      	lsls	r3, r3, #16
    7326:	185b      	adds	r3, r3, r1
    7328:	4661      	mov	r1, ip
    732a:	3001      	adds	r0, #1
    732c:	c108      	stmia	r1!, {r3}
    732e:	468c      	mov	ip, r1
    7330:	4285      	cmp	r5, r0
    7332:	dcec      	bgt.n	730e <__multadd+0x12>
    7334:	2e00      	cmp	r6, #0
    7336:	d01b      	beq.n	7370 <__multadd+0x74>
    7338:	68a3      	ldr	r3, [r4, #8]
    733a:	429d      	cmp	r5, r3
    733c:	db12      	blt.n	7364 <__multadd+0x68>
    733e:	6863      	ldr	r3, [r4, #4]
    7340:	0038      	movs	r0, r7
    7342:	1c59      	adds	r1, r3, #1
    7344:	f7ff ff89 	bl	725a <_Balloc>
    7348:	0021      	movs	r1, r4
    734a:	6923      	ldr	r3, [r4, #16]
    734c:	9001      	str	r0, [sp, #4]
    734e:	1c9a      	adds	r2, r3, #2
    7350:	0092      	lsls	r2, r2, #2
    7352:	310c      	adds	r1, #12
    7354:	300c      	adds	r0, #12
    7356:	f7fe f81f 	bl	5398 <memcpy>
    735a:	0021      	movs	r1, r4
    735c:	0038      	movs	r0, r7
    735e:	f7ff ffb4 	bl	72ca <_Bfree>
    7362:	9c01      	ldr	r4, [sp, #4]
    7364:	1d2b      	adds	r3, r5, #4
    7366:	009b      	lsls	r3, r3, #2
    7368:	18e3      	adds	r3, r4, r3
    736a:	3501      	adds	r5, #1
    736c:	605e      	str	r6, [r3, #4]
    736e:	6125      	str	r5, [r4, #16]
    7370:	0020      	movs	r0, r4
    7372:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007374 <__hi0bits>:
    7374:	0003      	movs	r3, r0
    7376:	0c02      	lsrs	r2, r0, #16
    7378:	2000      	movs	r0, #0
    737a:	4282      	cmp	r2, r0
    737c:	d101      	bne.n	7382 <__hi0bits+0xe>
    737e:	041b      	lsls	r3, r3, #16
    7380:	3010      	adds	r0, #16
    7382:	0e1a      	lsrs	r2, r3, #24
    7384:	d101      	bne.n	738a <__hi0bits+0x16>
    7386:	3008      	adds	r0, #8
    7388:	021b      	lsls	r3, r3, #8
    738a:	0f1a      	lsrs	r2, r3, #28
    738c:	d101      	bne.n	7392 <__hi0bits+0x1e>
    738e:	3004      	adds	r0, #4
    7390:	011b      	lsls	r3, r3, #4
    7392:	0f9a      	lsrs	r2, r3, #30
    7394:	d101      	bne.n	739a <__hi0bits+0x26>
    7396:	3002      	adds	r0, #2
    7398:	009b      	lsls	r3, r3, #2
    739a:	2b00      	cmp	r3, #0
    739c:	db03      	blt.n	73a6 <__hi0bits+0x32>
    739e:	3001      	adds	r0, #1
    73a0:	005b      	lsls	r3, r3, #1
    73a2:	d400      	bmi.n	73a6 <__hi0bits+0x32>
    73a4:	2020      	movs	r0, #32
    73a6:	4770      	bx	lr

000073a8 <__lo0bits>:
    73a8:	2207      	movs	r2, #7
    73aa:	6803      	ldr	r3, [r0, #0]
    73ac:	b510      	push	{r4, lr}
    73ae:	0001      	movs	r1, r0
    73b0:	401a      	ands	r2, r3
    73b2:	d00d      	beq.n	73d0 <__lo0bits+0x28>
    73b4:	2401      	movs	r4, #1
    73b6:	2000      	movs	r0, #0
    73b8:	4223      	tst	r3, r4
    73ba:	d105      	bne.n	73c8 <__lo0bits+0x20>
    73bc:	3002      	adds	r0, #2
    73be:	4203      	tst	r3, r0
    73c0:	d003      	beq.n	73ca <__lo0bits+0x22>
    73c2:	40e3      	lsrs	r3, r4
    73c4:	0020      	movs	r0, r4
    73c6:	600b      	str	r3, [r1, #0]
    73c8:	bd10      	pop	{r4, pc}
    73ca:	089b      	lsrs	r3, r3, #2
    73cc:	600b      	str	r3, [r1, #0]
    73ce:	e7fb      	b.n	73c8 <__lo0bits+0x20>
    73d0:	b29c      	uxth	r4, r3
    73d2:	0010      	movs	r0, r2
    73d4:	2c00      	cmp	r4, #0
    73d6:	d101      	bne.n	73dc <__lo0bits+0x34>
    73d8:	2010      	movs	r0, #16
    73da:	0c1b      	lsrs	r3, r3, #16
    73dc:	b2da      	uxtb	r2, r3
    73de:	2a00      	cmp	r2, #0
    73e0:	d101      	bne.n	73e6 <__lo0bits+0x3e>
    73e2:	3008      	adds	r0, #8
    73e4:	0a1b      	lsrs	r3, r3, #8
    73e6:	071a      	lsls	r2, r3, #28
    73e8:	d101      	bne.n	73ee <__lo0bits+0x46>
    73ea:	3004      	adds	r0, #4
    73ec:	091b      	lsrs	r3, r3, #4
    73ee:	079a      	lsls	r2, r3, #30
    73f0:	d101      	bne.n	73f6 <__lo0bits+0x4e>
    73f2:	3002      	adds	r0, #2
    73f4:	089b      	lsrs	r3, r3, #2
    73f6:	07da      	lsls	r2, r3, #31
    73f8:	d4e8      	bmi.n	73cc <__lo0bits+0x24>
    73fa:	085b      	lsrs	r3, r3, #1
    73fc:	d001      	beq.n	7402 <__lo0bits+0x5a>
    73fe:	3001      	adds	r0, #1
    7400:	e7e4      	b.n	73cc <__lo0bits+0x24>
    7402:	2020      	movs	r0, #32
    7404:	e7e0      	b.n	73c8 <__lo0bits+0x20>

00007406 <__i2b>:
    7406:	b510      	push	{r4, lr}
    7408:	000c      	movs	r4, r1
    740a:	2101      	movs	r1, #1
    740c:	f7ff ff25 	bl	725a <_Balloc>
    7410:	2301      	movs	r3, #1
    7412:	6144      	str	r4, [r0, #20]
    7414:	6103      	str	r3, [r0, #16]
    7416:	bd10      	pop	{r4, pc}

00007418 <__multiply>:
    7418:	b5f0      	push	{r4, r5, r6, r7, lr}
    741a:	690b      	ldr	r3, [r1, #16]
    741c:	0015      	movs	r5, r2
    741e:	6912      	ldr	r2, [r2, #16]
    7420:	b089      	sub	sp, #36	; 0x24
    7422:	000c      	movs	r4, r1
    7424:	4293      	cmp	r3, r2
    7426:	da01      	bge.n	742c <__multiply+0x14>
    7428:	002c      	movs	r4, r5
    742a:	000d      	movs	r5, r1
    742c:	6927      	ldr	r7, [r4, #16]
    742e:	692e      	ldr	r6, [r5, #16]
    7430:	68a2      	ldr	r2, [r4, #8]
    7432:	19bb      	adds	r3, r7, r6
    7434:	6861      	ldr	r1, [r4, #4]
    7436:	9301      	str	r3, [sp, #4]
    7438:	4293      	cmp	r3, r2
    743a:	dd00      	ble.n	743e <__multiply+0x26>
    743c:	3101      	adds	r1, #1
    743e:	f7ff ff0c 	bl	725a <_Balloc>
    7442:	0003      	movs	r3, r0
    7444:	3314      	adds	r3, #20
    7446:	9300      	str	r3, [sp, #0]
    7448:	9a00      	ldr	r2, [sp, #0]
    744a:	19bb      	adds	r3, r7, r6
    744c:	4694      	mov	ip, r2
    744e:	009b      	lsls	r3, r3, #2
    7450:	449c      	add	ip, r3
    7452:	0013      	movs	r3, r2
    7454:	2200      	movs	r2, #0
    7456:	9004      	str	r0, [sp, #16]
    7458:	4563      	cmp	r3, ip
    745a:	d31c      	bcc.n	7496 <__multiply+0x7e>
    745c:	002a      	movs	r2, r5
    745e:	3414      	adds	r4, #20
    7460:	00bf      	lsls	r7, r7, #2
    7462:	19e3      	adds	r3, r4, r7
    7464:	3214      	adds	r2, #20
    7466:	00b6      	lsls	r6, r6, #2
    7468:	9305      	str	r3, [sp, #20]
    746a:	1993      	adds	r3, r2, r6
    746c:	9402      	str	r4, [sp, #8]
    746e:	9306      	str	r3, [sp, #24]
    7470:	9b06      	ldr	r3, [sp, #24]
    7472:	429a      	cmp	r2, r3
    7474:	d311      	bcc.n	749a <__multiply+0x82>
    7476:	9b01      	ldr	r3, [sp, #4]
    7478:	2b00      	cmp	r3, #0
    747a:	dd06      	ble.n	748a <__multiply+0x72>
    747c:	2304      	movs	r3, #4
    747e:	425b      	negs	r3, r3
    7480:	449c      	add	ip, r3
    7482:	4663      	mov	r3, ip
    7484:	681b      	ldr	r3, [r3, #0]
    7486:	2b00      	cmp	r3, #0
    7488:	d051      	beq.n	752e <__multiply+0x116>
    748a:	9b04      	ldr	r3, [sp, #16]
    748c:	9a01      	ldr	r2, [sp, #4]
    748e:	0018      	movs	r0, r3
    7490:	611a      	str	r2, [r3, #16]
    7492:	b009      	add	sp, #36	; 0x24
    7494:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7496:	c304      	stmia	r3!, {r2}
    7498:	e7de      	b.n	7458 <__multiply+0x40>
    749a:	8814      	ldrh	r4, [r2, #0]
    749c:	2c00      	cmp	r4, #0
    749e:	d01e      	beq.n	74de <__multiply+0xc6>
    74a0:	2600      	movs	r6, #0
    74a2:	9d00      	ldr	r5, [sp, #0]
    74a4:	9f02      	ldr	r7, [sp, #8]
    74a6:	cf01      	ldmia	r7!, {r0}
    74a8:	9507      	str	r5, [sp, #28]
    74aa:	cd08      	ldmia	r5!, {r3}
    74ac:	9303      	str	r3, [sp, #12]
    74ae:	b283      	uxth	r3, r0
    74b0:	4363      	muls	r3, r4
    74b2:	0019      	movs	r1, r3
    74b4:	466b      	mov	r3, sp
    74b6:	0c00      	lsrs	r0, r0, #16
    74b8:	899b      	ldrh	r3, [r3, #12]
    74ba:	4360      	muls	r0, r4
    74bc:	18cb      	adds	r3, r1, r3
    74be:	9903      	ldr	r1, [sp, #12]
    74c0:	199b      	adds	r3, r3, r6
    74c2:	0c09      	lsrs	r1, r1, #16
    74c4:	1841      	adds	r1, r0, r1
    74c6:	0c18      	lsrs	r0, r3, #16
    74c8:	1809      	adds	r1, r1, r0
    74ca:	0c0e      	lsrs	r6, r1, #16
    74cc:	b29b      	uxth	r3, r3
    74ce:	0409      	lsls	r1, r1, #16
    74d0:	430b      	orrs	r3, r1
    74d2:	9907      	ldr	r1, [sp, #28]
    74d4:	600b      	str	r3, [r1, #0]
    74d6:	9b05      	ldr	r3, [sp, #20]
    74d8:	42bb      	cmp	r3, r7
    74da:	d8e4      	bhi.n	74a6 <__multiply+0x8e>
    74dc:	602e      	str	r6, [r5, #0]
    74de:	6813      	ldr	r3, [r2, #0]
    74e0:	0c1b      	lsrs	r3, r3, #16
    74e2:	9303      	str	r3, [sp, #12]
    74e4:	d01e      	beq.n	7524 <__multiply+0x10c>
    74e6:	2600      	movs	r6, #0
    74e8:	9b00      	ldr	r3, [sp, #0]
    74ea:	9c02      	ldr	r4, [sp, #8]
    74ec:	681b      	ldr	r3, [r3, #0]
    74ee:	9800      	ldr	r0, [sp, #0]
    74f0:	0007      	movs	r7, r0
    74f2:	8821      	ldrh	r1, [r4, #0]
    74f4:	9d03      	ldr	r5, [sp, #12]
    74f6:	b29b      	uxth	r3, r3
    74f8:	4369      	muls	r1, r5
    74fa:	c820      	ldmia	r0!, {r5}
    74fc:	0c2d      	lsrs	r5, r5, #16
    74fe:	1949      	adds	r1, r1, r5
    7500:	198e      	adds	r6, r1, r6
    7502:	0431      	lsls	r1, r6, #16
    7504:	430b      	orrs	r3, r1
    7506:	603b      	str	r3, [r7, #0]
    7508:	cc08      	ldmia	r4!, {r3}
    750a:	9903      	ldr	r1, [sp, #12]
    750c:	0c1b      	lsrs	r3, r3, #16
    750e:	434b      	muls	r3, r1
    7510:	6879      	ldr	r1, [r7, #4]
    7512:	0c36      	lsrs	r6, r6, #16
    7514:	b289      	uxth	r1, r1
    7516:	185b      	adds	r3, r3, r1
    7518:	9905      	ldr	r1, [sp, #20]
    751a:	199b      	adds	r3, r3, r6
    751c:	0c1e      	lsrs	r6, r3, #16
    751e:	42a1      	cmp	r1, r4
    7520:	d8e6      	bhi.n	74f0 <__multiply+0xd8>
    7522:	6003      	str	r3, [r0, #0]
    7524:	9b00      	ldr	r3, [sp, #0]
    7526:	3204      	adds	r2, #4
    7528:	3304      	adds	r3, #4
    752a:	9300      	str	r3, [sp, #0]
    752c:	e7a0      	b.n	7470 <__multiply+0x58>
    752e:	9b01      	ldr	r3, [sp, #4]
    7530:	3b01      	subs	r3, #1
    7532:	9301      	str	r3, [sp, #4]
    7534:	e79f      	b.n	7476 <__multiply+0x5e>
	...

00007538 <__pow5mult>:
    7538:	2303      	movs	r3, #3
    753a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    753c:	4013      	ands	r3, r2
    753e:	0005      	movs	r5, r0
    7540:	000e      	movs	r6, r1
    7542:	0014      	movs	r4, r2
    7544:	2b00      	cmp	r3, #0
    7546:	d008      	beq.n	755a <__pow5mult+0x22>
    7548:	4922      	ldr	r1, [pc, #136]	; (75d4 <__pow5mult+0x9c>)
    754a:	3b01      	subs	r3, #1
    754c:	009a      	lsls	r2, r3, #2
    754e:	5852      	ldr	r2, [r2, r1]
    7550:	2300      	movs	r3, #0
    7552:	0031      	movs	r1, r6
    7554:	f7ff fed2 	bl	72fc <__multadd>
    7558:	0006      	movs	r6, r0
    755a:	10a3      	asrs	r3, r4, #2
    755c:	9301      	str	r3, [sp, #4]
    755e:	d036      	beq.n	75ce <__pow5mult+0x96>
    7560:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7562:	2c00      	cmp	r4, #0
    7564:	d107      	bne.n	7576 <__pow5mult+0x3e>
    7566:	2010      	movs	r0, #16
    7568:	f7ff fe62 	bl	7230 <malloc>
    756c:	6268      	str	r0, [r5, #36]	; 0x24
    756e:	6044      	str	r4, [r0, #4]
    7570:	6084      	str	r4, [r0, #8]
    7572:	6004      	str	r4, [r0, #0]
    7574:	60c4      	str	r4, [r0, #12]
    7576:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7578:	68bc      	ldr	r4, [r7, #8]
    757a:	2c00      	cmp	r4, #0
    757c:	d107      	bne.n	758e <__pow5mult+0x56>
    757e:	4916      	ldr	r1, [pc, #88]	; (75d8 <__pow5mult+0xa0>)
    7580:	0028      	movs	r0, r5
    7582:	f7ff ff40 	bl	7406 <__i2b>
    7586:	2300      	movs	r3, #0
    7588:	0004      	movs	r4, r0
    758a:	60b8      	str	r0, [r7, #8]
    758c:	6003      	str	r3, [r0, #0]
    758e:	2201      	movs	r2, #1
    7590:	9b01      	ldr	r3, [sp, #4]
    7592:	4213      	tst	r3, r2
    7594:	d00a      	beq.n	75ac <__pow5mult+0x74>
    7596:	0031      	movs	r1, r6
    7598:	0022      	movs	r2, r4
    759a:	0028      	movs	r0, r5
    759c:	f7ff ff3c 	bl	7418 <__multiply>
    75a0:	0007      	movs	r7, r0
    75a2:	0031      	movs	r1, r6
    75a4:	0028      	movs	r0, r5
    75a6:	f7ff fe90 	bl	72ca <_Bfree>
    75aa:	003e      	movs	r6, r7
    75ac:	9b01      	ldr	r3, [sp, #4]
    75ae:	105b      	asrs	r3, r3, #1
    75b0:	9301      	str	r3, [sp, #4]
    75b2:	d00c      	beq.n	75ce <__pow5mult+0x96>
    75b4:	6820      	ldr	r0, [r4, #0]
    75b6:	2800      	cmp	r0, #0
    75b8:	d107      	bne.n	75ca <__pow5mult+0x92>
    75ba:	0022      	movs	r2, r4
    75bc:	0021      	movs	r1, r4
    75be:	0028      	movs	r0, r5
    75c0:	f7ff ff2a 	bl	7418 <__multiply>
    75c4:	2300      	movs	r3, #0
    75c6:	6020      	str	r0, [r4, #0]
    75c8:	6003      	str	r3, [r0, #0]
    75ca:	0004      	movs	r4, r0
    75cc:	e7df      	b.n	758e <__pow5mult+0x56>
    75ce:	0030      	movs	r0, r6
    75d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    75d2:	46c0      	nop			; (mov r8, r8)
    75d4:	0000ad18 	.word	0x0000ad18
    75d8:	00000271 	.word	0x00000271

000075dc <__lshift>:
    75dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    75de:	000d      	movs	r5, r1
    75e0:	0017      	movs	r7, r2
    75e2:	692b      	ldr	r3, [r5, #16]
    75e4:	1154      	asrs	r4, r2, #5
    75e6:	b085      	sub	sp, #20
    75e8:	18e3      	adds	r3, r4, r3
    75ea:	9302      	str	r3, [sp, #8]
    75ec:	3301      	adds	r3, #1
    75ee:	9301      	str	r3, [sp, #4]
    75f0:	6849      	ldr	r1, [r1, #4]
    75f2:	68ab      	ldr	r3, [r5, #8]
    75f4:	9003      	str	r0, [sp, #12]
    75f6:	9a01      	ldr	r2, [sp, #4]
    75f8:	4293      	cmp	r3, r2
    75fa:	db34      	blt.n	7666 <__lshift+0x8a>
    75fc:	9803      	ldr	r0, [sp, #12]
    75fe:	f7ff fe2c 	bl	725a <_Balloc>
    7602:	2300      	movs	r3, #0
    7604:	0002      	movs	r2, r0
    7606:	0006      	movs	r6, r0
    7608:	0019      	movs	r1, r3
    760a:	3214      	adds	r2, #20
    760c:	42a3      	cmp	r3, r4
    760e:	db2d      	blt.n	766c <__lshift+0x90>
    7610:	43e3      	mvns	r3, r4
    7612:	17db      	asrs	r3, r3, #31
    7614:	401c      	ands	r4, r3
    7616:	002b      	movs	r3, r5
    7618:	211f      	movs	r1, #31
    761a:	00a4      	lsls	r4, r4, #2
    761c:	1914      	adds	r4, r2, r4
    761e:	692a      	ldr	r2, [r5, #16]
    7620:	3314      	adds	r3, #20
    7622:	0092      	lsls	r2, r2, #2
    7624:	189a      	adds	r2, r3, r2
    7626:	400f      	ands	r7, r1
    7628:	d024      	beq.n	7674 <__lshift+0x98>
    762a:	3101      	adds	r1, #1
    762c:	1bc9      	subs	r1, r1, r7
    762e:	468c      	mov	ip, r1
    7630:	2100      	movs	r1, #0
    7632:	6818      	ldr	r0, [r3, #0]
    7634:	40b8      	lsls	r0, r7
    7636:	4301      	orrs	r1, r0
    7638:	4660      	mov	r0, ip
    763a:	6021      	str	r1, [r4, #0]
    763c:	cb02      	ldmia	r3!, {r1}
    763e:	3404      	adds	r4, #4
    7640:	40c1      	lsrs	r1, r0
    7642:	429a      	cmp	r2, r3
    7644:	d8f5      	bhi.n	7632 <__lshift+0x56>
    7646:	6021      	str	r1, [r4, #0]
    7648:	2900      	cmp	r1, #0
    764a:	d002      	beq.n	7652 <__lshift+0x76>
    764c:	9b02      	ldr	r3, [sp, #8]
    764e:	3302      	adds	r3, #2
    7650:	9301      	str	r3, [sp, #4]
    7652:	9b01      	ldr	r3, [sp, #4]
    7654:	9803      	ldr	r0, [sp, #12]
    7656:	3b01      	subs	r3, #1
    7658:	6133      	str	r3, [r6, #16]
    765a:	0029      	movs	r1, r5
    765c:	f7ff fe35 	bl	72ca <_Bfree>
    7660:	0030      	movs	r0, r6
    7662:	b005      	add	sp, #20
    7664:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7666:	3101      	adds	r1, #1
    7668:	005b      	lsls	r3, r3, #1
    766a:	e7c4      	b.n	75f6 <__lshift+0x1a>
    766c:	0098      	lsls	r0, r3, #2
    766e:	5011      	str	r1, [r2, r0]
    7670:	3301      	adds	r3, #1
    7672:	e7cb      	b.n	760c <__lshift+0x30>
    7674:	cb02      	ldmia	r3!, {r1}
    7676:	c402      	stmia	r4!, {r1}
    7678:	429a      	cmp	r2, r3
    767a:	d8fb      	bhi.n	7674 <__lshift+0x98>
    767c:	e7e9      	b.n	7652 <__lshift+0x76>

0000767e <__mcmp>:
    767e:	690a      	ldr	r2, [r1, #16]
    7680:	6903      	ldr	r3, [r0, #16]
    7682:	b530      	push	{r4, r5, lr}
    7684:	1a9b      	subs	r3, r3, r2
    7686:	d10e      	bne.n	76a6 <__mcmp+0x28>
    7688:	0092      	lsls	r2, r2, #2
    768a:	3014      	adds	r0, #20
    768c:	3114      	adds	r1, #20
    768e:	1884      	adds	r4, r0, r2
    7690:	1889      	adds	r1, r1, r2
    7692:	3c04      	subs	r4, #4
    7694:	3904      	subs	r1, #4
    7696:	6822      	ldr	r2, [r4, #0]
    7698:	680d      	ldr	r5, [r1, #0]
    769a:	42aa      	cmp	r2, r5
    769c:	d005      	beq.n	76aa <__mcmp+0x2c>
    769e:	42aa      	cmp	r2, r5
    76a0:	4192      	sbcs	r2, r2
    76a2:	2301      	movs	r3, #1
    76a4:	4313      	orrs	r3, r2
    76a6:	0018      	movs	r0, r3
    76a8:	bd30      	pop	{r4, r5, pc}
    76aa:	42a0      	cmp	r0, r4
    76ac:	d3f1      	bcc.n	7692 <__mcmp+0x14>
    76ae:	e7fa      	b.n	76a6 <__mcmp+0x28>

000076b0 <__mdiff>:
    76b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    76b2:	000d      	movs	r5, r1
    76b4:	b085      	sub	sp, #20
    76b6:	0007      	movs	r7, r0
    76b8:	0011      	movs	r1, r2
    76ba:	0028      	movs	r0, r5
    76bc:	0014      	movs	r4, r2
    76be:	f7ff ffde 	bl	767e <__mcmp>
    76c2:	1e06      	subs	r6, r0, #0
    76c4:	d108      	bne.n	76d8 <__mdiff+0x28>
    76c6:	0001      	movs	r1, r0
    76c8:	0038      	movs	r0, r7
    76ca:	f7ff fdc6 	bl	725a <_Balloc>
    76ce:	2301      	movs	r3, #1
    76d0:	6146      	str	r6, [r0, #20]
    76d2:	6103      	str	r3, [r0, #16]
    76d4:	b005      	add	sp, #20
    76d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76d8:	2301      	movs	r3, #1
    76da:	9301      	str	r3, [sp, #4]
    76dc:	2800      	cmp	r0, #0
    76de:	db04      	blt.n	76ea <__mdiff+0x3a>
    76e0:	0023      	movs	r3, r4
    76e2:	002c      	movs	r4, r5
    76e4:	001d      	movs	r5, r3
    76e6:	2300      	movs	r3, #0
    76e8:	9301      	str	r3, [sp, #4]
    76ea:	6861      	ldr	r1, [r4, #4]
    76ec:	0038      	movs	r0, r7
    76ee:	f7ff fdb4 	bl	725a <_Balloc>
    76f2:	002f      	movs	r7, r5
    76f4:	2200      	movs	r2, #0
    76f6:	9b01      	ldr	r3, [sp, #4]
    76f8:	6926      	ldr	r6, [r4, #16]
    76fa:	60c3      	str	r3, [r0, #12]
    76fc:	3414      	adds	r4, #20
    76fe:	00b3      	lsls	r3, r6, #2
    7700:	18e3      	adds	r3, r4, r3
    7702:	9302      	str	r3, [sp, #8]
    7704:	692b      	ldr	r3, [r5, #16]
    7706:	3714      	adds	r7, #20
    7708:	009b      	lsls	r3, r3, #2
    770a:	18fb      	adds	r3, r7, r3
    770c:	9303      	str	r3, [sp, #12]
    770e:	0003      	movs	r3, r0
    7710:	4694      	mov	ip, r2
    7712:	3314      	adds	r3, #20
    7714:	cc20      	ldmia	r4!, {r5}
    7716:	cf04      	ldmia	r7!, {r2}
    7718:	9201      	str	r2, [sp, #4]
    771a:	b2aa      	uxth	r2, r5
    771c:	4494      	add	ip, r2
    771e:	466a      	mov	r2, sp
    7720:	4661      	mov	r1, ip
    7722:	8892      	ldrh	r2, [r2, #4]
    7724:	0c2d      	lsrs	r5, r5, #16
    7726:	1a8a      	subs	r2, r1, r2
    7728:	9901      	ldr	r1, [sp, #4]
    772a:	0c09      	lsrs	r1, r1, #16
    772c:	1a69      	subs	r1, r5, r1
    772e:	1415      	asrs	r5, r2, #16
    7730:	1949      	adds	r1, r1, r5
    7732:	140d      	asrs	r5, r1, #16
    7734:	b292      	uxth	r2, r2
    7736:	0409      	lsls	r1, r1, #16
    7738:	430a      	orrs	r2, r1
    773a:	601a      	str	r2, [r3, #0]
    773c:	9a03      	ldr	r2, [sp, #12]
    773e:	46ac      	mov	ip, r5
    7740:	3304      	adds	r3, #4
    7742:	42ba      	cmp	r2, r7
    7744:	d8e6      	bhi.n	7714 <__mdiff+0x64>
    7746:	9902      	ldr	r1, [sp, #8]
    7748:	001a      	movs	r2, r3
    774a:	428c      	cmp	r4, r1
    774c:	d305      	bcc.n	775a <__mdiff+0xaa>
    774e:	3a04      	subs	r2, #4
    7750:	6813      	ldr	r3, [r2, #0]
    7752:	2b00      	cmp	r3, #0
    7754:	d00e      	beq.n	7774 <__mdiff+0xc4>
    7756:	6106      	str	r6, [r0, #16]
    7758:	e7bc      	b.n	76d4 <__mdiff+0x24>
    775a:	cc04      	ldmia	r4!, {r2}
    775c:	b291      	uxth	r1, r2
    775e:	4461      	add	r1, ip
    7760:	140d      	asrs	r5, r1, #16
    7762:	0c12      	lsrs	r2, r2, #16
    7764:	1952      	adds	r2, r2, r5
    7766:	1415      	asrs	r5, r2, #16
    7768:	b289      	uxth	r1, r1
    776a:	0412      	lsls	r2, r2, #16
    776c:	430a      	orrs	r2, r1
    776e:	46ac      	mov	ip, r5
    7770:	c304      	stmia	r3!, {r2}
    7772:	e7e8      	b.n	7746 <__mdiff+0x96>
    7774:	3e01      	subs	r6, #1
    7776:	e7ea      	b.n	774e <__mdiff+0x9e>

00007778 <__d2b>:
    7778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    777a:	001d      	movs	r5, r3
    777c:	2101      	movs	r1, #1
    777e:	9f08      	ldr	r7, [sp, #32]
    7780:	0014      	movs	r4, r2
    7782:	f7ff fd6a 	bl	725a <_Balloc>
    7786:	032b      	lsls	r3, r5, #12
    7788:	006d      	lsls	r5, r5, #1
    778a:	0006      	movs	r6, r0
    778c:	0b1b      	lsrs	r3, r3, #12
    778e:	0d6d      	lsrs	r5, r5, #21
    7790:	d124      	bne.n	77dc <__d2b+0x64>
    7792:	9301      	str	r3, [sp, #4]
    7794:	2c00      	cmp	r4, #0
    7796:	d027      	beq.n	77e8 <__d2b+0x70>
    7798:	4668      	mov	r0, sp
    779a:	9400      	str	r4, [sp, #0]
    779c:	f7ff fe04 	bl	73a8 <__lo0bits>
    77a0:	9c00      	ldr	r4, [sp, #0]
    77a2:	2800      	cmp	r0, #0
    77a4:	d01e      	beq.n	77e4 <__d2b+0x6c>
    77a6:	9b01      	ldr	r3, [sp, #4]
    77a8:	2120      	movs	r1, #32
    77aa:	001a      	movs	r2, r3
    77ac:	1a09      	subs	r1, r1, r0
    77ae:	408a      	lsls	r2, r1
    77b0:	40c3      	lsrs	r3, r0
    77b2:	4322      	orrs	r2, r4
    77b4:	6172      	str	r2, [r6, #20]
    77b6:	9301      	str	r3, [sp, #4]
    77b8:	9c01      	ldr	r4, [sp, #4]
    77ba:	61b4      	str	r4, [r6, #24]
    77bc:	1e63      	subs	r3, r4, #1
    77be:	419c      	sbcs	r4, r3
    77c0:	3401      	adds	r4, #1
    77c2:	6134      	str	r4, [r6, #16]
    77c4:	2d00      	cmp	r5, #0
    77c6:	d018      	beq.n	77fa <__d2b+0x82>
    77c8:	4b12      	ldr	r3, [pc, #72]	; (7814 <__d2b+0x9c>)
    77ca:	18ed      	adds	r5, r5, r3
    77cc:	2335      	movs	r3, #53	; 0x35
    77ce:	182d      	adds	r5, r5, r0
    77d0:	603d      	str	r5, [r7, #0]
    77d2:	1a18      	subs	r0, r3, r0
    77d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    77d6:	6018      	str	r0, [r3, #0]
    77d8:	0030      	movs	r0, r6
    77da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    77dc:	2280      	movs	r2, #128	; 0x80
    77de:	0352      	lsls	r2, r2, #13
    77e0:	4313      	orrs	r3, r2
    77e2:	e7d6      	b.n	7792 <__d2b+0x1a>
    77e4:	6174      	str	r4, [r6, #20]
    77e6:	e7e7      	b.n	77b8 <__d2b+0x40>
    77e8:	a801      	add	r0, sp, #4
    77ea:	f7ff fddd 	bl	73a8 <__lo0bits>
    77ee:	2401      	movs	r4, #1
    77f0:	9b01      	ldr	r3, [sp, #4]
    77f2:	6134      	str	r4, [r6, #16]
    77f4:	6173      	str	r3, [r6, #20]
    77f6:	3020      	adds	r0, #32
    77f8:	e7e4      	b.n	77c4 <__d2b+0x4c>
    77fa:	4b07      	ldr	r3, [pc, #28]	; (7818 <__d2b+0xa0>)
    77fc:	18c0      	adds	r0, r0, r3
    77fe:	4b07      	ldr	r3, [pc, #28]	; (781c <__d2b+0xa4>)
    7800:	6038      	str	r0, [r7, #0]
    7802:	18e3      	adds	r3, r4, r3
    7804:	009b      	lsls	r3, r3, #2
    7806:	18f3      	adds	r3, r6, r3
    7808:	6958      	ldr	r0, [r3, #20]
    780a:	f7ff fdb3 	bl	7374 <__hi0bits>
    780e:	0164      	lsls	r4, r4, #5
    7810:	1a20      	subs	r0, r4, r0
    7812:	e7df      	b.n	77d4 <__d2b+0x5c>
    7814:	fffffbcd 	.word	0xfffffbcd
    7818:	fffffbce 	.word	0xfffffbce
    781c:	3fffffff 	.word	0x3fffffff

00007820 <_calloc_r>:
    7820:	434a      	muls	r2, r1
    7822:	b570      	push	{r4, r5, r6, lr}
    7824:	0011      	movs	r1, r2
    7826:	0014      	movs	r4, r2
    7828:	f000 f852 	bl	78d0 <_malloc_r>
    782c:	1e05      	subs	r5, r0, #0
    782e:	d003      	beq.n	7838 <_calloc_r+0x18>
    7830:	0022      	movs	r2, r4
    7832:	2100      	movs	r1, #0
    7834:	f7fd fdb9 	bl	53aa <memset>
    7838:	0028      	movs	r0, r5
    783a:	bd70      	pop	{r4, r5, r6, pc}

0000783c <_free_r>:
    783c:	b570      	push	{r4, r5, r6, lr}
    783e:	0005      	movs	r5, r0
    7840:	2900      	cmp	r1, #0
    7842:	d010      	beq.n	7866 <_free_r+0x2a>
    7844:	1f0c      	subs	r4, r1, #4
    7846:	6823      	ldr	r3, [r4, #0]
    7848:	2b00      	cmp	r3, #0
    784a:	da00      	bge.n	784e <_free_r+0x12>
    784c:	18e4      	adds	r4, r4, r3
    784e:	0028      	movs	r0, r5
    7850:	f000 fae4 	bl	7e1c <__malloc_lock>
    7854:	4a1d      	ldr	r2, [pc, #116]	; (78cc <_free_r+0x90>)
    7856:	6813      	ldr	r3, [r2, #0]
    7858:	2b00      	cmp	r3, #0
    785a:	d105      	bne.n	7868 <_free_r+0x2c>
    785c:	6063      	str	r3, [r4, #4]
    785e:	6014      	str	r4, [r2, #0]
    7860:	0028      	movs	r0, r5
    7862:	f000 fadc 	bl	7e1e <__malloc_unlock>
    7866:	bd70      	pop	{r4, r5, r6, pc}
    7868:	42a3      	cmp	r3, r4
    786a:	d909      	bls.n	7880 <_free_r+0x44>
    786c:	6821      	ldr	r1, [r4, #0]
    786e:	1860      	adds	r0, r4, r1
    7870:	4283      	cmp	r3, r0
    7872:	d1f3      	bne.n	785c <_free_r+0x20>
    7874:	6818      	ldr	r0, [r3, #0]
    7876:	685b      	ldr	r3, [r3, #4]
    7878:	1841      	adds	r1, r0, r1
    787a:	6021      	str	r1, [r4, #0]
    787c:	e7ee      	b.n	785c <_free_r+0x20>
    787e:	0013      	movs	r3, r2
    7880:	685a      	ldr	r2, [r3, #4]
    7882:	2a00      	cmp	r2, #0
    7884:	d001      	beq.n	788a <_free_r+0x4e>
    7886:	42a2      	cmp	r2, r4
    7888:	d9f9      	bls.n	787e <_free_r+0x42>
    788a:	6819      	ldr	r1, [r3, #0]
    788c:	1858      	adds	r0, r3, r1
    788e:	42a0      	cmp	r0, r4
    7890:	d10b      	bne.n	78aa <_free_r+0x6e>
    7892:	6820      	ldr	r0, [r4, #0]
    7894:	1809      	adds	r1, r1, r0
    7896:	1858      	adds	r0, r3, r1
    7898:	6019      	str	r1, [r3, #0]
    789a:	4282      	cmp	r2, r0
    789c:	d1e0      	bne.n	7860 <_free_r+0x24>
    789e:	6810      	ldr	r0, [r2, #0]
    78a0:	6852      	ldr	r2, [r2, #4]
    78a2:	1841      	adds	r1, r0, r1
    78a4:	6019      	str	r1, [r3, #0]
    78a6:	605a      	str	r2, [r3, #4]
    78a8:	e7da      	b.n	7860 <_free_r+0x24>
    78aa:	42a0      	cmp	r0, r4
    78ac:	d902      	bls.n	78b4 <_free_r+0x78>
    78ae:	230c      	movs	r3, #12
    78b0:	602b      	str	r3, [r5, #0]
    78b2:	e7d5      	b.n	7860 <_free_r+0x24>
    78b4:	6821      	ldr	r1, [r4, #0]
    78b6:	1860      	adds	r0, r4, r1
    78b8:	4282      	cmp	r2, r0
    78ba:	d103      	bne.n	78c4 <_free_r+0x88>
    78bc:	6810      	ldr	r0, [r2, #0]
    78be:	6852      	ldr	r2, [r2, #4]
    78c0:	1841      	adds	r1, r0, r1
    78c2:	6021      	str	r1, [r4, #0]
    78c4:	6062      	str	r2, [r4, #4]
    78c6:	605c      	str	r4, [r3, #4]
    78c8:	e7ca      	b.n	7860 <_free_r+0x24>
    78ca:	46c0      	nop			; (mov r8, r8)
    78cc:	200008b8 	.word	0x200008b8

000078d0 <_malloc_r>:
    78d0:	2303      	movs	r3, #3
    78d2:	b570      	push	{r4, r5, r6, lr}
    78d4:	1ccd      	adds	r5, r1, #3
    78d6:	439d      	bics	r5, r3
    78d8:	3508      	adds	r5, #8
    78da:	0006      	movs	r6, r0
    78dc:	2d0c      	cmp	r5, #12
    78de:	d21e      	bcs.n	791e <_malloc_r+0x4e>
    78e0:	250c      	movs	r5, #12
    78e2:	42a9      	cmp	r1, r5
    78e4:	d81d      	bhi.n	7922 <_malloc_r+0x52>
    78e6:	0030      	movs	r0, r6
    78e8:	f000 fa98 	bl	7e1c <__malloc_lock>
    78ec:	4a25      	ldr	r2, [pc, #148]	; (7984 <_malloc_r+0xb4>)
    78ee:	6814      	ldr	r4, [r2, #0]
    78f0:	0021      	movs	r1, r4
    78f2:	2900      	cmp	r1, #0
    78f4:	d119      	bne.n	792a <_malloc_r+0x5a>
    78f6:	4c24      	ldr	r4, [pc, #144]	; (7988 <_malloc_r+0xb8>)
    78f8:	6823      	ldr	r3, [r4, #0]
    78fa:	2b00      	cmp	r3, #0
    78fc:	d103      	bne.n	7906 <_malloc_r+0x36>
    78fe:	0030      	movs	r0, r6
    7900:	f000 f9be 	bl	7c80 <_sbrk_r>
    7904:	6020      	str	r0, [r4, #0]
    7906:	0029      	movs	r1, r5
    7908:	0030      	movs	r0, r6
    790a:	f000 f9b9 	bl	7c80 <_sbrk_r>
    790e:	1c43      	adds	r3, r0, #1
    7910:	d12c      	bne.n	796c <_malloc_r+0x9c>
    7912:	230c      	movs	r3, #12
    7914:	0030      	movs	r0, r6
    7916:	6033      	str	r3, [r6, #0]
    7918:	f000 fa81 	bl	7e1e <__malloc_unlock>
    791c:	e003      	b.n	7926 <_malloc_r+0x56>
    791e:	2d00      	cmp	r5, #0
    7920:	dadf      	bge.n	78e2 <_malloc_r+0x12>
    7922:	230c      	movs	r3, #12
    7924:	6033      	str	r3, [r6, #0]
    7926:	2000      	movs	r0, #0
    7928:	bd70      	pop	{r4, r5, r6, pc}
    792a:	680b      	ldr	r3, [r1, #0]
    792c:	1b5b      	subs	r3, r3, r5
    792e:	d41a      	bmi.n	7966 <_malloc_r+0x96>
    7930:	2b0b      	cmp	r3, #11
    7932:	d903      	bls.n	793c <_malloc_r+0x6c>
    7934:	600b      	str	r3, [r1, #0]
    7936:	18cc      	adds	r4, r1, r3
    7938:	6025      	str	r5, [r4, #0]
    793a:	e003      	b.n	7944 <_malloc_r+0x74>
    793c:	428c      	cmp	r4, r1
    793e:	d10e      	bne.n	795e <_malloc_r+0x8e>
    7940:	6863      	ldr	r3, [r4, #4]
    7942:	6013      	str	r3, [r2, #0]
    7944:	0030      	movs	r0, r6
    7946:	f000 fa6a 	bl	7e1e <__malloc_unlock>
    794a:	0020      	movs	r0, r4
    794c:	2207      	movs	r2, #7
    794e:	300b      	adds	r0, #11
    7950:	1d23      	adds	r3, r4, #4
    7952:	4390      	bics	r0, r2
    7954:	1ac3      	subs	r3, r0, r3
    7956:	d0e7      	beq.n	7928 <_malloc_r+0x58>
    7958:	425a      	negs	r2, r3
    795a:	50e2      	str	r2, [r4, r3]
    795c:	e7e4      	b.n	7928 <_malloc_r+0x58>
    795e:	684b      	ldr	r3, [r1, #4]
    7960:	6063      	str	r3, [r4, #4]
    7962:	000c      	movs	r4, r1
    7964:	e7ee      	b.n	7944 <_malloc_r+0x74>
    7966:	000c      	movs	r4, r1
    7968:	6849      	ldr	r1, [r1, #4]
    796a:	e7c2      	b.n	78f2 <_malloc_r+0x22>
    796c:	2303      	movs	r3, #3
    796e:	1cc4      	adds	r4, r0, #3
    7970:	439c      	bics	r4, r3
    7972:	42a0      	cmp	r0, r4
    7974:	d0e0      	beq.n	7938 <_malloc_r+0x68>
    7976:	1a21      	subs	r1, r4, r0
    7978:	0030      	movs	r0, r6
    797a:	f000 f981 	bl	7c80 <_sbrk_r>
    797e:	1c43      	adds	r3, r0, #1
    7980:	d1da      	bne.n	7938 <_malloc_r+0x68>
    7982:	e7c6      	b.n	7912 <_malloc_r+0x42>
    7984:	200008b8 	.word	0x200008b8
    7988:	200008bc 	.word	0x200008bc

0000798c <__sfputc_r>:
    798c:	6893      	ldr	r3, [r2, #8]
    798e:	b510      	push	{r4, lr}
    7990:	3b01      	subs	r3, #1
    7992:	6093      	str	r3, [r2, #8]
    7994:	2b00      	cmp	r3, #0
    7996:	da05      	bge.n	79a4 <__sfputc_r+0x18>
    7998:	6994      	ldr	r4, [r2, #24]
    799a:	42a3      	cmp	r3, r4
    799c:	db08      	blt.n	79b0 <__sfputc_r+0x24>
    799e:	b2cb      	uxtb	r3, r1
    79a0:	2b0a      	cmp	r3, #10
    79a2:	d005      	beq.n	79b0 <__sfputc_r+0x24>
    79a4:	6813      	ldr	r3, [r2, #0]
    79a6:	1c58      	adds	r0, r3, #1
    79a8:	6010      	str	r0, [r2, #0]
    79aa:	7019      	strb	r1, [r3, #0]
    79ac:	b2c8      	uxtb	r0, r1
    79ae:	bd10      	pop	{r4, pc}
    79b0:	f7fe fb06 	bl	5fc0 <__swbuf_r>
    79b4:	e7fb      	b.n	79ae <__sfputc_r+0x22>

000079b6 <__sfputs_r>:
    79b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    79b8:	0006      	movs	r6, r0
    79ba:	000f      	movs	r7, r1
    79bc:	0014      	movs	r4, r2
    79be:	18d5      	adds	r5, r2, r3
    79c0:	42ac      	cmp	r4, r5
    79c2:	d101      	bne.n	79c8 <__sfputs_r+0x12>
    79c4:	2000      	movs	r0, #0
    79c6:	e007      	b.n	79d8 <__sfputs_r+0x22>
    79c8:	7821      	ldrb	r1, [r4, #0]
    79ca:	003a      	movs	r2, r7
    79cc:	0030      	movs	r0, r6
    79ce:	f7ff ffdd 	bl	798c <__sfputc_r>
    79d2:	3401      	adds	r4, #1
    79d4:	1c43      	adds	r3, r0, #1
    79d6:	d1f3      	bne.n	79c0 <__sfputs_r+0xa>
    79d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000079dc <_vfiprintf_r>:
    79dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    79de:	b09f      	sub	sp, #124	; 0x7c
    79e0:	0006      	movs	r6, r0
    79e2:	000f      	movs	r7, r1
    79e4:	0014      	movs	r4, r2
    79e6:	9305      	str	r3, [sp, #20]
    79e8:	2800      	cmp	r0, #0
    79ea:	d004      	beq.n	79f6 <_vfiprintf_r+0x1a>
    79ec:	6983      	ldr	r3, [r0, #24]
    79ee:	2b00      	cmp	r3, #0
    79f0:	d101      	bne.n	79f6 <_vfiprintf_r+0x1a>
    79f2:	f7ff fb15 	bl	7020 <__sinit>
    79f6:	4b7f      	ldr	r3, [pc, #508]	; (7bf4 <_vfiprintf_r+0x218>)
    79f8:	429f      	cmp	r7, r3
    79fa:	d15c      	bne.n	7ab6 <_vfiprintf_r+0xda>
    79fc:	6877      	ldr	r7, [r6, #4]
    79fe:	89bb      	ldrh	r3, [r7, #12]
    7a00:	071b      	lsls	r3, r3, #28
    7a02:	d562      	bpl.n	7aca <_vfiprintf_r+0xee>
    7a04:	693b      	ldr	r3, [r7, #16]
    7a06:	2b00      	cmp	r3, #0
    7a08:	d05f      	beq.n	7aca <_vfiprintf_r+0xee>
    7a0a:	2300      	movs	r3, #0
    7a0c:	ad06      	add	r5, sp, #24
    7a0e:	616b      	str	r3, [r5, #20]
    7a10:	3320      	adds	r3, #32
    7a12:	766b      	strb	r3, [r5, #25]
    7a14:	3310      	adds	r3, #16
    7a16:	76ab      	strb	r3, [r5, #26]
    7a18:	9402      	str	r4, [sp, #8]
    7a1a:	9c02      	ldr	r4, [sp, #8]
    7a1c:	7823      	ldrb	r3, [r4, #0]
    7a1e:	2b00      	cmp	r3, #0
    7a20:	d15d      	bne.n	7ade <_vfiprintf_r+0x102>
    7a22:	9b02      	ldr	r3, [sp, #8]
    7a24:	1ae3      	subs	r3, r4, r3
    7a26:	9304      	str	r3, [sp, #16]
    7a28:	d00d      	beq.n	7a46 <_vfiprintf_r+0x6a>
    7a2a:	9b04      	ldr	r3, [sp, #16]
    7a2c:	9a02      	ldr	r2, [sp, #8]
    7a2e:	0039      	movs	r1, r7
    7a30:	0030      	movs	r0, r6
    7a32:	f7ff ffc0 	bl	79b6 <__sfputs_r>
    7a36:	1c43      	adds	r3, r0, #1
    7a38:	d100      	bne.n	7a3c <_vfiprintf_r+0x60>
    7a3a:	e0cc      	b.n	7bd6 <_vfiprintf_r+0x1fa>
    7a3c:	696a      	ldr	r2, [r5, #20]
    7a3e:	9b04      	ldr	r3, [sp, #16]
    7a40:	4694      	mov	ip, r2
    7a42:	4463      	add	r3, ip
    7a44:	616b      	str	r3, [r5, #20]
    7a46:	7823      	ldrb	r3, [r4, #0]
    7a48:	2b00      	cmp	r3, #0
    7a4a:	d100      	bne.n	7a4e <_vfiprintf_r+0x72>
    7a4c:	e0c3      	b.n	7bd6 <_vfiprintf_r+0x1fa>
    7a4e:	2201      	movs	r2, #1
    7a50:	2300      	movs	r3, #0
    7a52:	4252      	negs	r2, r2
    7a54:	606a      	str	r2, [r5, #4]
    7a56:	a902      	add	r1, sp, #8
    7a58:	3254      	adds	r2, #84	; 0x54
    7a5a:	1852      	adds	r2, r2, r1
    7a5c:	3401      	adds	r4, #1
    7a5e:	602b      	str	r3, [r5, #0]
    7a60:	60eb      	str	r3, [r5, #12]
    7a62:	60ab      	str	r3, [r5, #8]
    7a64:	7013      	strb	r3, [r2, #0]
    7a66:	65ab      	str	r3, [r5, #88]	; 0x58
    7a68:	7821      	ldrb	r1, [r4, #0]
    7a6a:	2205      	movs	r2, #5
    7a6c:	4862      	ldr	r0, [pc, #392]	; (7bf8 <_vfiprintf_r+0x21c>)
    7a6e:	f7ff fbe9 	bl	7244 <memchr>
    7a72:	1c63      	adds	r3, r4, #1
    7a74:	469c      	mov	ip, r3
    7a76:	2800      	cmp	r0, #0
    7a78:	d135      	bne.n	7ae6 <_vfiprintf_r+0x10a>
    7a7a:	6829      	ldr	r1, [r5, #0]
    7a7c:	06cb      	lsls	r3, r1, #27
    7a7e:	d504      	bpl.n	7a8a <_vfiprintf_r+0xae>
    7a80:	2353      	movs	r3, #83	; 0x53
    7a82:	aa02      	add	r2, sp, #8
    7a84:	3020      	adds	r0, #32
    7a86:	189b      	adds	r3, r3, r2
    7a88:	7018      	strb	r0, [r3, #0]
    7a8a:	070b      	lsls	r3, r1, #28
    7a8c:	d504      	bpl.n	7a98 <_vfiprintf_r+0xbc>
    7a8e:	2353      	movs	r3, #83	; 0x53
    7a90:	202b      	movs	r0, #43	; 0x2b
    7a92:	aa02      	add	r2, sp, #8
    7a94:	189b      	adds	r3, r3, r2
    7a96:	7018      	strb	r0, [r3, #0]
    7a98:	7823      	ldrb	r3, [r4, #0]
    7a9a:	2b2a      	cmp	r3, #42	; 0x2a
    7a9c:	d02c      	beq.n	7af8 <_vfiprintf_r+0x11c>
    7a9e:	2000      	movs	r0, #0
    7aa0:	210a      	movs	r1, #10
    7aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7aa4:	7822      	ldrb	r2, [r4, #0]
    7aa6:	3a30      	subs	r2, #48	; 0x30
    7aa8:	2a09      	cmp	r2, #9
    7aaa:	d800      	bhi.n	7aae <_vfiprintf_r+0xd2>
    7aac:	e06b      	b.n	7b86 <_vfiprintf_r+0x1aa>
    7aae:	2800      	cmp	r0, #0
    7ab0:	d02a      	beq.n	7b08 <_vfiprintf_r+0x12c>
    7ab2:	9309      	str	r3, [sp, #36]	; 0x24
    7ab4:	e028      	b.n	7b08 <_vfiprintf_r+0x12c>
    7ab6:	4b51      	ldr	r3, [pc, #324]	; (7bfc <_vfiprintf_r+0x220>)
    7ab8:	429f      	cmp	r7, r3
    7aba:	d101      	bne.n	7ac0 <_vfiprintf_r+0xe4>
    7abc:	68b7      	ldr	r7, [r6, #8]
    7abe:	e79e      	b.n	79fe <_vfiprintf_r+0x22>
    7ac0:	4b4f      	ldr	r3, [pc, #316]	; (7c00 <_vfiprintf_r+0x224>)
    7ac2:	429f      	cmp	r7, r3
    7ac4:	d19b      	bne.n	79fe <_vfiprintf_r+0x22>
    7ac6:	68f7      	ldr	r7, [r6, #12]
    7ac8:	e799      	b.n	79fe <_vfiprintf_r+0x22>
    7aca:	0039      	movs	r1, r7
    7acc:	0030      	movs	r0, r6
    7ace:	f7fe facd 	bl	606c <__swsetup_r>
    7ad2:	2800      	cmp	r0, #0
    7ad4:	d099      	beq.n	7a0a <_vfiprintf_r+0x2e>
    7ad6:	2001      	movs	r0, #1
    7ad8:	4240      	negs	r0, r0
    7ada:	b01f      	add	sp, #124	; 0x7c
    7adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7ade:	2b25      	cmp	r3, #37	; 0x25
    7ae0:	d09f      	beq.n	7a22 <_vfiprintf_r+0x46>
    7ae2:	3401      	adds	r4, #1
    7ae4:	e79a      	b.n	7a1c <_vfiprintf_r+0x40>
    7ae6:	4b44      	ldr	r3, [pc, #272]	; (7bf8 <_vfiprintf_r+0x21c>)
    7ae8:	6829      	ldr	r1, [r5, #0]
    7aea:	1ac0      	subs	r0, r0, r3
    7aec:	2301      	movs	r3, #1
    7aee:	4083      	lsls	r3, r0
    7af0:	430b      	orrs	r3, r1
    7af2:	602b      	str	r3, [r5, #0]
    7af4:	4664      	mov	r4, ip
    7af6:	e7b7      	b.n	7a68 <_vfiprintf_r+0x8c>
    7af8:	9b05      	ldr	r3, [sp, #20]
    7afa:	1d18      	adds	r0, r3, #4
    7afc:	681b      	ldr	r3, [r3, #0]
    7afe:	9005      	str	r0, [sp, #20]
    7b00:	2b00      	cmp	r3, #0
    7b02:	db3a      	blt.n	7b7a <_vfiprintf_r+0x19e>
    7b04:	9309      	str	r3, [sp, #36]	; 0x24
    7b06:	4664      	mov	r4, ip
    7b08:	7823      	ldrb	r3, [r4, #0]
    7b0a:	2b2e      	cmp	r3, #46	; 0x2e
    7b0c:	d10b      	bne.n	7b26 <_vfiprintf_r+0x14a>
    7b0e:	7863      	ldrb	r3, [r4, #1]
    7b10:	1c62      	adds	r2, r4, #1
    7b12:	2b2a      	cmp	r3, #42	; 0x2a
    7b14:	d13f      	bne.n	7b96 <_vfiprintf_r+0x1ba>
    7b16:	9b05      	ldr	r3, [sp, #20]
    7b18:	3402      	adds	r4, #2
    7b1a:	1d1a      	adds	r2, r3, #4
    7b1c:	681b      	ldr	r3, [r3, #0]
    7b1e:	9205      	str	r2, [sp, #20]
    7b20:	2b00      	cmp	r3, #0
    7b22:	db35      	blt.n	7b90 <_vfiprintf_r+0x1b4>
    7b24:	9307      	str	r3, [sp, #28]
    7b26:	7821      	ldrb	r1, [r4, #0]
    7b28:	2203      	movs	r2, #3
    7b2a:	4836      	ldr	r0, [pc, #216]	; (7c04 <_vfiprintf_r+0x228>)
    7b2c:	f7ff fb8a 	bl	7244 <memchr>
    7b30:	2800      	cmp	r0, #0
    7b32:	d007      	beq.n	7b44 <_vfiprintf_r+0x168>
    7b34:	4b33      	ldr	r3, [pc, #204]	; (7c04 <_vfiprintf_r+0x228>)
    7b36:	682a      	ldr	r2, [r5, #0]
    7b38:	1ac0      	subs	r0, r0, r3
    7b3a:	2340      	movs	r3, #64	; 0x40
    7b3c:	4083      	lsls	r3, r0
    7b3e:	4313      	orrs	r3, r2
    7b40:	602b      	str	r3, [r5, #0]
    7b42:	3401      	adds	r4, #1
    7b44:	7821      	ldrb	r1, [r4, #0]
    7b46:	1c63      	adds	r3, r4, #1
    7b48:	2206      	movs	r2, #6
    7b4a:	482f      	ldr	r0, [pc, #188]	; (7c08 <_vfiprintf_r+0x22c>)
    7b4c:	9302      	str	r3, [sp, #8]
    7b4e:	7629      	strb	r1, [r5, #24]
    7b50:	f7ff fb78 	bl	7244 <memchr>
    7b54:	2800      	cmp	r0, #0
    7b56:	d044      	beq.n	7be2 <_vfiprintf_r+0x206>
    7b58:	4b2c      	ldr	r3, [pc, #176]	; (7c0c <_vfiprintf_r+0x230>)
    7b5a:	2b00      	cmp	r3, #0
    7b5c:	d12f      	bne.n	7bbe <_vfiprintf_r+0x1e2>
    7b5e:	6829      	ldr	r1, [r5, #0]
    7b60:	9b05      	ldr	r3, [sp, #20]
    7b62:	2207      	movs	r2, #7
    7b64:	05c9      	lsls	r1, r1, #23
    7b66:	d528      	bpl.n	7bba <_vfiprintf_r+0x1de>
    7b68:	189b      	adds	r3, r3, r2
    7b6a:	4393      	bics	r3, r2
    7b6c:	3308      	adds	r3, #8
    7b6e:	9305      	str	r3, [sp, #20]
    7b70:	696b      	ldr	r3, [r5, #20]
    7b72:	9a03      	ldr	r2, [sp, #12]
    7b74:	189b      	adds	r3, r3, r2
    7b76:	616b      	str	r3, [r5, #20]
    7b78:	e74f      	b.n	7a1a <_vfiprintf_r+0x3e>
    7b7a:	425b      	negs	r3, r3
    7b7c:	60eb      	str	r3, [r5, #12]
    7b7e:	2302      	movs	r3, #2
    7b80:	430b      	orrs	r3, r1
    7b82:	602b      	str	r3, [r5, #0]
    7b84:	e7bf      	b.n	7b06 <_vfiprintf_r+0x12a>
    7b86:	434b      	muls	r3, r1
    7b88:	3401      	adds	r4, #1
    7b8a:	189b      	adds	r3, r3, r2
    7b8c:	2001      	movs	r0, #1
    7b8e:	e789      	b.n	7aa4 <_vfiprintf_r+0xc8>
    7b90:	2301      	movs	r3, #1
    7b92:	425b      	negs	r3, r3
    7b94:	e7c6      	b.n	7b24 <_vfiprintf_r+0x148>
    7b96:	2300      	movs	r3, #0
    7b98:	0014      	movs	r4, r2
    7b9a:	200a      	movs	r0, #10
    7b9c:	001a      	movs	r2, r3
    7b9e:	606b      	str	r3, [r5, #4]
    7ba0:	7821      	ldrb	r1, [r4, #0]
    7ba2:	3930      	subs	r1, #48	; 0x30
    7ba4:	2909      	cmp	r1, #9
    7ba6:	d903      	bls.n	7bb0 <_vfiprintf_r+0x1d4>
    7ba8:	2b00      	cmp	r3, #0
    7baa:	d0bc      	beq.n	7b26 <_vfiprintf_r+0x14a>
    7bac:	9207      	str	r2, [sp, #28]
    7bae:	e7ba      	b.n	7b26 <_vfiprintf_r+0x14a>
    7bb0:	4342      	muls	r2, r0
    7bb2:	3401      	adds	r4, #1
    7bb4:	1852      	adds	r2, r2, r1
    7bb6:	2301      	movs	r3, #1
    7bb8:	e7f2      	b.n	7ba0 <_vfiprintf_r+0x1c4>
    7bba:	3307      	adds	r3, #7
    7bbc:	e7d5      	b.n	7b6a <_vfiprintf_r+0x18e>
    7bbe:	ab05      	add	r3, sp, #20
    7bc0:	9300      	str	r3, [sp, #0]
    7bc2:	003a      	movs	r2, r7
    7bc4:	4b12      	ldr	r3, [pc, #72]	; (7c10 <_vfiprintf_r+0x234>)
    7bc6:	0029      	movs	r1, r5
    7bc8:	0030      	movs	r0, r6
    7bca:	f7fd fc93 	bl	54f4 <_printf_float>
    7bce:	9003      	str	r0, [sp, #12]
    7bd0:	9b03      	ldr	r3, [sp, #12]
    7bd2:	3301      	adds	r3, #1
    7bd4:	d1cc      	bne.n	7b70 <_vfiprintf_r+0x194>
    7bd6:	89bb      	ldrh	r3, [r7, #12]
    7bd8:	065b      	lsls	r3, r3, #25
    7bda:	d500      	bpl.n	7bde <_vfiprintf_r+0x202>
    7bdc:	e77b      	b.n	7ad6 <_vfiprintf_r+0xfa>
    7bde:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7be0:	e77b      	b.n	7ada <_vfiprintf_r+0xfe>
    7be2:	ab05      	add	r3, sp, #20
    7be4:	9300      	str	r3, [sp, #0]
    7be6:	003a      	movs	r2, r7
    7be8:	4b09      	ldr	r3, [pc, #36]	; (7c10 <_vfiprintf_r+0x234>)
    7bea:	0029      	movs	r1, r5
    7bec:	0030      	movs	r0, r6
    7bee:	f7fd ff3b 	bl	5a68 <_printf_i>
    7bf2:	e7ec      	b.n	7bce <_vfiprintf_r+0x1f2>
    7bf4:	0000abe8 	.word	0x0000abe8
    7bf8:	0000ad24 	.word	0x0000ad24
    7bfc:	0000ac08 	.word	0x0000ac08
    7c00:	0000abc8 	.word	0x0000abc8
    7c04:	0000ad2a 	.word	0x0000ad2a
    7c08:	0000ad2e 	.word	0x0000ad2e
    7c0c:	000054f5 	.word	0x000054f5
    7c10:	000079b7 	.word	0x000079b7

00007c14 <_putc_r>:
    7c14:	b570      	push	{r4, r5, r6, lr}
    7c16:	0006      	movs	r6, r0
    7c18:	000d      	movs	r5, r1
    7c1a:	0014      	movs	r4, r2
    7c1c:	2800      	cmp	r0, #0
    7c1e:	d004      	beq.n	7c2a <_putc_r+0x16>
    7c20:	6983      	ldr	r3, [r0, #24]
    7c22:	2b00      	cmp	r3, #0
    7c24:	d101      	bne.n	7c2a <_putc_r+0x16>
    7c26:	f7ff f9fb 	bl	7020 <__sinit>
    7c2a:	4b12      	ldr	r3, [pc, #72]	; (7c74 <_putc_r+0x60>)
    7c2c:	429c      	cmp	r4, r3
    7c2e:	d111      	bne.n	7c54 <_putc_r+0x40>
    7c30:	6874      	ldr	r4, [r6, #4]
    7c32:	68a3      	ldr	r3, [r4, #8]
    7c34:	3b01      	subs	r3, #1
    7c36:	60a3      	str	r3, [r4, #8]
    7c38:	2b00      	cmp	r3, #0
    7c3a:	da05      	bge.n	7c48 <_putc_r+0x34>
    7c3c:	69a2      	ldr	r2, [r4, #24]
    7c3e:	4293      	cmp	r3, r2
    7c40:	db12      	blt.n	7c68 <_putc_r+0x54>
    7c42:	b2eb      	uxtb	r3, r5
    7c44:	2b0a      	cmp	r3, #10
    7c46:	d00f      	beq.n	7c68 <_putc_r+0x54>
    7c48:	6823      	ldr	r3, [r4, #0]
    7c4a:	b2e8      	uxtb	r0, r5
    7c4c:	1c5a      	adds	r2, r3, #1
    7c4e:	6022      	str	r2, [r4, #0]
    7c50:	701d      	strb	r5, [r3, #0]
    7c52:	bd70      	pop	{r4, r5, r6, pc}
    7c54:	4b08      	ldr	r3, [pc, #32]	; (7c78 <_putc_r+0x64>)
    7c56:	429c      	cmp	r4, r3
    7c58:	d101      	bne.n	7c5e <_putc_r+0x4a>
    7c5a:	68b4      	ldr	r4, [r6, #8]
    7c5c:	e7e9      	b.n	7c32 <_putc_r+0x1e>
    7c5e:	4b07      	ldr	r3, [pc, #28]	; (7c7c <_putc_r+0x68>)
    7c60:	429c      	cmp	r4, r3
    7c62:	d1e6      	bne.n	7c32 <_putc_r+0x1e>
    7c64:	68f4      	ldr	r4, [r6, #12]
    7c66:	e7e4      	b.n	7c32 <_putc_r+0x1e>
    7c68:	0022      	movs	r2, r4
    7c6a:	0029      	movs	r1, r5
    7c6c:	0030      	movs	r0, r6
    7c6e:	f7fe f9a7 	bl	5fc0 <__swbuf_r>
    7c72:	e7ee      	b.n	7c52 <_putc_r+0x3e>
    7c74:	0000abe8 	.word	0x0000abe8
    7c78:	0000ac08 	.word	0x0000ac08
    7c7c:	0000abc8 	.word	0x0000abc8

00007c80 <_sbrk_r>:
    7c80:	2300      	movs	r3, #0
    7c82:	b570      	push	{r4, r5, r6, lr}
    7c84:	4c06      	ldr	r4, [pc, #24]	; (7ca0 <_sbrk_r+0x20>)
    7c86:	0005      	movs	r5, r0
    7c88:	0008      	movs	r0, r1
    7c8a:	6023      	str	r3, [r4, #0]
    7c8c:	f7fb f83c 	bl	2d08 <_sbrk>
    7c90:	1c43      	adds	r3, r0, #1
    7c92:	d103      	bne.n	7c9c <_sbrk_r+0x1c>
    7c94:	6823      	ldr	r3, [r4, #0]
    7c96:	2b00      	cmp	r3, #0
    7c98:	d000      	beq.n	7c9c <_sbrk_r+0x1c>
    7c9a:	602b      	str	r3, [r5, #0]
    7c9c:	bd70      	pop	{r4, r5, r6, pc}
    7c9e:	46c0      	nop			; (mov r8, r8)
    7ca0:	200023ac 	.word	0x200023ac

00007ca4 <__sread>:
    7ca4:	b570      	push	{r4, r5, r6, lr}
    7ca6:	000c      	movs	r4, r1
    7ca8:	250e      	movs	r5, #14
    7caa:	5f49      	ldrsh	r1, [r1, r5]
    7cac:	f000 f8b8 	bl	7e20 <_read_r>
    7cb0:	2800      	cmp	r0, #0
    7cb2:	db03      	blt.n	7cbc <__sread+0x18>
    7cb4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7cb6:	181b      	adds	r3, r3, r0
    7cb8:	6563      	str	r3, [r4, #84]	; 0x54
    7cba:	bd70      	pop	{r4, r5, r6, pc}
    7cbc:	89a3      	ldrh	r3, [r4, #12]
    7cbe:	4a02      	ldr	r2, [pc, #8]	; (7cc8 <__sread+0x24>)
    7cc0:	4013      	ands	r3, r2
    7cc2:	81a3      	strh	r3, [r4, #12]
    7cc4:	e7f9      	b.n	7cba <__sread+0x16>
    7cc6:	46c0      	nop			; (mov r8, r8)
    7cc8:	ffffefff 	.word	0xffffefff

00007ccc <__swrite>:
    7ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7cce:	001f      	movs	r7, r3
    7cd0:	898b      	ldrh	r3, [r1, #12]
    7cd2:	0005      	movs	r5, r0
    7cd4:	000c      	movs	r4, r1
    7cd6:	0016      	movs	r6, r2
    7cd8:	05db      	lsls	r3, r3, #23
    7cda:	d505      	bpl.n	7ce8 <__swrite+0x1c>
    7cdc:	230e      	movs	r3, #14
    7cde:	5ec9      	ldrsh	r1, [r1, r3]
    7ce0:	2200      	movs	r2, #0
    7ce2:	2302      	movs	r3, #2
    7ce4:	f000 f874 	bl	7dd0 <_lseek_r>
    7ce8:	89a3      	ldrh	r3, [r4, #12]
    7cea:	4a05      	ldr	r2, [pc, #20]	; (7d00 <__swrite+0x34>)
    7cec:	0028      	movs	r0, r5
    7cee:	4013      	ands	r3, r2
    7cf0:	81a3      	strh	r3, [r4, #12]
    7cf2:	0032      	movs	r2, r6
    7cf4:	230e      	movs	r3, #14
    7cf6:	5ee1      	ldrsh	r1, [r4, r3]
    7cf8:	003b      	movs	r3, r7
    7cfa:	f000 f81f 	bl	7d3c <_write_r>
    7cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7d00:	ffffefff 	.word	0xffffefff

00007d04 <__sseek>:
    7d04:	b570      	push	{r4, r5, r6, lr}
    7d06:	000c      	movs	r4, r1
    7d08:	250e      	movs	r5, #14
    7d0a:	5f49      	ldrsh	r1, [r1, r5]
    7d0c:	f000 f860 	bl	7dd0 <_lseek_r>
    7d10:	89a3      	ldrh	r3, [r4, #12]
    7d12:	1c42      	adds	r2, r0, #1
    7d14:	d103      	bne.n	7d1e <__sseek+0x1a>
    7d16:	4a05      	ldr	r2, [pc, #20]	; (7d2c <__sseek+0x28>)
    7d18:	4013      	ands	r3, r2
    7d1a:	81a3      	strh	r3, [r4, #12]
    7d1c:	bd70      	pop	{r4, r5, r6, pc}
    7d1e:	2280      	movs	r2, #128	; 0x80
    7d20:	0152      	lsls	r2, r2, #5
    7d22:	4313      	orrs	r3, r2
    7d24:	81a3      	strh	r3, [r4, #12]
    7d26:	6560      	str	r0, [r4, #84]	; 0x54
    7d28:	e7f8      	b.n	7d1c <__sseek+0x18>
    7d2a:	46c0      	nop			; (mov r8, r8)
    7d2c:	ffffefff 	.word	0xffffefff

00007d30 <__sclose>:
    7d30:	b510      	push	{r4, lr}
    7d32:	230e      	movs	r3, #14
    7d34:	5ec9      	ldrsh	r1, [r1, r3]
    7d36:	f000 f815 	bl	7d64 <_close_r>
    7d3a:	bd10      	pop	{r4, pc}

00007d3c <_write_r>:
    7d3c:	b570      	push	{r4, r5, r6, lr}
    7d3e:	0005      	movs	r5, r0
    7d40:	0008      	movs	r0, r1
    7d42:	0011      	movs	r1, r2
    7d44:	2200      	movs	r2, #0
    7d46:	4c06      	ldr	r4, [pc, #24]	; (7d60 <_write_r+0x24>)
    7d48:	6022      	str	r2, [r4, #0]
    7d4a:	001a      	movs	r2, r3
    7d4c:	f7fa ffb4 	bl	2cb8 <_write>
    7d50:	1c43      	adds	r3, r0, #1
    7d52:	d103      	bne.n	7d5c <_write_r+0x20>
    7d54:	6823      	ldr	r3, [r4, #0]
    7d56:	2b00      	cmp	r3, #0
    7d58:	d000      	beq.n	7d5c <_write_r+0x20>
    7d5a:	602b      	str	r3, [r5, #0]
    7d5c:	bd70      	pop	{r4, r5, r6, pc}
    7d5e:	46c0      	nop			; (mov r8, r8)
    7d60:	200023ac 	.word	0x200023ac

00007d64 <_close_r>:
    7d64:	2300      	movs	r3, #0
    7d66:	b570      	push	{r4, r5, r6, lr}
    7d68:	4c06      	ldr	r4, [pc, #24]	; (7d84 <_close_r+0x20>)
    7d6a:	0005      	movs	r5, r0
    7d6c:	0008      	movs	r0, r1
    7d6e:	6023      	str	r3, [r4, #0]
    7d70:	f7fa ffdc 	bl	2d2c <_close>
    7d74:	1c43      	adds	r3, r0, #1
    7d76:	d103      	bne.n	7d80 <_close_r+0x1c>
    7d78:	6823      	ldr	r3, [r4, #0]
    7d7a:	2b00      	cmp	r3, #0
    7d7c:	d000      	beq.n	7d80 <_close_r+0x1c>
    7d7e:	602b      	str	r3, [r5, #0]
    7d80:	bd70      	pop	{r4, r5, r6, pc}
    7d82:	46c0      	nop			; (mov r8, r8)
    7d84:	200023ac 	.word	0x200023ac

00007d88 <_fstat_r>:
    7d88:	2300      	movs	r3, #0
    7d8a:	b570      	push	{r4, r5, r6, lr}
    7d8c:	4c06      	ldr	r4, [pc, #24]	; (7da8 <_fstat_r+0x20>)
    7d8e:	0005      	movs	r5, r0
    7d90:	0008      	movs	r0, r1
    7d92:	0011      	movs	r1, r2
    7d94:	6023      	str	r3, [r4, #0]
    7d96:	f7fa ffcc 	bl	2d32 <_fstat>
    7d9a:	1c43      	adds	r3, r0, #1
    7d9c:	d103      	bne.n	7da6 <_fstat_r+0x1e>
    7d9e:	6823      	ldr	r3, [r4, #0]
    7da0:	2b00      	cmp	r3, #0
    7da2:	d000      	beq.n	7da6 <_fstat_r+0x1e>
    7da4:	602b      	str	r3, [r5, #0]
    7da6:	bd70      	pop	{r4, r5, r6, pc}
    7da8:	200023ac 	.word	0x200023ac

00007dac <_isatty_r>:
    7dac:	2300      	movs	r3, #0
    7dae:	b570      	push	{r4, r5, r6, lr}
    7db0:	4c06      	ldr	r4, [pc, #24]	; (7dcc <_isatty_r+0x20>)
    7db2:	0005      	movs	r5, r0
    7db4:	0008      	movs	r0, r1
    7db6:	6023      	str	r3, [r4, #0]
    7db8:	f7fa ffc0 	bl	2d3c <_isatty>
    7dbc:	1c43      	adds	r3, r0, #1
    7dbe:	d103      	bne.n	7dc8 <_isatty_r+0x1c>
    7dc0:	6823      	ldr	r3, [r4, #0]
    7dc2:	2b00      	cmp	r3, #0
    7dc4:	d000      	beq.n	7dc8 <_isatty_r+0x1c>
    7dc6:	602b      	str	r3, [r5, #0]
    7dc8:	bd70      	pop	{r4, r5, r6, pc}
    7dca:	46c0      	nop			; (mov r8, r8)
    7dcc:	200023ac 	.word	0x200023ac

00007dd0 <_lseek_r>:
    7dd0:	b570      	push	{r4, r5, r6, lr}
    7dd2:	0005      	movs	r5, r0
    7dd4:	0008      	movs	r0, r1
    7dd6:	0011      	movs	r1, r2
    7dd8:	2200      	movs	r2, #0
    7dda:	4c06      	ldr	r4, [pc, #24]	; (7df4 <_lseek_r+0x24>)
    7ddc:	6022      	str	r2, [r4, #0]
    7dde:	001a      	movs	r2, r3
    7de0:	f7fa ffae 	bl	2d40 <_lseek>
    7de4:	1c43      	adds	r3, r0, #1
    7de6:	d103      	bne.n	7df0 <_lseek_r+0x20>
    7de8:	6823      	ldr	r3, [r4, #0]
    7dea:	2b00      	cmp	r3, #0
    7dec:	d000      	beq.n	7df0 <_lseek_r+0x20>
    7dee:	602b      	str	r3, [r5, #0]
    7df0:	bd70      	pop	{r4, r5, r6, pc}
    7df2:	46c0      	nop			; (mov r8, r8)
    7df4:	200023ac 	.word	0x200023ac

00007df8 <__ascii_mbtowc>:
    7df8:	b082      	sub	sp, #8
    7dfa:	2900      	cmp	r1, #0
    7dfc:	d100      	bne.n	7e00 <__ascii_mbtowc+0x8>
    7dfe:	a901      	add	r1, sp, #4
    7e00:	1e10      	subs	r0, r2, #0
    7e02:	d006      	beq.n	7e12 <__ascii_mbtowc+0x1a>
    7e04:	2b00      	cmp	r3, #0
    7e06:	d006      	beq.n	7e16 <__ascii_mbtowc+0x1e>
    7e08:	7813      	ldrb	r3, [r2, #0]
    7e0a:	600b      	str	r3, [r1, #0]
    7e0c:	7810      	ldrb	r0, [r2, #0]
    7e0e:	1e43      	subs	r3, r0, #1
    7e10:	4198      	sbcs	r0, r3
    7e12:	b002      	add	sp, #8
    7e14:	4770      	bx	lr
    7e16:	2002      	movs	r0, #2
    7e18:	4240      	negs	r0, r0
    7e1a:	e7fa      	b.n	7e12 <__ascii_mbtowc+0x1a>

00007e1c <__malloc_lock>:
    7e1c:	4770      	bx	lr

00007e1e <__malloc_unlock>:
    7e1e:	4770      	bx	lr

00007e20 <_read_r>:
    7e20:	b570      	push	{r4, r5, r6, lr}
    7e22:	0005      	movs	r5, r0
    7e24:	0008      	movs	r0, r1
    7e26:	0011      	movs	r1, r2
    7e28:	2200      	movs	r2, #0
    7e2a:	4c06      	ldr	r4, [pc, #24]	; (7e44 <_read_r+0x24>)
    7e2c:	6022      	str	r2, [r4, #0]
    7e2e:	001a      	movs	r2, r3
    7e30:	f7fa ff20 	bl	2c74 <_read>
    7e34:	1c43      	adds	r3, r0, #1
    7e36:	d103      	bne.n	7e40 <_read_r+0x20>
    7e38:	6823      	ldr	r3, [r4, #0]
    7e3a:	2b00      	cmp	r3, #0
    7e3c:	d000      	beq.n	7e40 <_read_r+0x20>
    7e3e:	602b      	str	r3, [r5, #0]
    7e40:	bd70      	pop	{r4, r5, r6, pc}
    7e42:	46c0      	nop			; (mov r8, r8)
    7e44:	200023ac 	.word	0x200023ac

00007e48 <__ascii_wctomb>:
    7e48:	1e0b      	subs	r3, r1, #0
    7e4a:	d004      	beq.n	7e56 <__ascii_wctomb+0xe>
    7e4c:	2aff      	cmp	r2, #255	; 0xff
    7e4e:	d904      	bls.n	7e5a <__ascii_wctomb+0x12>
    7e50:	238a      	movs	r3, #138	; 0x8a
    7e52:	6003      	str	r3, [r0, #0]
    7e54:	3b8b      	subs	r3, #139	; 0x8b
    7e56:	0018      	movs	r0, r3
    7e58:	4770      	bx	lr
    7e5a:	700a      	strb	r2, [r1, #0]
    7e5c:	2301      	movs	r3, #1
    7e5e:	e7fa      	b.n	7e56 <__ascii_wctomb+0xe>

00007e60 <__gnu_thumb1_case_uqi>:
    7e60:	b402      	push	{r1}
    7e62:	4671      	mov	r1, lr
    7e64:	0849      	lsrs	r1, r1, #1
    7e66:	0049      	lsls	r1, r1, #1
    7e68:	5c09      	ldrb	r1, [r1, r0]
    7e6a:	0049      	lsls	r1, r1, #1
    7e6c:	448e      	add	lr, r1
    7e6e:	bc02      	pop	{r1}
    7e70:	4770      	bx	lr
    7e72:	46c0      	nop			; (mov r8, r8)

00007e74 <__udivsi3>:
    7e74:	2200      	movs	r2, #0
    7e76:	0843      	lsrs	r3, r0, #1
    7e78:	428b      	cmp	r3, r1
    7e7a:	d374      	bcc.n	7f66 <__udivsi3+0xf2>
    7e7c:	0903      	lsrs	r3, r0, #4
    7e7e:	428b      	cmp	r3, r1
    7e80:	d35f      	bcc.n	7f42 <__udivsi3+0xce>
    7e82:	0a03      	lsrs	r3, r0, #8
    7e84:	428b      	cmp	r3, r1
    7e86:	d344      	bcc.n	7f12 <__udivsi3+0x9e>
    7e88:	0b03      	lsrs	r3, r0, #12
    7e8a:	428b      	cmp	r3, r1
    7e8c:	d328      	bcc.n	7ee0 <__udivsi3+0x6c>
    7e8e:	0c03      	lsrs	r3, r0, #16
    7e90:	428b      	cmp	r3, r1
    7e92:	d30d      	bcc.n	7eb0 <__udivsi3+0x3c>
    7e94:	22ff      	movs	r2, #255	; 0xff
    7e96:	0209      	lsls	r1, r1, #8
    7e98:	ba12      	rev	r2, r2
    7e9a:	0c03      	lsrs	r3, r0, #16
    7e9c:	428b      	cmp	r3, r1
    7e9e:	d302      	bcc.n	7ea6 <__udivsi3+0x32>
    7ea0:	1212      	asrs	r2, r2, #8
    7ea2:	0209      	lsls	r1, r1, #8
    7ea4:	d065      	beq.n	7f72 <__udivsi3+0xfe>
    7ea6:	0b03      	lsrs	r3, r0, #12
    7ea8:	428b      	cmp	r3, r1
    7eaa:	d319      	bcc.n	7ee0 <__udivsi3+0x6c>
    7eac:	e000      	b.n	7eb0 <__udivsi3+0x3c>
    7eae:	0a09      	lsrs	r1, r1, #8
    7eb0:	0bc3      	lsrs	r3, r0, #15
    7eb2:	428b      	cmp	r3, r1
    7eb4:	d301      	bcc.n	7eba <__udivsi3+0x46>
    7eb6:	03cb      	lsls	r3, r1, #15
    7eb8:	1ac0      	subs	r0, r0, r3
    7eba:	4152      	adcs	r2, r2
    7ebc:	0b83      	lsrs	r3, r0, #14
    7ebe:	428b      	cmp	r3, r1
    7ec0:	d301      	bcc.n	7ec6 <__udivsi3+0x52>
    7ec2:	038b      	lsls	r3, r1, #14
    7ec4:	1ac0      	subs	r0, r0, r3
    7ec6:	4152      	adcs	r2, r2
    7ec8:	0b43      	lsrs	r3, r0, #13
    7eca:	428b      	cmp	r3, r1
    7ecc:	d301      	bcc.n	7ed2 <__udivsi3+0x5e>
    7ece:	034b      	lsls	r3, r1, #13
    7ed0:	1ac0      	subs	r0, r0, r3
    7ed2:	4152      	adcs	r2, r2
    7ed4:	0b03      	lsrs	r3, r0, #12
    7ed6:	428b      	cmp	r3, r1
    7ed8:	d301      	bcc.n	7ede <__udivsi3+0x6a>
    7eda:	030b      	lsls	r3, r1, #12
    7edc:	1ac0      	subs	r0, r0, r3
    7ede:	4152      	adcs	r2, r2
    7ee0:	0ac3      	lsrs	r3, r0, #11
    7ee2:	428b      	cmp	r3, r1
    7ee4:	d301      	bcc.n	7eea <__udivsi3+0x76>
    7ee6:	02cb      	lsls	r3, r1, #11
    7ee8:	1ac0      	subs	r0, r0, r3
    7eea:	4152      	adcs	r2, r2
    7eec:	0a83      	lsrs	r3, r0, #10
    7eee:	428b      	cmp	r3, r1
    7ef0:	d301      	bcc.n	7ef6 <__udivsi3+0x82>
    7ef2:	028b      	lsls	r3, r1, #10
    7ef4:	1ac0      	subs	r0, r0, r3
    7ef6:	4152      	adcs	r2, r2
    7ef8:	0a43      	lsrs	r3, r0, #9
    7efa:	428b      	cmp	r3, r1
    7efc:	d301      	bcc.n	7f02 <__udivsi3+0x8e>
    7efe:	024b      	lsls	r3, r1, #9
    7f00:	1ac0      	subs	r0, r0, r3
    7f02:	4152      	adcs	r2, r2
    7f04:	0a03      	lsrs	r3, r0, #8
    7f06:	428b      	cmp	r3, r1
    7f08:	d301      	bcc.n	7f0e <__udivsi3+0x9a>
    7f0a:	020b      	lsls	r3, r1, #8
    7f0c:	1ac0      	subs	r0, r0, r3
    7f0e:	4152      	adcs	r2, r2
    7f10:	d2cd      	bcs.n	7eae <__udivsi3+0x3a>
    7f12:	09c3      	lsrs	r3, r0, #7
    7f14:	428b      	cmp	r3, r1
    7f16:	d301      	bcc.n	7f1c <__udivsi3+0xa8>
    7f18:	01cb      	lsls	r3, r1, #7
    7f1a:	1ac0      	subs	r0, r0, r3
    7f1c:	4152      	adcs	r2, r2
    7f1e:	0983      	lsrs	r3, r0, #6
    7f20:	428b      	cmp	r3, r1
    7f22:	d301      	bcc.n	7f28 <__udivsi3+0xb4>
    7f24:	018b      	lsls	r3, r1, #6
    7f26:	1ac0      	subs	r0, r0, r3
    7f28:	4152      	adcs	r2, r2
    7f2a:	0943      	lsrs	r3, r0, #5
    7f2c:	428b      	cmp	r3, r1
    7f2e:	d301      	bcc.n	7f34 <__udivsi3+0xc0>
    7f30:	014b      	lsls	r3, r1, #5
    7f32:	1ac0      	subs	r0, r0, r3
    7f34:	4152      	adcs	r2, r2
    7f36:	0903      	lsrs	r3, r0, #4
    7f38:	428b      	cmp	r3, r1
    7f3a:	d301      	bcc.n	7f40 <__udivsi3+0xcc>
    7f3c:	010b      	lsls	r3, r1, #4
    7f3e:	1ac0      	subs	r0, r0, r3
    7f40:	4152      	adcs	r2, r2
    7f42:	08c3      	lsrs	r3, r0, #3
    7f44:	428b      	cmp	r3, r1
    7f46:	d301      	bcc.n	7f4c <__udivsi3+0xd8>
    7f48:	00cb      	lsls	r3, r1, #3
    7f4a:	1ac0      	subs	r0, r0, r3
    7f4c:	4152      	adcs	r2, r2
    7f4e:	0883      	lsrs	r3, r0, #2
    7f50:	428b      	cmp	r3, r1
    7f52:	d301      	bcc.n	7f58 <__udivsi3+0xe4>
    7f54:	008b      	lsls	r3, r1, #2
    7f56:	1ac0      	subs	r0, r0, r3
    7f58:	4152      	adcs	r2, r2
    7f5a:	0843      	lsrs	r3, r0, #1
    7f5c:	428b      	cmp	r3, r1
    7f5e:	d301      	bcc.n	7f64 <__udivsi3+0xf0>
    7f60:	004b      	lsls	r3, r1, #1
    7f62:	1ac0      	subs	r0, r0, r3
    7f64:	4152      	adcs	r2, r2
    7f66:	1a41      	subs	r1, r0, r1
    7f68:	d200      	bcs.n	7f6c <__udivsi3+0xf8>
    7f6a:	4601      	mov	r1, r0
    7f6c:	4152      	adcs	r2, r2
    7f6e:	4610      	mov	r0, r2
    7f70:	4770      	bx	lr
    7f72:	e7ff      	b.n	7f74 <__udivsi3+0x100>
    7f74:	b501      	push	{r0, lr}
    7f76:	2000      	movs	r0, #0
    7f78:	f000 f8f0 	bl	815c <__aeabi_idiv0>
    7f7c:	bd02      	pop	{r1, pc}
    7f7e:	46c0      	nop			; (mov r8, r8)

00007f80 <__aeabi_uidivmod>:
    7f80:	2900      	cmp	r1, #0
    7f82:	d0f7      	beq.n	7f74 <__udivsi3+0x100>
    7f84:	e776      	b.n	7e74 <__udivsi3>
    7f86:	4770      	bx	lr

00007f88 <__divsi3>:
    7f88:	4603      	mov	r3, r0
    7f8a:	430b      	orrs	r3, r1
    7f8c:	d47f      	bmi.n	808e <__divsi3+0x106>
    7f8e:	2200      	movs	r2, #0
    7f90:	0843      	lsrs	r3, r0, #1
    7f92:	428b      	cmp	r3, r1
    7f94:	d374      	bcc.n	8080 <__divsi3+0xf8>
    7f96:	0903      	lsrs	r3, r0, #4
    7f98:	428b      	cmp	r3, r1
    7f9a:	d35f      	bcc.n	805c <__divsi3+0xd4>
    7f9c:	0a03      	lsrs	r3, r0, #8
    7f9e:	428b      	cmp	r3, r1
    7fa0:	d344      	bcc.n	802c <__divsi3+0xa4>
    7fa2:	0b03      	lsrs	r3, r0, #12
    7fa4:	428b      	cmp	r3, r1
    7fa6:	d328      	bcc.n	7ffa <__divsi3+0x72>
    7fa8:	0c03      	lsrs	r3, r0, #16
    7faa:	428b      	cmp	r3, r1
    7fac:	d30d      	bcc.n	7fca <__divsi3+0x42>
    7fae:	22ff      	movs	r2, #255	; 0xff
    7fb0:	0209      	lsls	r1, r1, #8
    7fb2:	ba12      	rev	r2, r2
    7fb4:	0c03      	lsrs	r3, r0, #16
    7fb6:	428b      	cmp	r3, r1
    7fb8:	d302      	bcc.n	7fc0 <__divsi3+0x38>
    7fba:	1212      	asrs	r2, r2, #8
    7fbc:	0209      	lsls	r1, r1, #8
    7fbe:	d065      	beq.n	808c <__divsi3+0x104>
    7fc0:	0b03      	lsrs	r3, r0, #12
    7fc2:	428b      	cmp	r3, r1
    7fc4:	d319      	bcc.n	7ffa <__divsi3+0x72>
    7fc6:	e000      	b.n	7fca <__divsi3+0x42>
    7fc8:	0a09      	lsrs	r1, r1, #8
    7fca:	0bc3      	lsrs	r3, r0, #15
    7fcc:	428b      	cmp	r3, r1
    7fce:	d301      	bcc.n	7fd4 <__divsi3+0x4c>
    7fd0:	03cb      	lsls	r3, r1, #15
    7fd2:	1ac0      	subs	r0, r0, r3
    7fd4:	4152      	adcs	r2, r2
    7fd6:	0b83      	lsrs	r3, r0, #14
    7fd8:	428b      	cmp	r3, r1
    7fda:	d301      	bcc.n	7fe0 <__divsi3+0x58>
    7fdc:	038b      	lsls	r3, r1, #14
    7fde:	1ac0      	subs	r0, r0, r3
    7fe0:	4152      	adcs	r2, r2
    7fe2:	0b43      	lsrs	r3, r0, #13
    7fe4:	428b      	cmp	r3, r1
    7fe6:	d301      	bcc.n	7fec <__divsi3+0x64>
    7fe8:	034b      	lsls	r3, r1, #13
    7fea:	1ac0      	subs	r0, r0, r3
    7fec:	4152      	adcs	r2, r2
    7fee:	0b03      	lsrs	r3, r0, #12
    7ff0:	428b      	cmp	r3, r1
    7ff2:	d301      	bcc.n	7ff8 <__divsi3+0x70>
    7ff4:	030b      	lsls	r3, r1, #12
    7ff6:	1ac0      	subs	r0, r0, r3
    7ff8:	4152      	adcs	r2, r2
    7ffa:	0ac3      	lsrs	r3, r0, #11
    7ffc:	428b      	cmp	r3, r1
    7ffe:	d301      	bcc.n	8004 <__divsi3+0x7c>
    8000:	02cb      	lsls	r3, r1, #11
    8002:	1ac0      	subs	r0, r0, r3
    8004:	4152      	adcs	r2, r2
    8006:	0a83      	lsrs	r3, r0, #10
    8008:	428b      	cmp	r3, r1
    800a:	d301      	bcc.n	8010 <__divsi3+0x88>
    800c:	028b      	lsls	r3, r1, #10
    800e:	1ac0      	subs	r0, r0, r3
    8010:	4152      	adcs	r2, r2
    8012:	0a43      	lsrs	r3, r0, #9
    8014:	428b      	cmp	r3, r1
    8016:	d301      	bcc.n	801c <__divsi3+0x94>
    8018:	024b      	lsls	r3, r1, #9
    801a:	1ac0      	subs	r0, r0, r3
    801c:	4152      	adcs	r2, r2
    801e:	0a03      	lsrs	r3, r0, #8
    8020:	428b      	cmp	r3, r1
    8022:	d301      	bcc.n	8028 <__divsi3+0xa0>
    8024:	020b      	lsls	r3, r1, #8
    8026:	1ac0      	subs	r0, r0, r3
    8028:	4152      	adcs	r2, r2
    802a:	d2cd      	bcs.n	7fc8 <__divsi3+0x40>
    802c:	09c3      	lsrs	r3, r0, #7
    802e:	428b      	cmp	r3, r1
    8030:	d301      	bcc.n	8036 <__divsi3+0xae>
    8032:	01cb      	lsls	r3, r1, #7
    8034:	1ac0      	subs	r0, r0, r3
    8036:	4152      	adcs	r2, r2
    8038:	0983      	lsrs	r3, r0, #6
    803a:	428b      	cmp	r3, r1
    803c:	d301      	bcc.n	8042 <__divsi3+0xba>
    803e:	018b      	lsls	r3, r1, #6
    8040:	1ac0      	subs	r0, r0, r3
    8042:	4152      	adcs	r2, r2
    8044:	0943      	lsrs	r3, r0, #5
    8046:	428b      	cmp	r3, r1
    8048:	d301      	bcc.n	804e <__divsi3+0xc6>
    804a:	014b      	lsls	r3, r1, #5
    804c:	1ac0      	subs	r0, r0, r3
    804e:	4152      	adcs	r2, r2
    8050:	0903      	lsrs	r3, r0, #4
    8052:	428b      	cmp	r3, r1
    8054:	d301      	bcc.n	805a <__divsi3+0xd2>
    8056:	010b      	lsls	r3, r1, #4
    8058:	1ac0      	subs	r0, r0, r3
    805a:	4152      	adcs	r2, r2
    805c:	08c3      	lsrs	r3, r0, #3
    805e:	428b      	cmp	r3, r1
    8060:	d301      	bcc.n	8066 <__divsi3+0xde>
    8062:	00cb      	lsls	r3, r1, #3
    8064:	1ac0      	subs	r0, r0, r3
    8066:	4152      	adcs	r2, r2
    8068:	0883      	lsrs	r3, r0, #2
    806a:	428b      	cmp	r3, r1
    806c:	d301      	bcc.n	8072 <__divsi3+0xea>
    806e:	008b      	lsls	r3, r1, #2
    8070:	1ac0      	subs	r0, r0, r3
    8072:	4152      	adcs	r2, r2
    8074:	0843      	lsrs	r3, r0, #1
    8076:	428b      	cmp	r3, r1
    8078:	d301      	bcc.n	807e <__divsi3+0xf6>
    807a:	004b      	lsls	r3, r1, #1
    807c:	1ac0      	subs	r0, r0, r3
    807e:	4152      	adcs	r2, r2
    8080:	1a41      	subs	r1, r0, r1
    8082:	d200      	bcs.n	8086 <__divsi3+0xfe>
    8084:	4601      	mov	r1, r0
    8086:	4152      	adcs	r2, r2
    8088:	4610      	mov	r0, r2
    808a:	4770      	bx	lr
    808c:	e05d      	b.n	814a <__divsi3+0x1c2>
    808e:	0fca      	lsrs	r2, r1, #31
    8090:	d000      	beq.n	8094 <__divsi3+0x10c>
    8092:	4249      	negs	r1, r1
    8094:	1003      	asrs	r3, r0, #32
    8096:	d300      	bcc.n	809a <__divsi3+0x112>
    8098:	4240      	negs	r0, r0
    809a:	4053      	eors	r3, r2
    809c:	2200      	movs	r2, #0
    809e:	469c      	mov	ip, r3
    80a0:	0903      	lsrs	r3, r0, #4
    80a2:	428b      	cmp	r3, r1
    80a4:	d32d      	bcc.n	8102 <__divsi3+0x17a>
    80a6:	0a03      	lsrs	r3, r0, #8
    80a8:	428b      	cmp	r3, r1
    80aa:	d312      	bcc.n	80d2 <__divsi3+0x14a>
    80ac:	22fc      	movs	r2, #252	; 0xfc
    80ae:	0189      	lsls	r1, r1, #6
    80b0:	ba12      	rev	r2, r2
    80b2:	0a03      	lsrs	r3, r0, #8
    80b4:	428b      	cmp	r3, r1
    80b6:	d30c      	bcc.n	80d2 <__divsi3+0x14a>
    80b8:	0189      	lsls	r1, r1, #6
    80ba:	1192      	asrs	r2, r2, #6
    80bc:	428b      	cmp	r3, r1
    80be:	d308      	bcc.n	80d2 <__divsi3+0x14a>
    80c0:	0189      	lsls	r1, r1, #6
    80c2:	1192      	asrs	r2, r2, #6
    80c4:	428b      	cmp	r3, r1
    80c6:	d304      	bcc.n	80d2 <__divsi3+0x14a>
    80c8:	0189      	lsls	r1, r1, #6
    80ca:	d03a      	beq.n	8142 <__divsi3+0x1ba>
    80cc:	1192      	asrs	r2, r2, #6
    80ce:	e000      	b.n	80d2 <__divsi3+0x14a>
    80d0:	0989      	lsrs	r1, r1, #6
    80d2:	09c3      	lsrs	r3, r0, #7
    80d4:	428b      	cmp	r3, r1
    80d6:	d301      	bcc.n	80dc <__divsi3+0x154>
    80d8:	01cb      	lsls	r3, r1, #7
    80da:	1ac0      	subs	r0, r0, r3
    80dc:	4152      	adcs	r2, r2
    80de:	0983      	lsrs	r3, r0, #6
    80e0:	428b      	cmp	r3, r1
    80e2:	d301      	bcc.n	80e8 <__divsi3+0x160>
    80e4:	018b      	lsls	r3, r1, #6
    80e6:	1ac0      	subs	r0, r0, r3
    80e8:	4152      	adcs	r2, r2
    80ea:	0943      	lsrs	r3, r0, #5
    80ec:	428b      	cmp	r3, r1
    80ee:	d301      	bcc.n	80f4 <__divsi3+0x16c>
    80f0:	014b      	lsls	r3, r1, #5
    80f2:	1ac0      	subs	r0, r0, r3
    80f4:	4152      	adcs	r2, r2
    80f6:	0903      	lsrs	r3, r0, #4
    80f8:	428b      	cmp	r3, r1
    80fa:	d301      	bcc.n	8100 <__divsi3+0x178>
    80fc:	010b      	lsls	r3, r1, #4
    80fe:	1ac0      	subs	r0, r0, r3
    8100:	4152      	adcs	r2, r2
    8102:	08c3      	lsrs	r3, r0, #3
    8104:	428b      	cmp	r3, r1
    8106:	d301      	bcc.n	810c <__divsi3+0x184>
    8108:	00cb      	lsls	r3, r1, #3
    810a:	1ac0      	subs	r0, r0, r3
    810c:	4152      	adcs	r2, r2
    810e:	0883      	lsrs	r3, r0, #2
    8110:	428b      	cmp	r3, r1
    8112:	d301      	bcc.n	8118 <__divsi3+0x190>
    8114:	008b      	lsls	r3, r1, #2
    8116:	1ac0      	subs	r0, r0, r3
    8118:	4152      	adcs	r2, r2
    811a:	d2d9      	bcs.n	80d0 <__divsi3+0x148>
    811c:	0843      	lsrs	r3, r0, #1
    811e:	428b      	cmp	r3, r1
    8120:	d301      	bcc.n	8126 <__divsi3+0x19e>
    8122:	004b      	lsls	r3, r1, #1
    8124:	1ac0      	subs	r0, r0, r3
    8126:	4152      	adcs	r2, r2
    8128:	1a41      	subs	r1, r0, r1
    812a:	d200      	bcs.n	812e <__divsi3+0x1a6>
    812c:	4601      	mov	r1, r0
    812e:	4663      	mov	r3, ip
    8130:	4152      	adcs	r2, r2
    8132:	105b      	asrs	r3, r3, #1
    8134:	4610      	mov	r0, r2
    8136:	d301      	bcc.n	813c <__divsi3+0x1b4>
    8138:	4240      	negs	r0, r0
    813a:	2b00      	cmp	r3, #0
    813c:	d500      	bpl.n	8140 <__divsi3+0x1b8>
    813e:	4249      	negs	r1, r1
    8140:	4770      	bx	lr
    8142:	4663      	mov	r3, ip
    8144:	105b      	asrs	r3, r3, #1
    8146:	d300      	bcc.n	814a <__divsi3+0x1c2>
    8148:	4240      	negs	r0, r0
    814a:	b501      	push	{r0, lr}
    814c:	2000      	movs	r0, #0
    814e:	f000 f805 	bl	815c <__aeabi_idiv0>
    8152:	bd02      	pop	{r1, pc}

00008154 <__aeabi_idivmod>:
    8154:	2900      	cmp	r1, #0
    8156:	d0f8      	beq.n	814a <__divsi3+0x1c2>
    8158:	e716      	b.n	7f88 <__divsi3>
    815a:	4770      	bx	lr

0000815c <__aeabi_idiv0>:
    815c:	4770      	bx	lr
    815e:	46c0      	nop			; (mov r8, r8)

00008160 <__aeabi_cdrcmple>:
    8160:	4684      	mov	ip, r0
    8162:	1c10      	adds	r0, r2, #0
    8164:	4662      	mov	r2, ip
    8166:	468c      	mov	ip, r1
    8168:	1c19      	adds	r1, r3, #0
    816a:	4663      	mov	r3, ip
    816c:	e000      	b.n	8170 <__aeabi_cdcmpeq>
    816e:	46c0      	nop			; (mov r8, r8)

00008170 <__aeabi_cdcmpeq>:
    8170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8172:	f001 fc6b 	bl	9a4c <__ledf2>
    8176:	2800      	cmp	r0, #0
    8178:	d401      	bmi.n	817e <__aeabi_cdcmpeq+0xe>
    817a:	2100      	movs	r1, #0
    817c:	42c8      	cmn	r0, r1
    817e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008180 <__aeabi_dcmpeq>:
    8180:	b510      	push	{r4, lr}
    8182:	f001 fbc5 	bl	9910 <__eqdf2>
    8186:	4240      	negs	r0, r0
    8188:	3001      	adds	r0, #1
    818a:	bd10      	pop	{r4, pc}

0000818c <__aeabi_dcmplt>:
    818c:	b510      	push	{r4, lr}
    818e:	f001 fc5d 	bl	9a4c <__ledf2>
    8192:	2800      	cmp	r0, #0
    8194:	db01      	blt.n	819a <__aeabi_dcmplt+0xe>
    8196:	2000      	movs	r0, #0
    8198:	bd10      	pop	{r4, pc}
    819a:	2001      	movs	r0, #1
    819c:	bd10      	pop	{r4, pc}
    819e:	46c0      	nop			; (mov r8, r8)

000081a0 <__aeabi_dcmple>:
    81a0:	b510      	push	{r4, lr}
    81a2:	f001 fc53 	bl	9a4c <__ledf2>
    81a6:	2800      	cmp	r0, #0
    81a8:	dd01      	ble.n	81ae <__aeabi_dcmple+0xe>
    81aa:	2000      	movs	r0, #0
    81ac:	bd10      	pop	{r4, pc}
    81ae:	2001      	movs	r0, #1
    81b0:	bd10      	pop	{r4, pc}
    81b2:	46c0      	nop			; (mov r8, r8)

000081b4 <__aeabi_dcmpgt>:
    81b4:	b510      	push	{r4, lr}
    81b6:	f001 fbe5 	bl	9984 <__gedf2>
    81ba:	2800      	cmp	r0, #0
    81bc:	dc01      	bgt.n	81c2 <__aeabi_dcmpgt+0xe>
    81be:	2000      	movs	r0, #0
    81c0:	bd10      	pop	{r4, pc}
    81c2:	2001      	movs	r0, #1
    81c4:	bd10      	pop	{r4, pc}
    81c6:	46c0      	nop			; (mov r8, r8)

000081c8 <__aeabi_dcmpge>:
    81c8:	b510      	push	{r4, lr}
    81ca:	f001 fbdb 	bl	9984 <__gedf2>
    81ce:	2800      	cmp	r0, #0
    81d0:	da01      	bge.n	81d6 <__aeabi_dcmpge+0xe>
    81d2:	2000      	movs	r0, #0
    81d4:	bd10      	pop	{r4, pc}
    81d6:	2001      	movs	r0, #1
    81d8:	bd10      	pop	{r4, pc}
    81da:	46c0      	nop			; (mov r8, r8)

000081dc <__aeabi_cfrcmple>:
    81dc:	4684      	mov	ip, r0
    81de:	1c08      	adds	r0, r1, #0
    81e0:	4661      	mov	r1, ip
    81e2:	e7ff      	b.n	81e4 <__aeabi_cfcmpeq>

000081e4 <__aeabi_cfcmpeq>:
    81e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    81e6:	f000 fb9d 	bl	8924 <__lesf2>
    81ea:	2800      	cmp	r0, #0
    81ec:	d401      	bmi.n	81f2 <__aeabi_cfcmpeq+0xe>
    81ee:	2100      	movs	r1, #0
    81f0:	42c8      	cmn	r0, r1
    81f2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000081f4 <__aeabi_fcmpeq>:
    81f4:	b510      	push	{r4, lr}
    81f6:	f000 fb2f 	bl	8858 <__eqsf2>
    81fa:	4240      	negs	r0, r0
    81fc:	3001      	adds	r0, #1
    81fe:	bd10      	pop	{r4, pc}

00008200 <__aeabi_fcmplt>:
    8200:	b510      	push	{r4, lr}
    8202:	f000 fb8f 	bl	8924 <__lesf2>
    8206:	2800      	cmp	r0, #0
    8208:	db01      	blt.n	820e <__aeabi_fcmplt+0xe>
    820a:	2000      	movs	r0, #0
    820c:	bd10      	pop	{r4, pc}
    820e:	2001      	movs	r0, #1
    8210:	bd10      	pop	{r4, pc}
    8212:	46c0      	nop			; (mov r8, r8)

00008214 <__aeabi_fcmple>:
    8214:	b510      	push	{r4, lr}
    8216:	f000 fb85 	bl	8924 <__lesf2>
    821a:	2800      	cmp	r0, #0
    821c:	dd01      	ble.n	8222 <__aeabi_fcmple+0xe>
    821e:	2000      	movs	r0, #0
    8220:	bd10      	pop	{r4, pc}
    8222:	2001      	movs	r0, #1
    8224:	bd10      	pop	{r4, pc}
    8226:	46c0      	nop			; (mov r8, r8)

00008228 <__aeabi_fcmpgt>:
    8228:	b510      	push	{r4, lr}
    822a:	f000 fb3b 	bl	88a4 <__gesf2>
    822e:	2800      	cmp	r0, #0
    8230:	dc01      	bgt.n	8236 <__aeabi_fcmpgt+0xe>
    8232:	2000      	movs	r0, #0
    8234:	bd10      	pop	{r4, pc}
    8236:	2001      	movs	r0, #1
    8238:	bd10      	pop	{r4, pc}
    823a:	46c0      	nop			; (mov r8, r8)

0000823c <__aeabi_fcmpge>:
    823c:	b510      	push	{r4, lr}
    823e:	f000 fb31 	bl	88a4 <__gesf2>
    8242:	2800      	cmp	r0, #0
    8244:	da01      	bge.n	824a <__aeabi_fcmpge+0xe>
    8246:	2000      	movs	r0, #0
    8248:	bd10      	pop	{r4, pc}
    824a:	2001      	movs	r0, #1
    824c:	bd10      	pop	{r4, pc}
    824e:	46c0      	nop			; (mov r8, r8)

00008250 <__aeabi_lmul>:
    8250:	b5f0      	push	{r4, r5, r6, r7, lr}
    8252:	46ce      	mov	lr, r9
    8254:	4647      	mov	r7, r8
    8256:	0415      	lsls	r5, r2, #16
    8258:	0c2d      	lsrs	r5, r5, #16
    825a:	002e      	movs	r6, r5
    825c:	b580      	push	{r7, lr}
    825e:	0407      	lsls	r7, r0, #16
    8260:	0c14      	lsrs	r4, r2, #16
    8262:	0c3f      	lsrs	r7, r7, #16
    8264:	4699      	mov	r9, r3
    8266:	0c03      	lsrs	r3, r0, #16
    8268:	437e      	muls	r6, r7
    826a:	435d      	muls	r5, r3
    826c:	4367      	muls	r7, r4
    826e:	4363      	muls	r3, r4
    8270:	197f      	adds	r7, r7, r5
    8272:	0c34      	lsrs	r4, r6, #16
    8274:	19e4      	adds	r4, r4, r7
    8276:	469c      	mov	ip, r3
    8278:	42a5      	cmp	r5, r4
    827a:	d903      	bls.n	8284 <__aeabi_lmul+0x34>
    827c:	2380      	movs	r3, #128	; 0x80
    827e:	025b      	lsls	r3, r3, #9
    8280:	4698      	mov	r8, r3
    8282:	44c4      	add	ip, r8
    8284:	464b      	mov	r3, r9
    8286:	4351      	muls	r1, r2
    8288:	4343      	muls	r3, r0
    828a:	0436      	lsls	r6, r6, #16
    828c:	0c36      	lsrs	r6, r6, #16
    828e:	0c25      	lsrs	r5, r4, #16
    8290:	0424      	lsls	r4, r4, #16
    8292:	4465      	add	r5, ip
    8294:	19a4      	adds	r4, r4, r6
    8296:	1859      	adds	r1, r3, r1
    8298:	1949      	adds	r1, r1, r5
    829a:	0020      	movs	r0, r4
    829c:	bc0c      	pop	{r2, r3}
    829e:	4690      	mov	r8, r2
    82a0:	4699      	mov	r9, r3
    82a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000082a4 <__aeabi_fadd>:
    82a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    82a6:	46c6      	mov	lr, r8
    82a8:	024e      	lsls	r6, r1, #9
    82aa:	0247      	lsls	r7, r0, #9
    82ac:	0a76      	lsrs	r6, r6, #9
    82ae:	0a7b      	lsrs	r3, r7, #9
    82b0:	0044      	lsls	r4, r0, #1
    82b2:	0fc5      	lsrs	r5, r0, #31
    82b4:	00f7      	lsls	r7, r6, #3
    82b6:	0048      	lsls	r0, r1, #1
    82b8:	4698      	mov	r8, r3
    82ba:	b500      	push	{lr}
    82bc:	0e24      	lsrs	r4, r4, #24
    82be:	002a      	movs	r2, r5
    82c0:	00db      	lsls	r3, r3, #3
    82c2:	0e00      	lsrs	r0, r0, #24
    82c4:	0fc9      	lsrs	r1, r1, #31
    82c6:	46bc      	mov	ip, r7
    82c8:	428d      	cmp	r5, r1
    82ca:	d067      	beq.n	839c <__aeabi_fadd+0xf8>
    82cc:	1a22      	subs	r2, r4, r0
    82ce:	2a00      	cmp	r2, #0
    82d0:	dc00      	bgt.n	82d4 <__aeabi_fadd+0x30>
    82d2:	e0a5      	b.n	8420 <__aeabi_fadd+0x17c>
    82d4:	2800      	cmp	r0, #0
    82d6:	d13a      	bne.n	834e <__aeabi_fadd+0xaa>
    82d8:	2f00      	cmp	r7, #0
    82da:	d100      	bne.n	82de <__aeabi_fadd+0x3a>
    82dc:	e093      	b.n	8406 <__aeabi_fadd+0x162>
    82de:	1e51      	subs	r1, r2, #1
    82e0:	2900      	cmp	r1, #0
    82e2:	d000      	beq.n	82e6 <__aeabi_fadd+0x42>
    82e4:	e0bc      	b.n	8460 <__aeabi_fadd+0x1bc>
    82e6:	2401      	movs	r4, #1
    82e8:	1bdb      	subs	r3, r3, r7
    82ea:	015a      	lsls	r2, r3, #5
    82ec:	d546      	bpl.n	837c <__aeabi_fadd+0xd8>
    82ee:	019b      	lsls	r3, r3, #6
    82f0:	099e      	lsrs	r6, r3, #6
    82f2:	0030      	movs	r0, r6
    82f4:	f002 fb4c 	bl	a990 <__clzsi2>
    82f8:	3805      	subs	r0, #5
    82fa:	4086      	lsls	r6, r0
    82fc:	4284      	cmp	r4, r0
    82fe:	dd00      	ble.n	8302 <__aeabi_fadd+0x5e>
    8300:	e09d      	b.n	843e <__aeabi_fadd+0x19a>
    8302:	1b04      	subs	r4, r0, r4
    8304:	0032      	movs	r2, r6
    8306:	2020      	movs	r0, #32
    8308:	3401      	adds	r4, #1
    830a:	40e2      	lsrs	r2, r4
    830c:	1b04      	subs	r4, r0, r4
    830e:	40a6      	lsls	r6, r4
    8310:	0033      	movs	r3, r6
    8312:	1e5e      	subs	r6, r3, #1
    8314:	41b3      	sbcs	r3, r6
    8316:	2400      	movs	r4, #0
    8318:	4313      	orrs	r3, r2
    831a:	075a      	lsls	r2, r3, #29
    831c:	d004      	beq.n	8328 <__aeabi_fadd+0x84>
    831e:	220f      	movs	r2, #15
    8320:	401a      	ands	r2, r3
    8322:	2a04      	cmp	r2, #4
    8324:	d000      	beq.n	8328 <__aeabi_fadd+0x84>
    8326:	3304      	adds	r3, #4
    8328:	015a      	lsls	r2, r3, #5
    832a:	d529      	bpl.n	8380 <__aeabi_fadd+0xdc>
    832c:	3401      	adds	r4, #1
    832e:	2cff      	cmp	r4, #255	; 0xff
    8330:	d100      	bne.n	8334 <__aeabi_fadd+0x90>
    8332:	e081      	b.n	8438 <__aeabi_fadd+0x194>
    8334:	002a      	movs	r2, r5
    8336:	019b      	lsls	r3, r3, #6
    8338:	0a5b      	lsrs	r3, r3, #9
    833a:	b2e4      	uxtb	r4, r4
    833c:	025b      	lsls	r3, r3, #9
    833e:	05e4      	lsls	r4, r4, #23
    8340:	0a58      	lsrs	r0, r3, #9
    8342:	07d2      	lsls	r2, r2, #31
    8344:	4320      	orrs	r0, r4
    8346:	4310      	orrs	r0, r2
    8348:	bc04      	pop	{r2}
    834a:	4690      	mov	r8, r2
    834c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    834e:	2cff      	cmp	r4, #255	; 0xff
    8350:	d0e3      	beq.n	831a <__aeabi_fadd+0x76>
    8352:	2180      	movs	r1, #128	; 0x80
    8354:	0038      	movs	r0, r7
    8356:	04c9      	lsls	r1, r1, #19
    8358:	4308      	orrs	r0, r1
    835a:	4684      	mov	ip, r0
    835c:	2a1b      	cmp	r2, #27
    835e:	dd00      	ble.n	8362 <__aeabi_fadd+0xbe>
    8360:	e082      	b.n	8468 <__aeabi_fadd+0x1c4>
    8362:	2020      	movs	r0, #32
    8364:	4661      	mov	r1, ip
    8366:	40d1      	lsrs	r1, r2
    8368:	1a82      	subs	r2, r0, r2
    836a:	4660      	mov	r0, ip
    836c:	4090      	lsls	r0, r2
    836e:	0002      	movs	r2, r0
    8370:	1e50      	subs	r0, r2, #1
    8372:	4182      	sbcs	r2, r0
    8374:	430a      	orrs	r2, r1
    8376:	1a9b      	subs	r3, r3, r2
    8378:	015a      	lsls	r2, r3, #5
    837a:	d4b8      	bmi.n	82ee <__aeabi_fadd+0x4a>
    837c:	075a      	lsls	r2, r3, #29
    837e:	d1ce      	bne.n	831e <__aeabi_fadd+0x7a>
    8380:	08de      	lsrs	r6, r3, #3
    8382:	002a      	movs	r2, r5
    8384:	2cff      	cmp	r4, #255	; 0xff
    8386:	d13a      	bne.n	83fe <__aeabi_fadd+0x15a>
    8388:	2e00      	cmp	r6, #0
    838a:	d100      	bne.n	838e <__aeabi_fadd+0xea>
    838c:	e0ae      	b.n	84ec <__aeabi_fadd+0x248>
    838e:	2380      	movs	r3, #128	; 0x80
    8390:	03db      	lsls	r3, r3, #15
    8392:	4333      	orrs	r3, r6
    8394:	025b      	lsls	r3, r3, #9
    8396:	0a5b      	lsrs	r3, r3, #9
    8398:	24ff      	movs	r4, #255	; 0xff
    839a:	e7cf      	b.n	833c <__aeabi_fadd+0x98>
    839c:	1a21      	subs	r1, r4, r0
    839e:	2900      	cmp	r1, #0
    83a0:	dd52      	ble.n	8448 <__aeabi_fadd+0x1a4>
    83a2:	2800      	cmp	r0, #0
    83a4:	d031      	beq.n	840a <__aeabi_fadd+0x166>
    83a6:	2cff      	cmp	r4, #255	; 0xff
    83a8:	d0b7      	beq.n	831a <__aeabi_fadd+0x76>
    83aa:	2080      	movs	r0, #128	; 0x80
    83ac:	003e      	movs	r6, r7
    83ae:	04c0      	lsls	r0, r0, #19
    83b0:	4306      	orrs	r6, r0
    83b2:	46b4      	mov	ip, r6
    83b4:	291b      	cmp	r1, #27
    83b6:	dd00      	ble.n	83ba <__aeabi_fadd+0x116>
    83b8:	e0aa      	b.n	8510 <__aeabi_fadd+0x26c>
    83ba:	2620      	movs	r6, #32
    83bc:	4660      	mov	r0, ip
    83be:	40c8      	lsrs	r0, r1
    83c0:	1a71      	subs	r1, r6, r1
    83c2:	4666      	mov	r6, ip
    83c4:	408e      	lsls	r6, r1
    83c6:	0031      	movs	r1, r6
    83c8:	1e4e      	subs	r6, r1, #1
    83ca:	41b1      	sbcs	r1, r6
    83cc:	4301      	orrs	r1, r0
    83ce:	185b      	adds	r3, r3, r1
    83d0:	0159      	lsls	r1, r3, #5
    83d2:	d5d3      	bpl.n	837c <__aeabi_fadd+0xd8>
    83d4:	3401      	adds	r4, #1
    83d6:	2cff      	cmp	r4, #255	; 0xff
    83d8:	d100      	bne.n	83dc <__aeabi_fadd+0x138>
    83da:	e087      	b.n	84ec <__aeabi_fadd+0x248>
    83dc:	2201      	movs	r2, #1
    83de:	4978      	ldr	r1, [pc, #480]	; (85c0 <__aeabi_fadd+0x31c>)
    83e0:	401a      	ands	r2, r3
    83e2:	085b      	lsrs	r3, r3, #1
    83e4:	400b      	ands	r3, r1
    83e6:	4313      	orrs	r3, r2
    83e8:	e797      	b.n	831a <__aeabi_fadd+0x76>
    83ea:	2c00      	cmp	r4, #0
    83ec:	d000      	beq.n	83f0 <__aeabi_fadd+0x14c>
    83ee:	e0a7      	b.n	8540 <__aeabi_fadd+0x29c>
    83f0:	2b00      	cmp	r3, #0
    83f2:	d000      	beq.n	83f6 <__aeabi_fadd+0x152>
    83f4:	e0b6      	b.n	8564 <__aeabi_fadd+0x2c0>
    83f6:	1e3b      	subs	r3, r7, #0
    83f8:	d162      	bne.n	84c0 <__aeabi_fadd+0x21c>
    83fa:	2600      	movs	r6, #0
    83fc:	2200      	movs	r2, #0
    83fe:	0273      	lsls	r3, r6, #9
    8400:	0a5b      	lsrs	r3, r3, #9
    8402:	b2e4      	uxtb	r4, r4
    8404:	e79a      	b.n	833c <__aeabi_fadd+0x98>
    8406:	0014      	movs	r4, r2
    8408:	e787      	b.n	831a <__aeabi_fadd+0x76>
    840a:	2f00      	cmp	r7, #0
    840c:	d04d      	beq.n	84aa <__aeabi_fadd+0x206>
    840e:	1e48      	subs	r0, r1, #1
    8410:	2800      	cmp	r0, #0
    8412:	d157      	bne.n	84c4 <__aeabi_fadd+0x220>
    8414:	4463      	add	r3, ip
    8416:	2401      	movs	r4, #1
    8418:	015a      	lsls	r2, r3, #5
    841a:	d5af      	bpl.n	837c <__aeabi_fadd+0xd8>
    841c:	2402      	movs	r4, #2
    841e:	e7dd      	b.n	83dc <__aeabi_fadd+0x138>
    8420:	2a00      	cmp	r2, #0
    8422:	d124      	bne.n	846e <__aeabi_fadd+0x1ca>
    8424:	1c62      	adds	r2, r4, #1
    8426:	b2d2      	uxtb	r2, r2
    8428:	2a01      	cmp	r2, #1
    842a:	ddde      	ble.n	83ea <__aeabi_fadd+0x146>
    842c:	1bde      	subs	r6, r3, r7
    842e:	0172      	lsls	r2, r6, #5
    8430:	d535      	bpl.n	849e <__aeabi_fadd+0x1fa>
    8432:	1afe      	subs	r6, r7, r3
    8434:	000d      	movs	r5, r1
    8436:	e75c      	b.n	82f2 <__aeabi_fadd+0x4e>
    8438:	002a      	movs	r2, r5
    843a:	2300      	movs	r3, #0
    843c:	e77e      	b.n	833c <__aeabi_fadd+0x98>
    843e:	0033      	movs	r3, r6
    8440:	4a60      	ldr	r2, [pc, #384]	; (85c4 <__aeabi_fadd+0x320>)
    8442:	1a24      	subs	r4, r4, r0
    8444:	4013      	ands	r3, r2
    8446:	e768      	b.n	831a <__aeabi_fadd+0x76>
    8448:	2900      	cmp	r1, #0
    844a:	d163      	bne.n	8514 <__aeabi_fadd+0x270>
    844c:	1c61      	adds	r1, r4, #1
    844e:	b2c8      	uxtb	r0, r1
    8450:	2801      	cmp	r0, #1
    8452:	dd4e      	ble.n	84f2 <__aeabi_fadd+0x24e>
    8454:	29ff      	cmp	r1, #255	; 0xff
    8456:	d049      	beq.n	84ec <__aeabi_fadd+0x248>
    8458:	4463      	add	r3, ip
    845a:	085b      	lsrs	r3, r3, #1
    845c:	000c      	movs	r4, r1
    845e:	e75c      	b.n	831a <__aeabi_fadd+0x76>
    8460:	2aff      	cmp	r2, #255	; 0xff
    8462:	d041      	beq.n	84e8 <__aeabi_fadd+0x244>
    8464:	000a      	movs	r2, r1
    8466:	e779      	b.n	835c <__aeabi_fadd+0xb8>
    8468:	2201      	movs	r2, #1
    846a:	1a9b      	subs	r3, r3, r2
    846c:	e784      	b.n	8378 <__aeabi_fadd+0xd4>
    846e:	2c00      	cmp	r4, #0
    8470:	d01d      	beq.n	84ae <__aeabi_fadd+0x20a>
    8472:	28ff      	cmp	r0, #255	; 0xff
    8474:	d022      	beq.n	84bc <__aeabi_fadd+0x218>
    8476:	2480      	movs	r4, #128	; 0x80
    8478:	04e4      	lsls	r4, r4, #19
    847a:	4252      	negs	r2, r2
    847c:	4323      	orrs	r3, r4
    847e:	2a1b      	cmp	r2, #27
    8480:	dd00      	ble.n	8484 <__aeabi_fadd+0x1e0>
    8482:	e08a      	b.n	859a <__aeabi_fadd+0x2f6>
    8484:	001c      	movs	r4, r3
    8486:	2520      	movs	r5, #32
    8488:	40d4      	lsrs	r4, r2
    848a:	1aaa      	subs	r2, r5, r2
    848c:	4093      	lsls	r3, r2
    848e:	1e5a      	subs	r2, r3, #1
    8490:	4193      	sbcs	r3, r2
    8492:	4323      	orrs	r3, r4
    8494:	4662      	mov	r2, ip
    8496:	0004      	movs	r4, r0
    8498:	1ad3      	subs	r3, r2, r3
    849a:	000d      	movs	r5, r1
    849c:	e725      	b.n	82ea <__aeabi_fadd+0x46>
    849e:	2e00      	cmp	r6, #0
    84a0:	d000      	beq.n	84a4 <__aeabi_fadd+0x200>
    84a2:	e726      	b.n	82f2 <__aeabi_fadd+0x4e>
    84a4:	2200      	movs	r2, #0
    84a6:	2400      	movs	r4, #0
    84a8:	e7a9      	b.n	83fe <__aeabi_fadd+0x15a>
    84aa:	000c      	movs	r4, r1
    84ac:	e735      	b.n	831a <__aeabi_fadd+0x76>
    84ae:	2b00      	cmp	r3, #0
    84b0:	d04d      	beq.n	854e <__aeabi_fadd+0x2aa>
    84b2:	43d2      	mvns	r2, r2
    84b4:	2a00      	cmp	r2, #0
    84b6:	d0ed      	beq.n	8494 <__aeabi_fadd+0x1f0>
    84b8:	28ff      	cmp	r0, #255	; 0xff
    84ba:	d1e0      	bne.n	847e <__aeabi_fadd+0x1da>
    84bc:	4663      	mov	r3, ip
    84be:	24ff      	movs	r4, #255	; 0xff
    84c0:	000d      	movs	r5, r1
    84c2:	e72a      	b.n	831a <__aeabi_fadd+0x76>
    84c4:	29ff      	cmp	r1, #255	; 0xff
    84c6:	d00f      	beq.n	84e8 <__aeabi_fadd+0x244>
    84c8:	0001      	movs	r1, r0
    84ca:	e773      	b.n	83b4 <__aeabi_fadd+0x110>
    84cc:	2b00      	cmp	r3, #0
    84ce:	d061      	beq.n	8594 <__aeabi_fadd+0x2f0>
    84d0:	24ff      	movs	r4, #255	; 0xff
    84d2:	2f00      	cmp	r7, #0
    84d4:	d100      	bne.n	84d8 <__aeabi_fadd+0x234>
    84d6:	e720      	b.n	831a <__aeabi_fadd+0x76>
    84d8:	2280      	movs	r2, #128	; 0x80
    84da:	4641      	mov	r1, r8
    84dc:	03d2      	lsls	r2, r2, #15
    84de:	4211      	tst	r1, r2
    84e0:	d002      	beq.n	84e8 <__aeabi_fadd+0x244>
    84e2:	4216      	tst	r6, r2
    84e4:	d100      	bne.n	84e8 <__aeabi_fadd+0x244>
    84e6:	003b      	movs	r3, r7
    84e8:	24ff      	movs	r4, #255	; 0xff
    84ea:	e716      	b.n	831a <__aeabi_fadd+0x76>
    84ec:	24ff      	movs	r4, #255	; 0xff
    84ee:	2300      	movs	r3, #0
    84f0:	e724      	b.n	833c <__aeabi_fadd+0x98>
    84f2:	2c00      	cmp	r4, #0
    84f4:	d1ea      	bne.n	84cc <__aeabi_fadd+0x228>
    84f6:	2b00      	cmp	r3, #0
    84f8:	d058      	beq.n	85ac <__aeabi_fadd+0x308>
    84fa:	2f00      	cmp	r7, #0
    84fc:	d100      	bne.n	8500 <__aeabi_fadd+0x25c>
    84fe:	e70c      	b.n	831a <__aeabi_fadd+0x76>
    8500:	4463      	add	r3, ip
    8502:	015a      	lsls	r2, r3, #5
    8504:	d400      	bmi.n	8508 <__aeabi_fadd+0x264>
    8506:	e739      	b.n	837c <__aeabi_fadd+0xd8>
    8508:	4a2e      	ldr	r2, [pc, #184]	; (85c4 <__aeabi_fadd+0x320>)
    850a:	000c      	movs	r4, r1
    850c:	4013      	ands	r3, r2
    850e:	e704      	b.n	831a <__aeabi_fadd+0x76>
    8510:	2101      	movs	r1, #1
    8512:	e75c      	b.n	83ce <__aeabi_fadd+0x12a>
    8514:	2c00      	cmp	r4, #0
    8516:	d11e      	bne.n	8556 <__aeabi_fadd+0x2b2>
    8518:	2b00      	cmp	r3, #0
    851a:	d040      	beq.n	859e <__aeabi_fadd+0x2fa>
    851c:	43c9      	mvns	r1, r1
    851e:	2900      	cmp	r1, #0
    8520:	d00b      	beq.n	853a <__aeabi_fadd+0x296>
    8522:	28ff      	cmp	r0, #255	; 0xff
    8524:	d036      	beq.n	8594 <__aeabi_fadd+0x2f0>
    8526:	291b      	cmp	r1, #27
    8528:	dc47      	bgt.n	85ba <__aeabi_fadd+0x316>
    852a:	001c      	movs	r4, r3
    852c:	2620      	movs	r6, #32
    852e:	40cc      	lsrs	r4, r1
    8530:	1a71      	subs	r1, r6, r1
    8532:	408b      	lsls	r3, r1
    8534:	1e59      	subs	r1, r3, #1
    8536:	418b      	sbcs	r3, r1
    8538:	4323      	orrs	r3, r4
    853a:	4463      	add	r3, ip
    853c:	0004      	movs	r4, r0
    853e:	e747      	b.n	83d0 <__aeabi_fadd+0x12c>
    8540:	2b00      	cmp	r3, #0
    8542:	d118      	bne.n	8576 <__aeabi_fadd+0x2d2>
    8544:	1e3b      	subs	r3, r7, #0
    8546:	d02d      	beq.n	85a4 <__aeabi_fadd+0x300>
    8548:	000d      	movs	r5, r1
    854a:	24ff      	movs	r4, #255	; 0xff
    854c:	e6e5      	b.n	831a <__aeabi_fadd+0x76>
    854e:	003b      	movs	r3, r7
    8550:	0004      	movs	r4, r0
    8552:	000d      	movs	r5, r1
    8554:	e6e1      	b.n	831a <__aeabi_fadd+0x76>
    8556:	28ff      	cmp	r0, #255	; 0xff
    8558:	d01c      	beq.n	8594 <__aeabi_fadd+0x2f0>
    855a:	2480      	movs	r4, #128	; 0x80
    855c:	04e4      	lsls	r4, r4, #19
    855e:	4249      	negs	r1, r1
    8560:	4323      	orrs	r3, r4
    8562:	e7e0      	b.n	8526 <__aeabi_fadd+0x282>
    8564:	2f00      	cmp	r7, #0
    8566:	d100      	bne.n	856a <__aeabi_fadd+0x2c6>
    8568:	e6d7      	b.n	831a <__aeabi_fadd+0x76>
    856a:	1bde      	subs	r6, r3, r7
    856c:	0172      	lsls	r2, r6, #5
    856e:	d51f      	bpl.n	85b0 <__aeabi_fadd+0x30c>
    8570:	1afb      	subs	r3, r7, r3
    8572:	000d      	movs	r5, r1
    8574:	e6d1      	b.n	831a <__aeabi_fadd+0x76>
    8576:	24ff      	movs	r4, #255	; 0xff
    8578:	2f00      	cmp	r7, #0
    857a:	d100      	bne.n	857e <__aeabi_fadd+0x2da>
    857c:	e6cd      	b.n	831a <__aeabi_fadd+0x76>
    857e:	2280      	movs	r2, #128	; 0x80
    8580:	4640      	mov	r0, r8
    8582:	03d2      	lsls	r2, r2, #15
    8584:	4210      	tst	r0, r2
    8586:	d0af      	beq.n	84e8 <__aeabi_fadd+0x244>
    8588:	4216      	tst	r6, r2
    858a:	d1ad      	bne.n	84e8 <__aeabi_fadd+0x244>
    858c:	003b      	movs	r3, r7
    858e:	000d      	movs	r5, r1
    8590:	24ff      	movs	r4, #255	; 0xff
    8592:	e6c2      	b.n	831a <__aeabi_fadd+0x76>
    8594:	4663      	mov	r3, ip
    8596:	24ff      	movs	r4, #255	; 0xff
    8598:	e6bf      	b.n	831a <__aeabi_fadd+0x76>
    859a:	2301      	movs	r3, #1
    859c:	e77a      	b.n	8494 <__aeabi_fadd+0x1f0>
    859e:	003b      	movs	r3, r7
    85a0:	0004      	movs	r4, r0
    85a2:	e6ba      	b.n	831a <__aeabi_fadd+0x76>
    85a4:	2680      	movs	r6, #128	; 0x80
    85a6:	2200      	movs	r2, #0
    85a8:	03f6      	lsls	r6, r6, #15
    85aa:	e6f0      	b.n	838e <__aeabi_fadd+0xea>
    85ac:	003b      	movs	r3, r7
    85ae:	e6b4      	b.n	831a <__aeabi_fadd+0x76>
    85b0:	1e33      	subs	r3, r6, #0
    85b2:	d000      	beq.n	85b6 <__aeabi_fadd+0x312>
    85b4:	e6e2      	b.n	837c <__aeabi_fadd+0xd8>
    85b6:	2200      	movs	r2, #0
    85b8:	e721      	b.n	83fe <__aeabi_fadd+0x15a>
    85ba:	2301      	movs	r3, #1
    85bc:	e7bd      	b.n	853a <__aeabi_fadd+0x296>
    85be:	46c0      	nop			; (mov r8, r8)
    85c0:	7dffffff 	.word	0x7dffffff
    85c4:	fbffffff 	.word	0xfbffffff

000085c8 <__aeabi_fdiv>:
    85c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    85ca:	4657      	mov	r7, sl
    85cc:	464e      	mov	r6, r9
    85ce:	46de      	mov	lr, fp
    85d0:	4645      	mov	r5, r8
    85d2:	b5e0      	push	{r5, r6, r7, lr}
    85d4:	0244      	lsls	r4, r0, #9
    85d6:	0043      	lsls	r3, r0, #1
    85d8:	0fc6      	lsrs	r6, r0, #31
    85da:	b083      	sub	sp, #12
    85dc:	1c0f      	adds	r7, r1, #0
    85de:	0a64      	lsrs	r4, r4, #9
    85e0:	0e1b      	lsrs	r3, r3, #24
    85e2:	46b2      	mov	sl, r6
    85e4:	d053      	beq.n	868e <__aeabi_fdiv+0xc6>
    85e6:	2bff      	cmp	r3, #255	; 0xff
    85e8:	d027      	beq.n	863a <__aeabi_fdiv+0x72>
    85ea:	2280      	movs	r2, #128	; 0x80
    85ec:	00e4      	lsls	r4, r4, #3
    85ee:	04d2      	lsls	r2, r2, #19
    85f0:	4314      	orrs	r4, r2
    85f2:	227f      	movs	r2, #127	; 0x7f
    85f4:	4252      	negs	r2, r2
    85f6:	4690      	mov	r8, r2
    85f8:	4498      	add	r8, r3
    85fa:	2300      	movs	r3, #0
    85fc:	4699      	mov	r9, r3
    85fe:	469b      	mov	fp, r3
    8600:	027d      	lsls	r5, r7, #9
    8602:	0078      	lsls	r0, r7, #1
    8604:	0ffb      	lsrs	r3, r7, #31
    8606:	0a6d      	lsrs	r5, r5, #9
    8608:	0e00      	lsrs	r0, r0, #24
    860a:	9300      	str	r3, [sp, #0]
    860c:	d024      	beq.n	8658 <__aeabi_fdiv+0x90>
    860e:	28ff      	cmp	r0, #255	; 0xff
    8610:	d046      	beq.n	86a0 <__aeabi_fdiv+0xd8>
    8612:	2380      	movs	r3, #128	; 0x80
    8614:	2100      	movs	r1, #0
    8616:	00ed      	lsls	r5, r5, #3
    8618:	04db      	lsls	r3, r3, #19
    861a:	431d      	orrs	r5, r3
    861c:	387f      	subs	r0, #127	; 0x7f
    861e:	4647      	mov	r7, r8
    8620:	1a38      	subs	r0, r7, r0
    8622:	464f      	mov	r7, r9
    8624:	430f      	orrs	r7, r1
    8626:	00bf      	lsls	r7, r7, #2
    8628:	46b9      	mov	r9, r7
    862a:	0033      	movs	r3, r6
    862c:	9a00      	ldr	r2, [sp, #0]
    862e:	4f87      	ldr	r7, [pc, #540]	; (884c <__aeabi_fdiv+0x284>)
    8630:	4053      	eors	r3, r2
    8632:	464a      	mov	r2, r9
    8634:	58ba      	ldr	r2, [r7, r2]
    8636:	9301      	str	r3, [sp, #4]
    8638:	4697      	mov	pc, r2
    863a:	2c00      	cmp	r4, #0
    863c:	d14e      	bne.n	86dc <__aeabi_fdiv+0x114>
    863e:	2308      	movs	r3, #8
    8640:	4699      	mov	r9, r3
    8642:	33f7      	adds	r3, #247	; 0xf7
    8644:	4698      	mov	r8, r3
    8646:	3bfd      	subs	r3, #253	; 0xfd
    8648:	469b      	mov	fp, r3
    864a:	027d      	lsls	r5, r7, #9
    864c:	0078      	lsls	r0, r7, #1
    864e:	0ffb      	lsrs	r3, r7, #31
    8650:	0a6d      	lsrs	r5, r5, #9
    8652:	0e00      	lsrs	r0, r0, #24
    8654:	9300      	str	r3, [sp, #0]
    8656:	d1da      	bne.n	860e <__aeabi_fdiv+0x46>
    8658:	2d00      	cmp	r5, #0
    865a:	d126      	bne.n	86aa <__aeabi_fdiv+0xe2>
    865c:	2000      	movs	r0, #0
    865e:	2101      	movs	r1, #1
    8660:	0033      	movs	r3, r6
    8662:	9a00      	ldr	r2, [sp, #0]
    8664:	4f7a      	ldr	r7, [pc, #488]	; (8850 <__aeabi_fdiv+0x288>)
    8666:	4053      	eors	r3, r2
    8668:	4642      	mov	r2, r8
    866a:	1a10      	subs	r0, r2, r0
    866c:	464a      	mov	r2, r9
    866e:	430a      	orrs	r2, r1
    8670:	0092      	lsls	r2, r2, #2
    8672:	58ba      	ldr	r2, [r7, r2]
    8674:	001d      	movs	r5, r3
    8676:	4697      	mov	pc, r2
    8678:	9b00      	ldr	r3, [sp, #0]
    867a:	002c      	movs	r4, r5
    867c:	469a      	mov	sl, r3
    867e:	468b      	mov	fp, r1
    8680:	465b      	mov	r3, fp
    8682:	2b02      	cmp	r3, #2
    8684:	d131      	bne.n	86ea <__aeabi_fdiv+0x122>
    8686:	4653      	mov	r3, sl
    8688:	21ff      	movs	r1, #255	; 0xff
    868a:	2400      	movs	r4, #0
    868c:	e038      	b.n	8700 <__aeabi_fdiv+0x138>
    868e:	2c00      	cmp	r4, #0
    8690:	d117      	bne.n	86c2 <__aeabi_fdiv+0xfa>
    8692:	2304      	movs	r3, #4
    8694:	4699      	mov	r9, r3
    8696:	2300      	movs	r3, #0
    8698:	4698      	mov	r8, r3
    869a:	3301      	adds	r3, #1
    869c:	469b      	mov	fp, r3
    869e:	e7af      	b.n	8600 <__aeabi_fdiv+0x38>
    86a0:	20ff      	movs	r0, #255	; 0xff
    86a2:	2d00      	cmp	r5, #0
    86a4:	d10b      	bne.n	86be <__aeabi_fdiv+0xf6>
    86a6:	2102      	movs	r1, #2
    86a8:	e7da      	b.n	8660 <__aeabi_fdiv+0x98>
    86aa:	0028      	movs	r0, r5
    86ac:	f002 f970 	bl	a990 <__clzsi2>
    86b0:	1f43      	subs	r3, r0, #5
    86b2:	409d      	lsls	r5, r3
    86b4:	2376      	movs	r3, #118	; 0x76
    86b6:	425b      	negs	r3, r3
    86b8:	1a18      	subs	r0, r3, r0
    86ba:	2100      	movs	r1, #0
    86bc:	e7af      	b.n	861e <__aeabi_fdiv+0x56>
    86be:	2103      	movs	r1, #3
    86c0:	e7ad      	b.n	861e <__aeabi_fdiv+0x56>
    86c2:	0020      	movs	r0, r4
    86c4:	f002 f964 	bl	a990 <__clzsi2>
    86c8:	1f43      	subs	r3, r0, #5
    86ca:	409c      	lsls	r4, r3
    86cc:	2376      	movs	r3, #118	; 0x76
    86ce:	425b      	negs	r3, r3
    86d0:	1a1b      	subs	r3, r3, r0
    86d2:	4698      	mov	r8, r3
    86d4:	2300      	movs	r3, #0
    86d6:	4699      	mov	r9, r3
    86d8:	469b      	mov	fp, r3
    86da:	e791      	b.n	8600 <__aeabi_fdiv+0x38>
    86dc:	230c      	movs	r3, #12
    86de:	4699      	mov	r9, r3
    86e0:	33f3      	adds	r3, #243	; 0xf3
    86e2:	4698      	mov	r8, r3
    86e4:	3bfc      	subs	r3, #252	; 0xfc
    86e6:	469b      	mov	fp, r3
    86e8:	e78a      	b.n	8600 <__aeabi_fdiv+0x38>
    86ea:	2b03      	cmp	r3, #3
    86ec:	d100      	bne.n	86f0 <__aeabi_fdiv+0x128>
    86ee:	e0a5      	b.n	883c <__aeabi_fdiv+0x274>
    86f0:	4655      	mov	r5, sl
    86f2:	2b01      	cmp	r3, #1
    86f4:	d000      	beq.n	86f8 <__aeabi_fdiv+0x130>
    86f6:	e081      	b.n	87fc <__aeabi_fdiv+0x234>
    86f8:	2301      	movs	r3, #1
    86fa:	2100      	movs	r1, #0
    86fc:	2400      	movs	r4, #0
    86fe:	402b      	ands	r3, r5
    8700:	0264      	lsls	r4, r4, #9
    8702:	05c9      	lsls	r1, r1, #23
    8704:	0a60      	lsrs	r0, r4, #9
    8706:	07db      	lsls	r3, r3, #31
    8708:	4308      	orrs	r0, r1
    870a:	4318      	orrs	r0, r3
    870c:	b003      	add	sp, #12
    870e:	bc3c      	pop	{r2, r3, r4, r5}
    8710:	4690      	mov	r8, r2
    8712:	4699      	mov	r9, r3
    8714:	46a2      	mov	sl, r4
    8716:	46ab      	mov	fp, r5
    8718:	bdf0      	pop	{r4, r5, r6, r7, pc}
    871a:	2480      	movs	r4, #128	; 0x80
    871c:	2300      	movs	r3, #0
    871e:	03e4      	lsls	r4, r4, #15
    8720:	21ff      	movs	r1, #255	; 0xff
    8722:	e7ed      	b.n	8700 <__aeabi_fdiv+0x138>
    8724:	21ff      	movs	r1, #255	; 0xff
    8726:	2400      	movs	r4, #0
    8728:	e7ea      	b.n	8700 <__aeabi_fdiv+0x138>
    872a:	2301      	movs	r3, #1
    872c:	1a59      	subs	r1, r3, r1
    872e:	291b      	cmp	r1, #27
    8730:	dd66      	ble.n	8800 <__aeabi_fdiv+0x238>
    8732:	9a01      	ldr	r2, [sp, #4]
    8734:	4013      	ands	r3, r2
    8736:	2100      	movs	r1, #0
    8738:	2400      	movs	r4, #0
    873a:	e7e1      	b.n	8700 <__aeabi_fdiv+0x138>
    873c:	2380      	movs	r3, #128	; 0x80
    873e:	03db      	lsls	r3, r3, #15
    8740:	421c      	tst	r4, r3
    8742:	d038      	beq.n	87b6 <__aeabi_fdiv+0x1ee>
    8744:	421d      	tst	r5, r3
    8746:	d051      	beq.n	87ec <__aeabi_fdiv+0x224>
    8748:	431c      	orrs	r4, r3
    874a:	0264      	lsls	r4, r4, #9
    874c:	0a64      	lsrs	r4, r4, #9
    874e:	0033      	movs	r3, r6
    8750:	21ff      	movs	r1, #255	; 0xff
    8752:	e7d5      	b.n	8700 <__aeabi_fdiv+0x138>
    8754:	0163      	lsls	r3, r4, #5
    8756:	016c      	lsls	r4, r5, #5
    8758:	42a3      	cmp	r3, r4
    875a:	d23b      	bcs.n	87d4 <__aeabi_fdiv+0x20c>
    875c:	261b      	movs	r6, #27
    875e:	2100      	movs	r1, #0
    8760:	3801      	subs	r0, #1
    8762:	2501      	movs	r5, #1
    8764:	001f      	movs	r7, r3
    8766:	0049      	lsls	r1, r1, #1
    8768:	005b      	lsls	r3, r3, #1
    876a:	2f00      	cmp	r7, #0
    876c:	db01      	blt.n	8772 <__aeabi_fdiv+0x1aa>
    876e:	429c      	cmp	r4, r3
    8770:	d801      	bhi.n	8776 <__aeabi_fdiv+0x1ae>
    8772:	1b1b      	subs	r3, r3, r4
    8774:	4329      	orrs	r1, r5
    8776:	3e01      	subs	r6, #1
    8778:	2e00      	cmp	r6, #0
    877a:	d1f3      	bne.n	8764 <__aeabi_fdiv+0x19c>
    877c:	001c      	movs	r4, r3
    877e:	1e63      	subs	r3, r4, #1
    8780:	419c      	sbcs	r4, r3
    8782:	430c      	orrs	r4, r1
    8784:	0001      	movs	r1, r0
    8786:	317f      	adds	r1, #127	; 0x7f
    8788:	2900      	cmp	r1, #0
    878a:	ddce      	ble.n	872a <__aeabi_fdiv+0x162>
    878c:	0763      	lsls	r3, r4, #29
    878e:	d004      	beq.n	879a <__aeabi_fdiv+0x1d2>
    8790:	230f      	movs	r3, #15
    8792:	4023      	ands	r3, r4
    8794:	2b04      	cmp	r3, #4
    8796:	d000      	beq.n	879a <__aeabi_fdiv+0x1d2>
    8798:	3404      	adds	r4, #4
    879a:	0123      	lsls	r3, r4, #4
    879c:	d503      	bpl.n	87a6 <__aeabi_fdiv+0x1de>
    879e:	0001      	movs	r1, r0
    87a0:	4b2c      	ldr	r3, [pc, #176]	; (8854 <__aeabi_fdiv+0x28c>)
    87a2:	3180      	adds	r1, #128	; 0x80
    87a4:	401c      	ands	r4, r3
    87a6:	29fe      	cmp	r1, #254	; 0xfe
    87a8:	dd0d      	ble.n	87c6 <__aeabi_fdiv+0x1fe>
    87aa:	2301      	movs	r3, #1
    87ac:	9a01      	ldr	r2, [sp, #4]
    87ae:	21ff      	movs	r1, #255	; 0xff
    87b0:	4013      	ands	r3, r2
    87b2:	2400      	movs	r4, #0
    87b4:	e7a4      	b.n	8700 <__aeabi_fdiv+0x138>
    87b6:	2380      	movs	r3, #128	; 0x80
    87b8:	03db      	lsls	r3, r3, #15
    87ba:	431c      	orrs	r4, r3
    87bc:	0264      	lsls	r4, r4, #9
    87be:	0a64      	lsrs	r4, r4, #9
    87c0:	0033      	movs	r3, r6
    87c2:	21ff      	movs	r1, #255	; 0xff
    87c4:	e79c      	b.n	8700 <__aeabi_fdiv+0x138>
    87c6:	2301      	movs	r3, #1
    87c8:	9a01      	ldr	r2, [sp, #4]
    87ca:	01a4      	lsls	r4, r4, #6
    87cc:	0a64      	lsrs	r4, r4, #9
    87ce:	b2c9      	uxtb	r1, r1
    87d0:	4013      	ands	r3, r2
    87d2:	e795      	b.n	8700 <__aeabi_fdiv+0x138>
    87d4:	1b1b      	subs	r3, r3, r4
    87d6:	261a      	movs	r6, #26
    87d8:	2101      	movs	r1, #1
    87da:	e7c2      	b.n	8762 <__aeabi_fdiv+0x19a>
    87dc:	9b00      	ldr	r3, [sp, #0]
    87de:	468b      	mov	fp, r1
    87e0:	469a      	mov	sl, r3
    87e2:	2400      	movs	r4, #0
    87e4:	e74c      	b.n	8680 <__aeabi_fdiv+0xb8>
    87e6:	0263      	lsls	r3, r4, #9
    87e8:	d5e5      	bpl.n	87b6 <__aeabi_fdiv+0x1ee>
    87ea:	2500      	movs	r5, #0
    87ec:	2480      	movs	r4, #128	; 0x80
    87ee:	03e4      	lsls	r4, r4, #15
    87f0:	432c      	orrs	r4, r5
    87f2:	0264      	lsls	r4, r4, #9
    87f4:	0a64      	lsrs	r4, r4, #9
    87f6:	9b00      	ldr	r3, [sp, #0]
    87f8:	21ff      	movs	r1, #255	; 0xff
    87fa:	e781      	b.n	8700 <__aeabi_fdiv+0x138>
    87fc:	9501      	str	r5, [sp, #4]
    87fe:	e7c1      	b.n	8784 <__aeabi_fdiv+0x1bc>
    8800:	0023      	movs	r3, r4
    8802:	2020      	movs	r0, #32
    8804:	40cb      	lsrs	r3, r1
    8806:	1a41      	subs	r1, r0, r1
    8808:	408c      	lsls	r4, r1
    880a:	1e61      	subs	r1, r4, #1
    880c:	418c      	sbcs	r4, r1
    880e:	431c      	orrs	r4, r3
    8810:	0763      	lsls	r3, r4, #29
    8812:	d004      	beq.n	881e <__aeabi_fdiv+0x256>
    8814:	230f      	movs	r3, #15
    8816:	4023      	ands	r3, r4
    8818:	2b04      	cmp	r3, #4
    881a:	d000      	beq.n	881e <__aeabi_fdiv+0x256>
    881c:	3404      	adds	r4, #4
    881e:	0163      	lsls	r3, r4, #5
    8820:	d505      	bpl.n	882e <__aeabi_fdiv+0x266>
    8822:	2301      	movs	r3, #1
    8824:	9a01      	ldr	r2, [sp, #4]
    8826:	2101      	movs	r1, #1
    8828:	4013      	ands	r3, r2
    882a:	2400      	movs	r4, #0
    882c:	e768      	b.n	8700 <__aeabi_fdiv+0x138>
    882e:	2301      	movs	r3, #1
    8830:	9a01      	ldr	r2, [sp, #4]
    8832:	01a4      	lsls	r4, r4, #6
    8834:	0a64      	lsrs	r4, r4, #9
    8836:	4013      	ands	r3, r2
    8838:	2100      	movs	r1, #0
    883a:	e761      	b.n	8700 <__aeabi_fdiv+0x138>
    883c:	2380      	movs	r3, #128	; 0x80
    883e:	03db      	lsls	r3, r3, #15
    8840:	431c      	orrs	r4, r3
    8842:	0264      	lsls	r4, r4, #9
    8844:	0a64      	lsrs	r4, r4, #9
    8846:	4653      	mov	r3, sl
    8848:	21ff      	movs	r1, #255	; 0xff
    884a:	e759      	b.n	8700 <__aeabi_fdiv+0x138>
    884c:	0000ae40 	.word	0x0000ae40
    8850:	0000ae80 	.word	0x0000ae80
    8854:	f7ffffff 	.word	0xf7ffffff

00008858 <__eqsf2>:
    8858:	b570      	push	{r4, r5, r6, lr}
    885a:	0042      	lsls	r2, r0, #1
    885c:	0245      	lsls	r5, r0, #9
    885e:	024e      	lsls	r6, r1, #9
    8860:	004c      	lsls	r4, r1, #1
    8862:	0fc3      	lsrs	r3, r0, #31
    8864:	0a6d      	lsrs	r5, r5, #9
    8866:	0e12      	lsrs	r2, r2, #24
    8868:	0a76      	lsrs	r6, r6, #9
    886a:	0e24      	lsrs	r4, r4, #24
    886c:	0fc9      	lsrs	r1, r1, #31
    886e:	2001      	movs	r0, #1
    8870:	2aff      	cmp	r2, #255	; 0xff
    8872:	d006      	beq.n	8882 <__eqsf2+0x2a>
    8874:	2cff      	cmp	r4, #255	; 0xff
    8876:	d003      	beq.n	8880 <__eqsf2+0x28>
    8878:	42a2      	cmp	r2, r4
    887a:	d101      	bne.n	8880 <__eqsf2+0x28>
    887c:	42b5      	cmp	r5, r6
    887e:	d006      	beq.n	888e <__eqsf2+0x36>
    8880:	bd70      	pop	{r4, r5, r6, pc}
    8882:	2d00      	cmp	r5, #0
    8884:	d1fc      	bne.n	8880 <__eqsf2+0x28>
    8886:	2cff      	cmp	r4, #255	; 0xff
    8888:	d1fa      	bne.n	8880 <__eqsf2+0x28>
    888a:	2e00      	cmp	r6, #0
    888c:	d1f8      	bne.n	8880 <__eqsf2+0x28>
    888e:	428b      	cmp	r3, r1
    8890:	d006      	beq.n	88a0 <__eqsf2+0x48>
    8892:	2001      	movs	r0, #1
    8894:	2a00      	cmp	r2, #0
    8896:	d1f3      	bne.n	8880 <__eqsf2+0x28>
    8898:	0028      	movs	r0, r5
    889a:	1e45      	subs	r5, r0, #1
    889c:	41a8      	sbcs	r0, r5
    889e:	e7ef      	b.n	8880 <__eqsf2+0x28>
    88a0:	2000      	movs	r0, #0
    88a2:	e7ed      	b.n	8880 <__eqsf2+0x28>

000088a4 <__gesf2>:
    88a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    88a6:	0042      	lsls	r2, r0, #1
    88a8:	0245      	lsls	r5, r0, #9
    88aa:	024c      	lsls	r4, r1, #9
    88ac:	0fc3      	lsrs	r3, r0, #31
    88ae:	0048      	lsls	r0, r1, #1
    88b0:	0a6d      	lsrs	r5, r5, #9
    88b2:	0e12      	lsrs	r2, r2, #24
    88b4:	0a64      	lsrs	r4, r4, #9
    88b6:	0e00      	lsrs	r0, r0, #24
    88b8:	0fc9      	lsrs	r1, r1, #31
    88ba:	2aff      	cmp	r2, #255	; 0xff
    88bc:	d01e      	beq.n	88fc <__gesf2+0x58>
    88be:	28ff      	cmp	r0, #255	; 0xff
    88c0:	d021      	beq.n	8906 <__gesf2+0x62>
    88c2:	2a00      	cmp	r2, #0
    88c4:	d10a      	bne.n	88dc <__gesf2+0x38>
    88c6:	426e      	negs	r6, r5
    88c8:	416e      	adcs	r6, r5
    88ca:	b2f6      	uxtb	r6, r6
    88cc:	2800      	cmp	r0, #0
    88ce:	d10f      	bne.n	88f0 <__gesf2+0x4c>
    88d0:	2c00      	cmp	r4, #0
    88d2:	d10d      	bne.n	88f0 <__gesf2+0x4c>
    88d4:	2000      	movs	r0, #0
    88d6:	2d00      	cmp	r5, #0
    88d8:	d009      	beq.n	88ee <__gesf2+0x4a>
    88da:	e005      	b.n	88e8 <__gesf2+0x44>
    88dc:	2800      	cmp	r0, #0
    88de:	d101      	bne.n	88e4 <__gesf2+0x40>
    88e0:	2c00      	cmp	r4, #0
    88e2:	d001      	beq.n	88e8 <__gesf2+0x44>
    88e4:	428b      	cmp	r3, r1
    88e6:	d011      	beq.n	890c <__gesf2+0x68>
    88e8:	2101      	movs	r1, #1
    88ea:	4258      	negs	r0, r3
    88ec:	4308      	orrs	r0, r1
    88ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    88f0:	2e00      	cmp	r6, #0
    88f2:	d0f7      	beq.n	88e4 <__gesf2+0x40>
    88f4:	2001      	movs	r0, #1
    88f6:	3901      	subs	r1, #1
    88f8:	4308      	orrs	r0, r1
    88fa:	e7f8      	b.n	88ee <__gesf2+0x4a>
    88fc:	2d00      	cmp	r5, #0
    88fe:	d0de      	beq.n	88be <__gesf2+0x1a>
    8900:	2002      	movs	r0, #2
    8902:	4240      	negs	r0, r0
    8904:	e7f3      	b.n	88ee <__gesf2+0x4a>
    8906:	2c00      	cmp	r4, #0
    8908:	d0db      	beq.n	88c2 <__gesf2+0x1e>
    890a:	e7f9      	b.n	8900 <__gesf2+0x5c>
    890c:	4282      	cmp	r2, r0
    890e:	dceb      	bgt.n	88e8 <__gesf2+0x44>
    8910:	db04      	blt.n	891c <__gesf2+0x78>
    8912:	42a5      	cmp	r5, r4
    8914:	d8e8      	bhi.n	88e8 <__gesf2+0x44>
    8916:	2000      	movs	r0, #0
    8918:	42a5      	cmp	r5, r4
    891a:	d2e8      	bcs.n	88ee <__gesf2+0x4a>
    891c:	2101      	movs	r1, #1
    891e:	1e58      	subs	r0, r3, #1
    8920:	4308      	orrs	r0, r1
    8922:	e7e4      	b.n	88ee <__gesf2+0x4a>

00008924 <__lesf2>:
    8924:	b5f0      	push	{r4, r5, r6, r7, lr}
    8926:	0042      	lsls	r2, r0, #1
    8928:	024d      	lsls	r5, r1, #9
    892a:	004c      	lsls	r4, r1, #1
    892c:	0246      	lsls	r6, r0, #9
    892e:	0a76      	lsrs	r6, r6, #9
    8930:	0e12      	lsrs	r2, r2, #24
    8932:	0fc3      	lsrs	r3, r0, #31
    8934:	0a6d      	lsrs	r5, r5, #9
    8936:	0e24      	lsrs	r4, r4, #24
    8938:	0fc9      	lsrs	r1, r1, #31
    893a:	2aff      	cmp	r2, #255	; 0xff
    893c:	d016      	beq.n	896c <__lesf2+0x48>
    893e:	2cff      	cmp	r4, #255	; 0xff
    8940:	d018      	beq.n	8974 <__lesf2+0x50>
    8942:	2a00      	cmp	r2, #0
    8944:	d10a      	bne.n	895c <__lesf2+0x38>
    8946:	4270      	negs	r0, r6
    8948:	4170      	adcs	r0, r6
    894a:	b2c0      	uxtb	r0, r0
    894c:	2c00      	cmp	r4, #0
    894e:	d015      	beq.n	897c <__lesf2+0x58>
    8950:	2800      	cmp	r0, #0
    8952:	d005      	beq.n	8960 <__lesf2+0x3c>
    8954:	2001      	movs	r0, #1
    8956:	3901      	subs	r1, #1
    8958:	4308      	orrs	r0, r1
    895a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    895c:	2c00      	cmp	r4, #0
    895e:	d013      	beq.n	8988 <__lesf2+0x64>
    8960:	4299      	cmp	r1, r3
    8962:	d014      	beq.n	898e <__lesf2+0x6a>
    8964:	2001      	movs	r0, #1
    8966:	425b      	negs	r3, r3
    8968:	4318      	orrs	r0, r3
    896a:	e7f6      	b.n	895a <__lesf2+0x36>
    896c:	2002      	movs	r0, #2
    896e:	2e00      	cmp	r6, #0
    8970:	d1f3      	bne.n	895a <__lesf2+0x36>
    8972:	e7e4      	b.n	893e <__lesf2+0x1a>
    8974:	2002      	movs	r0, #2
    8976:	2d00      	cmp	r5, #0
    8978:	d1ef      	bne.n	895a <__lesf2+0x36>
    897a:	e7e2      	b.n	8942 <__lesf2+0x1e>
    897c:	2d00      	cmp	r5, #0
    897e:	d1e7      	bne.n	8950 <__lesf2+0x2c>
    8980:	2000      	movs	r0, #0
    8982:	2e00      	cmp	r6, #0
    8984:	d0e9      	beq.n	895a <__lesf2+0x36>
    8986:	e7ed      	b.n	8964 <__lesf2+0x40>
    8988:	2d00      	cmp	r5, #0
    898a:	d1e9      	bne.n	8960 <__lesf2+0x3c>
    898c:	e7ea      	b.n	8964 <__lesf2+0x40>
    898e:	42a2      	cmp	r2, r4
    8990:	dc06      	bgt.n	89a0 <__lesf2+0x7c>
    8992:	dbdf      	blt.n	8954 <__lesf2+0x30>
    8994:	42ae      	cmp	r6, r5
    8996:	d803      	bhi.n	89a0 <__lesf2+0x7c>
    8998:	2000      	movs	r0, #0
    899a:	42ae      	cmp	r6, r5
    899c:	d3da      	bcc.n	8954 <__lesf2+0x30>
    899e:	e7dc      	b.n	895a <__lesf2+0x36>
    89a0:	2001      	movs	r0, #1
    89a2:	4249      	negs	r1, r1
    89a4:	4308      	orrs	r0, r1
    89a6:	e7d8      	b.n	895a <__lesf2+0x36>

000089a8 <__aeabi_fmul>:
    89a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    89aa:	4657      	mov	r7, sl
    89ac:	464e      	mov	r6, r9
    89ae:	4645      	mov	r5, r8
    89b0:	46de      	mov	lr, fp
    89b2:	b5e0      	push	{r5, r6, r7, lr}
    89b4:	0247      	lsls	r7, r0, #9
    89b6:	0046      	lsls	r6, r0, #1
    89b8:	4688      	mov	r8, r1
    89ba:	0a7f      	lsrs	r7, r7, #9
    89bc:	0e36      	lsrs	r6, r6, #24
    89be:	0fc4      	lsrs	r4, r0, #31
    89c0:	2e00      	cmp	r6, #0
    89c2:	d047      	beq.n	8a54 <__aeabi_fmul+0xac>
    89c4:	2eff      	cmp	r6, #255	; 0xff
    89c6:	d024      	beq.n	8a12 <__aeabi_fmul+0x6a>
    89c8:	00fb      	lsls	r3, r7, #3
    89ca:	2780      	movs	r7, #128	; 0x80
    89cc:	04ff      	lsls	r7, r7, #19
    89ce:	431f      	orrs	r7, r3
    89d0:	2300      	movs	r3, #0
    89d2:	4699      	mov	r9, r3
    89d4:	469a      	mov	sl, r3
    89d6:	3e7f      	subs	r6, #127	; 0x7f
    89d8:	4643      	mov	r3, r8
    89da:	025d      	lsls	r5, r3, #9
    89dc:	0058      	lsls	r0, r3, #1
    89de:	0fdb      	lsrs	r3, r3, #31
    89e0:	0a6d      	lsrs	r5, r5, #9
    89e2:	0e00      	lsrs	r0, r0, #24
    89e4:	4698      	mov	r8, r3
    89e6:	d043      	beq.n	8a70 <__aeabi_fmul+0xc8>
    89e8:	28ff      	cmp	r0, #255	; 0xff
    89ea:	d03b      	beq.n	8a64 <__aeabi_fmul+0xbc>
    89ec:	00eb      	lsls	r3, r5, #3
    89ee:	2580      	movs	r5, #128	; 0x80
    89f0:	2200      	movs	r2, #0
    89f2:	04ed      	lsls	r5, r5, #19
    89f4:	431d      	orrs	r5, r3
    89f6:	387f      	subs	r0, #127	; 0x7f
    89f8:	1836      	adds	r6, r6, r0
    89fa:	1c73      	adds	r3, r6, #1
    89fc:	4641      	mov	r1, r8
    89fe:	469b      	mov	fp, r3
    8a00:	464b      	mov	r3, r9
    8a02:	4061      	eors	r1, r4
    8a04:	4313      	orrs	r3, r2
    8a06:	2b0f      	cmp	r3, #15
    8a08:	d864      	bhi.n	8ad4 <__aeabi_fmul+0x12c>
    8a0a:	4875      	ldr	r0, [pc, #468]	; (8be0 <__aeabi_fmul+0x238>)
    8a0c:	009b      	lsls	r3, r3, #2
    8a0e:	58c3      	ldr	r3, [r0, r3]
    8a10:	469f      	mov	pc, r3
    8a12:	2f00      	cmp	r7, #0
    8a14:	d142      	bne.n	8a9c <__aeabi_fmul+0xf4>
    8a16:	2308      	movs	r3, #8
    8a18:	4699      	mov	r9, r3
    8a1a:	3b06      	subs	r3, #6
    8a1c:	26ff      	movs	r6, #255	; 0xff
    8a1e:	469a      	mov	sl, r3
    8a20:	e7da      	b.n	89d8 <__aeabi_fmul+0x30>
    8a22:	4641      	mov	r1, r8
    8a24:	2a02      	cmp	r2, #2
    8a26:	d028      	beq.n	8a7a <__aeabi_fmul+0xd2>
    8a28:	2a03      	cmp	r2, #3
    8a2a:	d100      	bne.n	8a2e <__aeabi_fmul+0x86>
    8a2c:	e0ce      	b.n	8bcc <__aeabi_fmul+0x224>
    8a2e:	2a01      	cmp	r2, #1
    8a30:	d000      	beq.n	8a34 <__aeabi_fmul+0x8c>
    8a32:	e0ac      	b.n	8b8e <__aeabi_fmul+0x1e6>
    8a34:	4011      	ands	r1, r2
    8a36:	2000      	movs	r0, #0
    8a38:	2200      	movs	r2, #0
    8a3a:	b2cc      	uxtb	r4, r1
    8a3c:	0240      	lsls	r0, r0, #9
    8a3e:	05d2      	lsls	r2, r2, #23
    8a40:	0a40      	lsrs	r0, r0, #9
    8a42:	07e4      	lsls	r4, r4, #31
    8a44:	4310      	orrs	r0, r2
    8a46:	4320      	orrs	r0, r4
    8a48:	bc3c      	pop	{r2, r3, r4, r5}
    8a4a:	4690      	mov	r8, r2
    8a4c:	4699      	mov	r9, r3
    8a4e:	46a2      	mov	sl, r4
    8a50:	46ab      	mov	fp, r5
    8a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8a54:	2f00      	cmp	r7, #0
    8a56:	d115      	bne.n	8a84 <__aeabi_fmul+0xdc>
    8a58:	2304      	movs	r3, #4
    8a5a:	4699      	mov	r9, r3
    8a5c:	3b03      	subs	r3, #3
    8a5e:	2600      	movs	r6, #0
    8a60:	469a      	mov	sl, r3
    8a62:	e7b9      	b.n	89d8 <__aeabi_fmul+0x30>
    8a64:	20ff      	movs	r0, #255	; 0xff
    8a66:	2202      	movs	r2, #2
    8a68:	2d00      	cmp	r5, #0
    8a6a:	d0c5      	beq.n	89f8 <__aeabi_fmul+0x50>
    8a6c:	2203      	movs	r2, #3
    8a6e:	e7c3      	b.n	89f8 <__aeabi_fmul+0x50>
    8a70:	2d00      	cmp	r5, #0
    8a72:	d119      	bne.n	8aa8 <__aeabi_fmul+0x100>
    8a74:	2000      	movs	r0, #0
    8a76:	2201      	movs	r2, #1
    8a78:	e7be      	b.n	89f8 <__aeabi_fmul+0x50>
    8a7a:	2401      	movs	r4, #1
    8a7c:	22ff      	movs	r2, #255	; 0xff
    8a7e:	400c      	ands	r4, r1
    8a80:	2000      	movs	r0, #0
    8a82:	e7db      	b.n	8a3c <__aeabi_fmul+0x94>
    8a84:	0038      	movs	r0, r7
    8a86:	f001 ff83 	bl	a990 <__clzsi2>
    8a8a:	2676      	movs	r6, #118	; 0x76
    8a8c:	1f43      	subs	r3, r0, #5
    8a8e:	409f      	lsls	r7, r3
    8a90:	2300      	movs	r3, #0
    8a92:	4276      	negs	r6, r6
    8a94:	1a36      	subs	r6, r6, r0
    8a96:	4699      	mov	r9, r3
    8a98:	469a      	mov	sl, r3
    8a9a:	e79d      	b.n	89d8 <__aeabi_fmul+0x30>
    8a9c:	230c      	movs	r3, #12
    8a9e:	4699      	mov	r9, r3
    8aa0:	3b09      	subs	r3, #9
    8aa2:	26ff      	movs	r6, #255	; 0xff
    8aa4:	469a      	mov	sl, r3
    8aa6:	e797      	b.n	89d8 <__aeabi_fmul+0x30>
    8aa8:	0028      	movs	r0, r5
    8aaa:	f001 ff71 	bl	a990 <__clzsi2>
    8aae:	1f43      	subs	r3, r0, #5
    8ab0:	409d      	lsls	r5, r3
    8ab2:	2376      	movs	r3, #118	; 0x76
    8ab4:	425b      	negs	r3, r3
    8ab6:	1a18      	subs	r0, r3, r0
    8ab8:	2200      	movs	r2, #0
    8aba:	e79d      	b.n	89f8 <__aeabi_fmul+0x50>
    8abc:	2080      	movs	r0, #128	; 0x80
    8abe:	2400      	movs	r4, #0
    8ac0:	03c0      	lsls	r0, r0, #15
    8ac2:	22ff      	movs	r2, #255	; 0xff
    8ac4:	e7ba      	b.n	8a3c <__aeabi_fmul+0x94>
    8ac6:	003d      	movs	r5, r7
    8ac8:	4652      	mov	r2, sl
    8aca:	e7ab      	b.n	8a24 <__aeabi_fmul+0x7c>
    8acc:	003d      	movs	r5, r7
    8ace:	0021      	movs	r1, r4
    8ad0:	4652      	mov	r2, sl
    8ad2:	e7a7      	b.n	8a24 <__aeabi_fmul+0x7c>
    8ad4:	0c3b      	lsrs	r3, r7, #16
    8ad6:	469c      	mov	ip, r3
    8ad8:	042a      	lsls	r2, r5, #16
    8ada:	0c12      	lsrs	r2, r2, #16
    8adc:	0c2b      	lsrs	r3, r5, #16
    8ade:	0014      	movs	r4, r2
    8ae0:	4660      	mov	r0, ip
    8ae2:	4665      	mov	r5, ip
    8ae4:	043f      	lsls	r7, r7, #16
    8ae6:	0c3f      	lsrs	r7, r7, #16
    8ae8:	437c      	muls	r4, r7
    8aea:	4342      	muls	r2, r0
    8aec:	435d      	muls	r5, r3
    8aee:	437b      	muls	r3, r7
    8af0:	0c27      	lsrs	r7, r4, #16
    8af2:	189b      	adds	r3, r3, r2
    8af4:	18ff      	adds	r7, r7, r3
    8af6:	42ba      	cmp	r2, r7
    8af8:	d903      	bls.n	8b02 <__aeabi_fmul+0x15a>
    8afa:	2380      	movs	r3, #128	; 0x80
    8afc:	025b      	lsls	r3, r3, #9
    8afe:	469c      	mov	ip, r3
    8b00:	4465      	add	r5, ip
    8b02:	0424      	lsls	r4, r4, #16
    8b04:	043a      	lsls	r2, r7, #16
    8b06:	0c24      	lsrs	r4, r4, #16
    8b08:	1912      	adds	r2, r2, r4
    8b0a:	0193      	lsls	r3, r2, #6
    8b0c:	1e5c      	subs	r4, r3, #1
    8b0e:	41a3      	sbcs	r3, r4
    8b10:	0c3f      	lsrs	r7, r7, #16
    8b12:	0e92      	lsrs	r2, r2, #26
    8b14:	197d      	adds	r5, r7, r5
    8b16:	431a      	orrs	r2, r3
    8b18:	01ad      	lsls	r5, r5, #6
    8b1a:	4315      	orrs	r5, r2
    8b1c:	012b      	lsls	r3, r5, #4
    8b1e:	d504      	bpl.n	8b2a <__aeabi_fmul+0x182>
    8b20:	2301      	movs	r3, #1
    8b22:	465e      	mov	r6, fp
    8b24:	086a      	lsrs	r2, r5, #1
    8b26:	401d      	ands	r5, r3
    8b28:	4315      	orrs	r5, r2
    8b2a:	0032      	movs	r2, r6
    8b2c:	327f      	adds	r2, #127	; 0x7f
    8b2e:	2a00      	cmp	r2, #0
    8b30:	dd25      	ble.n	8b7e <__aeabi_fmul+0x1d6>
    8b32:	076b      	lsls	r3, r5, #29
    8b34:	d004      	beq.n	8b40 <__aeabi_fmul+0x198>
    8b36:	230f      	movs	r3, #15
    8b38:	402b      	ands	r3, r5
    8b3a:	2b04      	cmp	r3, #4
    8b3c:	d000      	beq.n	8b40 <__aeabi_fmul+0x198>
    8b3e:	3504      	adds	r5, #4
    8b40:	012b      	lsls	r3, r5, #4
    8b42:	d503      	bpl.n	8b4c <__aeabi_fmul+0x1a4>
    8b44:	0032      	movs	r2, r6
    8b46:	4b27      	ldr	r3, [pc, #156]	; (8be4 <__aeabi_fmul+0x23c>)
    8b48:	3280      	adds	r2, #128	; 0x80
    8b4a:	401d      	ands	r5, r3
    8b4c:	2afe      	cmp	r2, #254	; 0xfe
    8b4e:	dc94      	bgt.n	8a7a <__aeabi_fmul+0xd2>
    8b50:	2401      	movs	r4, #1
    8b52:	01a8      	lsls	r0, r5, #6
    8b54:	0a40      	lsrs	r0, r0, #9
    8b56:	b2d2      	uxtb	r2, r2
    8b58:	400c      	ands	r4, r1
    8b5a:	e76f      	b.n	8a3c <__aeabi_fmul+0x94>
    8b5c:	2080      	movs	r0, #128	; 0x80
    8b5e:	03c0      	lsls	r0, r0, #15
    8b60:	4207      	tst	r7, r0
    8b62:	d007      	beq.n	8b74 <__aeabi_fmul+0x1cc>
    8b64:	4205      	tst	r5, r0
    8b66:	d105      	bne.n	8b74 <__aeabi_fmul+0x1cc>
    8b68:	4328      	orrs	r0, r5
    8b6a:	0240      	lsls	r0, r0, #9
    8b6c:	0a40      	lsrs	r0, r0, #9
    8b6e:	4644      	mov	r4, r8
    8b70:	22ff      	movs	r2, #255	; 0xff
    8b72:	e763      	b.n	8a3c <__aeabi_fmul+0x94>
    8b74:	4338      	orrs	r0, r7
    8b76:	0240      	lsls	r0, r0, #9
    8b78:	0a40      	lsrs	r0, r0, #9
    8b7a:	22ff      	movs	r2, #255	; 0xff
    8b7c:	e75e      	b.n	8a3c <__aeabi_fmul+0x94>
    8b7e:	2401      	movs	r4, #1
    8b80:	1aa3      	subs	r3, r4, r2
    8b82:	2b1b      	cmp	r3, #27
    8b84:	dd05      	ble.n	8b92 <__aeabi_fmul+0x1ea>
    8b86:	400c      	ands	r4, r1
    8b88:	2200      	movs	r2, #0
    8b8a:	2000      	movs	r0, #0
    8b8c:	e756      	b.n	8a3c <__aeabi_fmul+0x94>
    8b8e:	465e      	mov	r6, fp
    8b90:	e7cb      	b.n	8b2a <__aeabi_fmul+0x182>
    8b92:	002a      	movs	r2, r5
    8b94:	2020      	movs	r0, #32
    8b96:	40da      	lsrs	r2, r3
    8b98:	1ac3      	subs	r3, r0, r3
    8b9a:	409d      	lsls	r5, r3
    8b9c:	002b      	movs	r3, r5
    8b9e:	1e5d      	subs	r5, r3, #1
    8ba0:	41ab      	sbcs	r3, r5
    8ba2:	4313      	orrs	r3, r2
    8ba4:	075a      	lsls	r2, r3, #29
    8ba6:	d004      	beq.n	8bb2 <__aeabi_fmul+0x20a>
    8ba8:	220f      	movs	r2, #15
    8baa:	401a      	ands	r2, r3
    8bac:	2a04      	cmp	r2, #4
    8bae:	d000      	beq.n	8bb2 <__aeabi_fmul+0x20a>
    8bb0:	3304      	adds	r3, #4
    8bb2:	015a      	lsls	r2, r3, #5
    8bb4:	d504      	bpl.n	8bc0 <__aeabi_fmul+0x218>
    8bb6:	2401      	movs	r4, #1
    8bb8:	2201      	movs	r2, #1
    8bba:	400c      	ands	r4, r1
    8bbc:	2000      	movs	r0, #0
    8bbe:	e73d      	b.n	8a3c <__aeabi_fmul+0x94>
    8bc0:	2401      	movs	r4, #1
    8bc2:	019b      	lsls	r3, r3, #6
    8bc4:	0a58      	lsrs	r0, r3, #9
    8bc6:	400c      	ands	r4, r1
    8bc8:	2200      	movs	r2, #0
    8bca:	e737      	b.n	8a3c <__aeabi_fmul+0x94>
    8bcc:	2080      	movs	r0, #128	; 0x80
    8bce:	2401      	movs	r4, #1
    8bd0:	03c0      	lsls	r0, r0, #15
    8bd2:	4328      	orrs	r0, r5
    8bd4:	0240      	lsls	r0, r0, #9
    8bd6:	0a40      	lsrs	r0, r0, #9
    8bd8:	400c      	ands	r4, r1
    8bda:	22ff      	movs	r2, #255	; 0xff
    8bdc:	e72e      	b.n	8a3c <__aeabi_fmul+0x94>
    8bde:	46c0      	nop			; (mov r8, r8)
    8be0:	0000aec0 	.word	0x0000aec0
    8be4:	f7ffffff 	.word	0xf7ffffff

00008be8 <__aeabi_i2f>:
    8be8:	b570      	push	{r4, r5, r6, lr}
    8bea:	2800      	cmp	r0, #0
    8bec:	d030      	beq.n	8c50 <__aeabi_i2f+0x68>
    8bee:	17c3      	asrs	r3, r0, #31
    8bf0:	18c4      	adds	r4, r0, r3
    8bf2:	405c      	eors	r4, r3
    8bf4:	0fc5      	lsrs	r5, r0, #31
    8bf6:	0020      	movs	r0, r4
    8bf8:	f001 feca 	bl	a990 <__clzsi2>
    8bfc:	239e      	movs	r3, #158	; 0x9e
    8bfe:	1a1b      	subs	r3, r3, r0
    8c00:	2b96      	cmp	r3, #150	; 0x96
    8c02:	dc0d      	bgt.n	8c20 <__aeabi_i2f+0x38>
    8c04:	2296      	movs	r2, #150	; 0x96
    8c06:	1ad2      	subs	r2, r2, r3
    8c08:	4094      	lsls	r4, r2
    8c0a:	002a      	movs	r2, r5
    8c0c:	0264      	lsls	r4, r4, #9
    8c0e:	0a64      	lsrs	r4, r4, #9
    8c10:	b2db      	uxtb	r3, r3
    8c12:	0264      	lsls	r4, r4, #9
    8c14:	05db      	lsls	r3, r3, #23
    8c16:	0a60      	lsrs	r0, r4, #9
    8c18:	07d2      	lsls	r2, r2, #31
    8c1a:	4318      	orrs	r0, r3
    8c1c:	4310      	orrs	r0, r2
    8c1e:	bd70      	pop	{r4, r5, r6, pc}
    8c20:	2b99      	cmp	r3, #153	; 0x99
    8c22:	dc19      	bgt.n	8c58 <__aeabi_i2f+0x70>
    8c24:	2299      	movs	r2, #153	; 0x99
    8c26:	1ad2      	subs	r2, r2, r3
    8c28:	2a00      	cmp	r2, #0
    8c2a:	dd29      	ble.n	8c80 <__aeabi_i2f+0x98>
    8c2c:	4094      	lsls	r4, r2
    8c2e:	0022      	movs	r2, r4
    8c30:	4c14      	ldr	r4, [pc, #80]	; (8c84 <__aeabi_i2f+0x9c>)
    8c32:	4014      	ands	r4, r2
    8c34:	0751      	lsls	r1, r2, #29
    8c36:	d004      	beq.n	8c42 <__aeabi_i2f+0x5a>
    8c38:	210f      	movs	r1, #15
    8c3a:	400a      	ands	r2, r1
    8c3c:	2a04      	cmp	r2, #4
    8c3e:	d000      	beq.n	8c42 <__aeabi_i2f+0x5a>
    8c40:	3404      	adds	r4, #4
    8c42:	0162      	lsls	r2, r4, #5
    8c44:	d413      	bmi.n	8c6e <__aeabi_i2f+0x86>
    8c46:	01a4      	lsls	r4, r4, #6
    8c48:	0a64      	lsrs	r4, r4, #9
    8c4a:	b2db      	uxtb	r3, r3
    8c4c:	002a      	movs	r2, r5
    8c4e:	e7e0      	b.n	8c12 <__aeabi_i2f+0x2a>
    8c50:	2200      	movs	r2, #0
    8c52:	2300      	movs	r3, #0
    8c54:	2400      	movs	r4, #0
    8c56:	e7dc      	b.n	8c12 <__aeabi_i2f+0x2a>
    8c58:	2205      	movs	r2, #5
    8c5a:	0021      	movs	r1, r4
    8c5c:	1a12      	subs	r2, r2, r0
    8c5e:	40d1      	lsrs	r1, r2
    8c60:	22b9      	movs	r2, #185	; 0xb9
    8c62:	1ad2      	subs	r2, r2, r3
    8c64:	4094      	lsls	r4, r2
    8c66:	1e62      	subs	r2, r4, #1
    8c68:	4194      	sbcs	r4, r2
    8c6a:	430c      	orrs	r4, r1
    8c6c:	e7da      	b.n	8c24 <__aeabi_i2f+0x3c>
    8c6e:	4b05      	ldr	r3, [pc, #20]	; (8c84 <__aeabi_i2f+0x9c>)
    8c70:	002a      	movs	r2, r5
    8c72:	401c      	ands	r4, r3
    8c74:	239f      	movs	r3, #159	; 0x9f
    8c76:	01a4      	lsls	r4, r4, #6
    8c78:	1a1b      	subs	r3, r3, r0
    8c7a:	0a64      	lsrs	r4, r4, #9
    8c7c:	b2db      	uxtb	r3, r3
    8c7e:	e7c8      	b.n	8c12 <__aeabi_i2f+0x2a>
    8c80:	0022      	movs	r2, r4
    8c82:	e7d5      	b.n	8c30 <__aeabi_i2f+0x48>
    8c84:	fbffffff 	.word	0xfbffffff

00008c88 <__aeabi_dadd>:
    8c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8c8a:	4645      	mov	r5, r8
    8c8c:	46de      	mov	lr, fp
    8c8e:	4657      	mov	r7, sl
    8c90:	464e      	mov	r6, r9
    8c92:	030c      	lsls	r4, r1, #12
    8c94:	b5e0      	push	{r5, r6, r7, lr}
    8c96:	004e      	lsls	r6, r1, #1
    8c98:	0fc9      	lsrs	r1, r1, #31
    8c9a:	4688      	mov	r8, r1
    8c9c:	000d      	movs	r5, r1
    8c9e:	0a61      	lsrs	r1, r4, #9
    8ca0:	0f44      	lsrs	r4, r0, #29
    8ca2:	430c      	orrs	r4, r1
    8ca4:	00c7      	lsls	r7, r0, #3
    8ca6:	0319      	lsls	r1, r3, #12
    8ca8:	0058      	lsls	r0, r3, #1
    8caa:	0fdb      	lsrs	r3, r3, #31
    8cac:	469b      	mov	fp, r3
    8cae:	0a4b      	lsrs	r3, r1, #9
    8cb0:	0f51      	lsrs	r1, r2, #29
    8cb2:	430b      	orrs	r3, r1
    8cb4:	0d76      	lsrs	r6, r6, #21
    8cb6:	0d40      	lsrs	r0, r0, #21
    8cb8:	0019      	movs	r1, r3
    8cba:	00d2      	lsls	r2, r2, #3
    8cbc:	45d8      	cmp	r8, fp
    8cbe:	d100      	bne.n	8cc2 <__aeabi_dadd+0x3a>
    8cc0:	e0ae      	b.n	8e20 <__aeabi_dadd+0x198>
    8cc2:	1a35      	subs	r5, r6, r0
    8cc4:	2d00      	cmp	r5, #0
    8cc6:	dc00      	bgt.n	8cca <__aeabi_dadd+0x42>
    8cc8:	e0f6      	b.n	8eb8 <__aeabi_dadd+0x230>
    8cca:	2800      	cmp	r0, #0
    8ccc:	d10f      	bne.n	8cee <__aeabi_dadd+0x66>
    8cce:	4313      	orrs	r3, r2
    8cd0:	d100      	bne.n	8cd4 <__aeabi_dadd+0x4c>
    8cd2:	e0db      	b.n	8e8c <__aeabi_dadd+0x204>
    8cd4:	1e6b      	subs	r3, r5, #1
    8cd6:	2b00      	cmp	r3, #0
    8cd8:	d000      	beq.n	8cdc <__aeabi_dadd+0x54>
    8cda:	e137      	b.n	8f4c <__aeabi_dadd+0x2c4>
    8cdc:	1aba      	subs	r2, r7, r2
    8cde:	4297      	cmp	r7, r2
    8ce0:	41bf      	sbcs	r7, r7
    8ce2:	1a64      	subs	r4, r4, r1
    8ce4:	427f      	negs	r7, r7
    8ce6:	1be4      	subs	r4, r4, r7
    8ce8:	2601      	movs	r6, #1
    8cea:	0017      	movs	r7, r2
    8cec:	e024      	b.n	8d38 <__aeabi_dadd+0xb0>
    8cee:	4bc6      	ldr	r3, [pc, #792]	; (9008 <__aeabi_dadd+0x380>)
    8cf0:	429e      	cmp	r6, r3
    8cf2:	d04d      	beq.n	8d90 <__aeabi_dadd+0x108>
    8cf4:	2380      	movs	r3, #128	; 0x80
    8cf6:	041b      	lsls	r3, r3, #16
    8cf8:	4319      	orrs	r1, r3
    8cfa:	2d38      	cmp	r5, #56	; 0x38
    8cfc:	dd00      	ble.n	8d00 <__aeabi_dadd+0x78>
    8cfe:	e107      	b.n	8f10 <__aeabi_dadd+0x288>
    8d00:	2d1f      	cmp	r5, #31
    8d02:	dd00      	ble.n	8d06 <__aeabi_dadd+0x7e>
    8d04:	e138      	b.n	8f78 <__aeabi_dadd+0x2f0>
    8d06:	2020      	movs	r0, #32
    8d08:	1b43      	subs	r3, r0, r5
    8d0a:	469a      	mov	sl, r3
    8d0c:	000b      	movs	r3, r1
    8d0e:	4650      	mov	r0, sl
    8d10:	4083      	lsls	r3, r0
    8d12:	4699      	mov	r9, r3
    8d14:	0013      	movs	r3, r2
    8d16:	4648      	mov	r0, r9
    8d18:	40eb      	lsrs	r3, r5
    8d1a:	4318      	orrs	r0, r3
    8d1c:	0003      	movs	r3, r0
    8d1e:	4650      	mov	r0, sl
    8d20:	4082      	lsls	r2, r0
    8d22:	1e50      	subs	r0, r2, #1
    8d24:	4182      	sbcs	r2, r0
    8d26:	40e9      	lsrs	r1, r5
    8d28:	431a      	orrs	r2, r3
    8d2a:	1aba      	subs	r2, r7, r2
    8d2c:	1a61      	subs	r1, r4, r1
    8d2e:	4297      	cmp	r7, r2
    8d30:	41a4      	sbcs	r4, r4
    8d32:	0017      	movs	r7, r2
    8d34:	4264      	negs	r4, r4
    8d36:	1b0c      	subs	r4, r1, r4
    8d38:	0223      	lsls	r3, r4, #8
    8d3a:	d562      	bpl.n	8e02 <__aeabi_dadd+0x17a>
    8d3c:	0264      	lsls	r4, r4, #9
    8d3e:	0a65      	lsrs	r5, r4, #9
    8d40:	2d00      	cmp	r5, #0
    8d42:	d100      	bne.n	8d46 <__aeabi_dadd+0xbe>
    8d44:	e0df      	b.n	8f06 <__aeabi_dadd+0x27e>
    8d46:	0028      	movs	r0, r5
    8d48:	f001 fe22 	bl	a990 <__clzsi2>
    8d4c:	0003      	movs	r3, r0
    8d4e:	3b08      	subs	r3, #8
    8d50:	2b1f      	cmp	r3, #31
    8d52:	dd00      	ble.n	8d56 <__aeabi_dadd+0xce>
    8d54:	e0d2      	b.n	8efc <__aeabi_dadd+0x274>
    8d56:	2220      	movs	r2, #32
    8d58:	003c      	movs	r4, r7
    8d5a:	1ad2      	subs	r2, r2, r3
    8d5c:	409d      	lsls	r5, r3
    8d5e:	40d4      	lsrs	r4, r2
    8d60:	409f      	lsls	r7, r3
    8d62:	4325      	orrs	r5, r4
    8d64:	429e      	cmp	r6, r3
    8d66:	dd00      	ble.n	8d6a <__aeabi_dadd+0xe2>
    8d68:	e0c4      	b.n	8ef4 <__aeabi_dadd+0x26c>
    8d6a:	1b9e      	subs	r6, r3, r6
    8d6c:	1c73      	adds	r3, r6, #1
    8d6e:	2b1f      	cmp	r3, #31
    8d70:	dd00      	ble.n	8d74 <__aeabi_dadd+0xec>
    8d72:	e0f1      	b.n	8f58 <__aeabi_dadd+0x2d0>
    8d74:	2220      	movs	r2, #32
    8d76:	0038      	movs	r0, r7
    8d78:	0029      	movs	r1, r5
    8d7a:	1ad2      	subs	r2, r2, r3
    8d7c:	40d8      	lsrs	r0, r3
    8d7e:	4091      	lsls	r1, r2
    8d80:	4097      	lsls	r7, r2
    8d82:	002c      	movs	r4, r5
    8d84:	4301      	orrs	r1, r0
    8d86:	1e78      	subs	r0, r7, #1
    8d88:	4187      	sbcs	r7, r0
    8d8a:	40dc      	lsrs	r4, r3
    8d8c:	2600      	movs	r6, #0
    8d8e:	430f      	orrs	r7, r1
    8d90:	077b      	lsls	r3, r7, #29
    8d92:	d009      	beq.n	8da8 <__aeabi_dadd+0x120>
    8d94:	230f      	movs	r3, #15
    8d96:	403b      	ands	r3, r7
    8d98:	2b04      	cmp	r3, #4
    8d9a:	d005      	beq.n	8da8 <__aeabi_dadd+0x120>
    8d9c:	1d3b      	adds	r3, r7, #4
    8d9e:	42bb      	cmp	r3, r7
    8da0:	41bf      	sbcs	r7, r7
    8da2:	427f      	negs	r7, r7
    8da4:	19e4      	adds	r4, r4, r7
    8da6:	001f      	movs	r7, r3
    8da8:	0223      	lsls	r3, r4, #8
    8daa:	d52c      	bpl.n	8e06 <__aeabi_dadd+0x17e>
    8dac:	4b96      	ldr	r3, [pc, #600]	; (9008 <__aeabi_dadd+0x380>)
    8dae:	3601      	adds	r6, #1
    8db0:	429e      	cmp	r6, r3
    8db2:	d100      	bne.n	8db6 <__aeabi_dadd+0x12e>
    8db4:	e09a      	b.n	8eec <__aeabi_dadd+0x264>
    8db6:	4645      	mov	r5, r8
    8db8:	4b94      	ldr	r3, [pc, #592]	; (900c <__aeabi_dadd+0x384>)
    8dba:	08ff      	lsrs	r7, r7, #3
    8dbc:	401c      	ands	r4, r3
    8dbe:	0760      	lsls	r0, r4, #29
    8dc0:	0576      	lsls	r6, r6, #21
    8dc2:	0264      	lsls	r4, r4, #9
    8dc4:	4307      	orrs	r7, r0
    8dc6:	0b24      	lsrs	r4, r4, #12
    8dc8:	0d76      	lsrs	r6, r6, #21
    8dca:	2100      	movs	r1, #0
    8dcc:	0324      	lsls	r4, r4, #12
    8dce:	0b23      	lsrs	r3, r4, #12
    8dd0:	0d0c      	lsrs	r4, r1, #20
    8dd2:	4a8f      	ldr	r2, [pc, #572]	; (9010 <__aeabi_dadd+0x388>)
    8dd4:	0524      	lsls	r4, r4, #20
    8dd6:	431c      	orrs	r4, r3
    8dd8:	4014      	ands	r4, r2
    8dda:	0533      	lsls	r3, r6, #20
    8ddc:	4323      	orrs	r3, r4
    8dde:	005b      	lsls	r3, r3, #1
    8de0:	07ed      	lsls	r5, r5, #31
    8de2:	085b      	lsrs	r3, r3, #1
    8de4:	432b      	orrs	r3, r5
    8de6:	0038      	movs	r0, r7
    8de8:	0019      	movs	r1, r3
    8dea:	bc3c      	pop	{r2, r3, r4, r5}
    8dec:	4690      	mov	r8, r2
    8dee:	4699      	mov	r9, r3
    8df0:	46a2      	mov	sl, r4
    8df2:	46ab      	mov	fp, r5
    8df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8df6:	4664      	mov	r4, ip
    8df8:	4304      	orrs	r4, r0
    8dfa:	d100      	bne.n	8dfe <__aeabi_dadd+0x176>
    8dfc:	e211      	b.n	9222 <__aeabi_dadd+0x59a>
    8dfe:	0004      	movs	r4, r0
    8e00:	4667      	mov	r7, ip
    8e02:	077b      	lsls	r3, r7, #29
    8e04:	d1c6      	bne.n	8d94 <__aeabi_dadd+0x10c>
    8e06:	4645      	mov	r5, r8
    8e08:	0760      	lsls	r0, r4, #29
    8e0a:	08ff      	lsrs	r7, r7, #3
    8e0c:	4307      	orrs	r7, r0
    8e0e:	08e4      	lsrs	r4, r4, #3
    8e10:	4b7d      	ldr	r3, [pc, #500]	; (9008 <__aeabi_dadd+0x380>)
    8e12:	429e      	cmp	r6, r3
    8e14:	d030      	beq.n	8e78 <__aeabi_dadd+0x1f0>
    8e16:	0324      	lsls	r4, r4, #12
    8e18:	0576      	lsls	r6, r6, #21
    8e1a:	0b24      	lsrs	r4, r4, #12
    8e1c:	0d76      	lsrs	r6, r6, #21
    8e1e:	e7d4      	b.n	8dca <__aeabi_dadd+0x142>
    8e20:	1a33      	subs	r3, r6, r0
    8e22:	469a      	mov	sl, r3
    8e24:	2b00      	cmp	r3, #0
    8e26:	dd78      	ble.n	8f1a <__aeabi_dadd+0x292>
    8e28:	2800      	cmp	r0, #0
    8e2a:	d031      	beq.n	8e90 <__aeabi_dadd+0x208>
    8e2c:	4876      	ldr	r0, [pc, #472]	; (9008 <__aeabi_dadd+0x380>)
    8e2e:	4286      	cmp	r6, r0
    8e30:	d0ae      	beq.n	8d90 <__aeabi_dadd+0x108>
    8e32:	2080      	movs	r0, #128	; 0x80
    8e34:	0400      	lsls	r0, r0, #16
    8e36:	4301      	orrs	r1, r0
    8e38:	4653      	mov	r3, sl
    8e3a:	2b38      	cmp	r3, #56	; 0x38
    8e3c:	dc00      	bgt.n	8e40 <__aeabi_dadd+0x1b8>
    8e3e:	e0e9      	b.n	9014 <__aeabi_dadd+0x38c>
    8e40:	430a      	orrs	r2, r1
    8e42:	1e51      	subs	r1, r2, #1
    8e44:	418a      	sbcs	r2, r1
    8e46:	2100      	movs	r1, #0
    8e48:	19d2      	adds	r2, r2, r7
    8e4a:	42ba      	cmp	r2, r7
    8e4c:	41bf      	sbcs	r7, r7
    8e4e:	1909      	adds	r1, r1, r4
    8e50:	427c      	negs	r4, r7
    8e52:	0017      	movs	r7, r2
    8e54:	190c      	adds	r4, r1, r4
    8e56:	0223      	lsls	r3, r4, #8
    8e58:	d5d3      	bpl.n	8e02 <__aeabi_dadd+0x17a>
    8e5a:	4b6b      	ldr	r3, [pc, #428]	; (9008 <__aeabi_dadd+0x380>)
    8e5c:	3601      	adds	r6, #1
    8e5e:	429e      	cmp	r6, r3
    8e60:	d100      	bne.n	8e64 <__aeabi_dadd+0x1dc>
    8e62:	e13a      	b.n	90da <__aeabi_dadd+0x452>
    8e64:	2001      	movs	r0, #1
    8e66:	4b69      	ldr	r3, [pc, #420]	; (900c <__aeabi_dadd+0x384>)
    8e68:	401c      	ands	r4, r3
    8e6a:	087b      	lsrs	r3, r7, #1
    8e6c:	4007      	ands	r7, r0
    8e6e:	431f      	orrs	r7, r3
    8e70:	07e0      	lsls	r0, r4, #31
    8e72:	4307      	orrs	r7, r0
    8e74:	0864      	lsrs	r4, r4, #1
    8e76:	e78b      	b.n	8d90 <__aeabi_dadd+0x108>
    8e78:	0023      	movs	r3, r4
    8e7a:	433b      	orrs	r3, r7
    8e7c:	d100      	bne.n	8e80 <__aeabi_dadd+0x1f8>
    8e7e:	e1cb      	b.n	9218 <__aeabi_dadd+0x590>
    8e80:	2280      	movs	r2, #128	; 0x80
    8e82:	0312      	lsls	r2, r2, #12
    8e84:	4314      	orrs	r4, r2
    8e86:	0324      	lsls	r4, r4, #12
    8e88:	0b24      	lsrs	r4, r4, #12
    8e8a:	e79e      	b.n	8dca <__aeabi_dadd+0x142>
    8e8c:	002e      	movs	r6, r5
    8e8e:	e77f      	b.n	8d90 <__aeabi_dadd+0x108>
    8e90:	0008      	movs	r0, r1
    8e92:	4310      	orrs	r0, r2
    8e94:	d100      	bne.n	8e98 <__aeabi_dadd+0x210>
    8e96:	e0b4      	b.n	9002 <__aeabi_dadd+0x37a>
    8e98:	1e58      	subs	r0, r3, #1
    8e9a:	2800      	cmp	r0, #0
    8e9c:	d000      	beq.n	8ea0 <__aeabi_dadd+0x218>
    8e9e:	e0de      	b.n	905e <__aeabi_dadd+0x3d6>
    8ea0:	18ba      	adds	r2, r7, r2
    8ea2:	42ba      	cmp	r2, r7
    8ea4:	419b      	sbcs	r3, r3
    8ea6:	1864      	adds	r4, r4, r1
    8ea8:	425b      	negs	r3, r3
    8eaa:	18e4      	adds	r4, r4, r3
    8eac:	0017      	movs	r7, r2
    8eae:	2601      	movs	r6, #1
    8eb0:	0223      	lsls	r3, r4, #8
    8eb2:	d5a6      	bpl.n	8e02 <__aeabi_dadd+0x17a>
    8eb4:	2602      	movs	r6, #2
    8eb6:	e7d5      	b.n	8e64 <__aeabi_dadd+0x1dc>
    8eb8:	2d00      	cmp	r5, #0
    8eba:	d16e      	bne.n	8f9a <__aeabi_dadd+0x312>
    8ebc:	1c70      	adds	r0, r6, #1
    8ebe:	0540      	lsls	r0, r0, #21
    8ec0:	0d40      	lsrs	r0, r0, #21
    8ec2:	2801      	cmp	r0, #1
    8ec4:	dc00      	bgt.n	8ec8 <__aeabi_dadd+0x240>
    8ec6:	e0f9      	b.n	90bc <__aeabi_dadd+0x434>
    8ec8:	1ab8      	subs	r0, r7, r2
    8eca:	4684      	mov	ip, r0
    8ecc:	4287      	cmp	r7, r0
    8ece:	4180      	sbcs	r0, r0
    8ed0:	1ae5      	subs	r5, r4, r3
    8ed2:	4240      	negs	r0, r0
    8ed4:	1a2d      	subs	r5, r5, r0
    8ed6:	0228      	lsls	r0, r5, #8
    8ed8:	d400      	bmi.n	8edc <__aeabi_dadd+0x254>
    8eda:	e089      	b.n	8ff0 <__aeabi_dadd+0x368>
    8edc:	1bd7      	subs	r7, r2, r7
    8ede:	42ba      	cmp	r2, r7
    8ee0:	4192      	sbcs	r2, r2
    8ee2:	1b1c      	subs	r4, r3, r4
    8ee4:	4252      	negs	r2, r2
    8ee6:	1aa5      	subs	r5, r4, r2
    8ee8:	46d8      	mov	r8, fp
    8eea:	e729      	b.n	8d40 <__aeabi_dadd+0xb8>
    8eec:	4645      	mov	r5, r8
    8eee:	2400      	movs	r4, #0
    8ef0:	2700      	movs	r7, #0
    8ef2:	e76a      	b.n	8dca <__aeabi_dadd+0x142>
    8ef4:	4c45      	ldr	r4, [pc, #276]	; (900c <__aeabi_dadd+0x384>)
    8ef6:	1af6      	subs	r6, r6, r3
    8ef8:	402c      	ands	r4, r5
    8efa:	e749      	b.n	8d90 <__aeabi_dadd+0x108>
    8efc:	003d      	movs	r5, r7
    8efe:	3828      	subs	r0, #40	; 0x28
    8f00:	4085      	lsls	r5, r0
    8f02:	2700      	movs	r7, #0
    8f04:	e72e      	b.n	8d64 <__aeabi_dadd+0xdc>
    8f06:	0038      	movs	r0, r7
    8f08:	f001 fd42 	bl	a990 <__clzsi2>
    8f0c:	3020      	adds	r0, #32
    8f0e:	e71d      	b.n	8d4c <__aeabi_dadd+0xc4>
    8f10:	430a      	orrs	r2, r1
    8f12:	1e51      	subs	r1, r2, #1
    8f14:	418a      	sbcs	r2, r1
    8f16:	2100      	movs	r1, #0
    8f18:	e707      	b.n	8d2a <__aeabi_dadd+0xa2>
    8f1a:	2b00      	cmp	r3, #0
    8f1c:	d000      	beq.n	8f20 <__aeabi_dadd+0x298>
    8f1e:	e0f3      	b.n	9108 <__aeabi_dadd+0x480>
    8f20:	1c70      	adds	r0, r6, #1
    8f22:	0543      	lsls	r3, r0, #21
    8f24:	0d5b      	lsrs	r3, r3, #21
    8f26:	2b01      	cmp	r3, #1
    8f28:	dc00      	bgt.n	8f2c <__aeabi_dadd+0x2a4>
    8f2a:	e0ad      	b.n	9088 <__aeabi_dadd+0x400>
    8f2c:	4b36      	ldr	r3, [pc, #216]	; (9008 <__aeabi_dadd+0x380>)
    8f2e:	4298      	cmp	r0, r3
    8f30:	d100      	bne.n	8f34 <__aeabi_dadd+0x2ac>
    8f32:	e0d1      	b.n	90d8 <__aeabi_dadd+0x450>
    8f34:	18ba      	adds	r2, r7, r2
    8f36:	42ba      	cmp	r2, r7
    8f38:	41bf      	sbcs	r7, r7
    8f3a:	1864      	adds	r4, r4, r1
    8f3c:	427f      	negs	r7, r7
    8f3e:	19e4      	adds	r4, r4, r7
    8f40:	07e7      	lsls	r7, r4, #31
    8f42:	0852      	lsrs	r2, r2, #1
    8f44:	4317      	orrs	r7, r2
    8f46:	0864      	lsrs	r4, r4, #1
    8f48:	0006      	movs	r6, r0
    8f4a:	e721      	b.n	8d90 <__aeabi_dadd+0x108>
    8f4c:	482e      	ldr	r0, [pc, #184]	; (9008 <__aeabi_dadd+0x380>)
    8f4e:	4285      	cmp	r5, r0
    8f50:	d100      	bne.n	8f54 <__aeabi_dadd+0x2cc>
    8f52:	e093      	b.n	907c <__aeabi_dadd+0x3f4>
    8f54:	001d      	movs	r5, r3
    8f56:	e6d0      	b.n	8cfa <__aeabi_dadd+0x72>
    8f58:	0029      	movs	r1, r5
    8f5a:	3e1f      	subs	r6, #31
    8f5c:	40f1      	lsrs	r1, r6
    8f5e:	2b20      	cmp	r3, #32
    8f60:	d100      	bne.n	8f64 <__aeabi_dadd+0x2dc>
    8f62:	e08d      	b.n	9080 <__aeabi_dadd+0x3f8>
    8f64:	2240      	movs	r2, #64	; 0x40
    8f66:	1ad3      	subs	r3, r2, r3
    8f68:	409d      	lsls	r5, r3
    8f6a:	432f      	orrs	r7, r5
    8f6c:	1e7d      	subs	r5, r7, #1
    8f6e:	41af      	sbcs	r7, r5
    8f70:	2400      	movs	r4, #0
    8f72:	430f      	orrs	r7, r1
    8f74:	2600      	movs	r6, #0
    8f76:	e744      	b.n	8e02 <__aeabi_dadd+0x17a>
    8f78:	002b      	movs	r3, r5
    8f7a:	0008      	movs	r0, r1
    8f7c:	3b20      	subs	r3, #32
    8f7e:	40d8      	lsrs	r0, r3
    8f80:	0003      	movs	r3, r0
    8f82:	2d20      	cmp	r5, #32
    8f84:	d100      	bne.n	8f88 <__aeabi_dadd+0x300>
    8f86:	e07d      	b.n	9084 <__aeabi_dadd+0x3fc>
    8f88:	2040      	movs	r0, #64	; 0x40
    8f8a:	1b45      	subs	r5, r0, r5
    8f8c:	40a9      	lsls	r1, r5
    8f8e:	430a      	orrs	r2, r1
    8f90:	1e51      	subs	r1, r2, #1
    8f92:	418a      	sbcs	r2, r1
    8f94:	2100      	movs	r1, #0
    8f96:	431a      	orrs	r2, r3
    8f98:	e6c7      	b.n	8d2a <__aeabi_dadd+0xa2>
    8f9a:	2e00      	cmp	r6, #0
    8f9c:	d050      	beq.n	9040 <__aeabi_dadd+0x3b8>
    8f9e:	4e1a      	ldr	r6, [pc, #104]	; (9008 <__aeabi_dadd+0x380>)
    8fa0:	42b0      	cmp	r0, r6
    8fa2:	d057      	beq.n	9054 <__aeabi_dadd+0x3cc>
    8fa4:	2680      	movs	r6, #128	; 0x80
    8fa6:	426b      	negs	r3, r5
    8fa8:	4699      	mov	r9, r3
    8faa:	0436      	lsls	r6, r6, #16
    8fac:	4334      	orrs	r4, r6
    8fae:	464b      	mov	r3, r9
    8fb0:	2b38      	cmp	r3, #56	; 0x38
    8fb2:	dd00      	ble.n	8fb6 <__aeabi_dadd+0x32e>
    8fb4:	e0d6      	b.n	9164 <__aeabi_dadd+0x4dc>
    8fb6:	2b1f      	cmp	r3, #31
    8fb8:	dd00      	ble.n	8fbc <__aeabi_dadd+0x334>
    8fba:	e135      	b.n	9228 <__aeabi_dadd+0x5a0>
    8fbc:	2620      	movs	r6, #32
    8fbe:	1af5      	subs	r5, r6, r3
    8fc0:	0026      	movs	r6, r4
    8fc2:	40ae      	lsls	r6, r5
    8fc4:	46b2      	mov	sl, r6
    8fc6:	003e      	movs	r6, r7
    8fc8:	40de      	lsrs	r6, r3
    8fca:	46ac      	mov	ip, r5
    8fcc:	0035      	movs	r5, r6
    8fce:	4656      	mov	r6, sl
    8fd0:	432e      	orrs	r6, r5
    8fd2:	4665      	mov	r5, ip
    8fd4:	40af      	lsls	r7, r5
    8fd6:	1e7d      	subs	r5, r7, #1
    8fd8:	41af      	sbcs	r7, r5
    8fda:	40dc      	lsrs	r4, r3
    8fdc:	4337      	orrs	r7, r6
    8fde:	1bd7      	subs	r7, r2, r7
    8fe0:	42ba      	cmp	r2, r7
    8fe2:	4192      	sbcs	r2, r2
    8fe4:	1b0c      	subs	r4, r1, r4
    8fe6:	4252      	negs	r2, r2
    8fe8:	1aa4      	subs	r4, r4, r2
    8fea:	0006      	movs	r6, r0
    8fec:	46d8      	mov	r8, fp
    8fee:	e6a3      	b.n	8d38 <__aeabi_dadd+0xb0>
    8ff0:	4664      	mov	r4, ip
    8ff2:	4667      	mov	r7, ip
    8ff4:	432c      	orrs	r4, r5
    8ff6:	d000      	beq.n	8ffa <__aeabi_dadd+0x372>
    8ff8:	e6a2      	b.n	8d40 <__aeabi_dadd+0xb8>
    8ffa:	2500      	movs	r5, #0
    8ffc:	2600      	movs	r6, #0
    8ffe:	2700      	movs	r7, #0
    9000:	e706      	b.n	8e10 <__aeabi_dadd+0x188>
    9002:	001e      	movs	r6, r3
    9004:	e6c4      	b.n	8d90 <__aeabi_dadd+0x108>
    9006:	46c0      	nop			; (mov r8, r8)
    9008:	000007ff 	.word	0x000007ff
    900c:	ff7fffff 	.word	0xff7fffff
    9010:	800fffff 	.word	0x800fffff
    9014:	2b1f      	cmp	r3, #31
    9016:	dc63      	bgt.n	90e0 <__aeabi_dadd+0x458>
    9018:	2020      	movs	r0, #32
    901a:	1ac3      	subs	r3, r0, r3
    901c:	0008      	movs	r0, r1
    901e:	4098      	lsls	r0, r3
    9020:	469c      	mov	ip, r3
    9022:	4683      	mov	fp, r0
    9024:	4653      	mov	r3, sl
    9026:	0010      	movs	r0, r2
    9028:	40d8      	lsrs	r0, r3
    902a:	0003      	movs	r3, r0
    902c:	4658      	mov	r0, fp
    902e:	4318      	orrs	r0, r3
    9030:	4663      	mov	r3, ip
    9032:	409a      	lsls	r2, r3
    9034:	1e53      	subs	r3, r2, #1
    9036:	419a      	sbcs	r2, r3
    9038:	4653      	mov	r3, sl
    903a:	4302      	orrs	r2, r0
    903c:	40d9      	lsrs	r1, r3
    903e:	e703      	b.n	8e48 <__aeabi_dadd+0x1c0>
    9040:	0026      	movs	r6, r4
    9042:	433e      	orrs	r6, r7
    9044:	d006      	beq.n	9054 <__aeabi_dadd+0x3cc>
    9046:	43eb      	mvns	r3, r5
    9048:	4699      	mov	r9, r3
    904a:	2b00      	cmp	r3, #0
    904c:	d0c7      	beq.n	8fde <__aeabi_dadd+0x356>
    904e:	4e94      	ldr	r6, [pc, #592]	; (92a0 <__aeabi_dadd+0x618>)
    9050:	42b0      	cmp	r0, r6
    9052:	d1ac      	bne.n	8fae <__aeabi_dadd+0x326>
    9054:	000c      	movs	r4, r1
    9056:	0017      	movs	r7, r2
    9058:	0006      	movs	r6, r0
    905a:	46d8      	mov	r8, fp
    905c:	e698      	b.n	8d90 <__aeabi_dadd+0x108>
    905e:	4b90      	ldr	r3, [pc, #576]	; (92a0 <__aeabi_dadd+0x618>)
    9060:	459a      	cmp	sl, r3
    9062:	d00b      	beq.n	907c <__aeabi_dadd+0x3f4>
    9064:	4682      	mov	sl, r0
    9066:	e6e7      	b.n	8e38 <__aeabi_dadd+0x1b0>
    9068:	2800      	cmp	r0, #0
    906a:	d000      	beq.n	906e <__aeabi_dadd+0x3e6>
    906c:	e09e      	b.n	91ac <__aeabi_dadd+0x524>
    906e:	0018      	movs	r0, r3
    9070:	4310      	orrs	r0, r2
    9072:	d100      	bne.n	9076 <__aeabi_dadd+0x3ee>
    9074:	e0e9      	b.n	924a <__aeabi_dadd+0x5c2>
    9076:	001c      	movs	r4, r3
    9078:	0017      	movs	r7, r2
    907a:	46d8      	mov	r8, fp
    907c:	4e88      	ldr	r6, [pc, #544]	; (92a0 <__aeabi_dadd+0x618>)
    907e:	e687      	b.n	8d90 <__aeabi_dadd+0x108>
    9080:	2500      	movs	r5, #0
    9082:	e772      	b.n	8f6a <__aeabi_dadd+0x2e2>
    9084:	2100      	movs	r1, #0
    9086:	e782      	b.n	8f8e <__aeabi_dadd+0x306>
    9088:	0023      	movs	r3, r4
    908a:	433b      	orrs	r3, r7
    908c:	2e00      	cmp	r6, #0
    908e:	d000      	beq.n	9092 <__aeabi_dadd+0x40a>
    9090:	e0ab      	b.n	91ea <__aeabi_dadd+0x562>
    9092:	2b00      	cmp	r3, #0
    9094:	d100      	bne.n	9098 <__aeabi_dadd+0x410>
    9096:	e0e7      	b.n	9268 <__aeabi_dadd+0x5e0>
    9098:	000b      	movs	r3, r1
    909a:	4313      	orrs	r3, r2
    909c:	d100      	bne.n	90a0 <__aeabi_dadd+0x418>
    909e:	e677      	b.n	8d90 <__aeabi_dadd+0x108>
    90a0:	18ba      	adds	r2, r7, r2
    90a2:	42ba      	cmp	r2, r7
    90a4:	41bf      	sbcs	r7, r7
    90a6:	1864      	adds	r4, r4, r1
    90a8:	427f      	negs	r7, r7
    90aa:	19e4      	adds	r4, r4, r7
    90ac:	0223      	lsls	r3, r4, #8
    90ae:	d400      	bmi.n	90b2 <__aeabi_dadd+0x42a>
    90b0:	e0f2      	b.n	9298 <__aeabi_dadd+0x610>
    90b2:	4b7c      	ldr	r3, [pc, #496]	; (92a4 <__aeabi_dadd+0x61c>)
    90b4:	0017      	movs	r7, r2
    90b6:	401c      	ands	r4, r3
    90b8:	0006      	movs	r6, r0
    90ba:	e669      	b.n	8d90 <__aeabi_dadd+0x108>
    90bc:	0020      	movs	r0, r4
    90be:	4338      	orrs	r0, r7
    90c0:	2e00      	cmp	r6, #0
    90c2:	d1d1      	bne.n	9068 <__aeabi_dadd+0x3e0>
    90c4:	2800      	cmp	r0, #0
    90c6:	d15b      	bne.n	9180 <__aeabi_dadd+0x4f8>
    90c8:	001c      	movs	r4, r3
    90ca:	4314      	orrs	r4, r2
    90cc:	d100      	bne.n	90d0 <__aeabi_dadd+0x448>
    90ce:	e0a8      	b.n	9222 <__aeabi_dadd+0x59a>
    90d0:	001c      	movs	r4, r3
    90d2:	0017      	movs	r7, r2
    90d4:	46d8      	mov	r8, fp
    90d6:	e65b      	b.n	8d90 <__aeabi_dadd+0x108>
    90d8:	0006      	movs	r6, r0
    90da:	2400      	movs	r4, #0
    90dc:	2700      	movs	r7, #0
    90de:	e697      	b.n	8e10 <__aeabi_dadd+0x188>
    90e0:	4650      	mov	r0, sl
    90e2:	000b      	movs	r3, r1
    90e4:	3820      	subs	r0, #32
    90e6:	40c3      	lsrs	r3, r0
    90e8:	4699      	mov	r9, r3
    90ea:	4653      	mov	r3, sl
    90ec:	2b20      	cmp	r3, #32
    90ee:	d100      	bne.n	90f2 <__aeabi_dadd+0x46a>
    90f0:	e095      	b.n	921e <__aeabi_dadd+0x596>
    90f2:	2340      	movs	r3, #64	; 0x40
    90f4:	4650      	mov	r0, sl
    90f6:	1a1b      	subs	r3, r3, r0
    90f8:	4099      	lsls	r1, r3
    90fa:	430a      	orrs	r2, r1
    90fc:	1e51      	subs	r1, r2, #1
    90fe:	418a      	sbcs	r2, r1
    9100:	464b      	mov	r3, r9
    9102:	2100      	movs	r1, #0
    9104:	431a      	orrs	r2, r3
    9106:	e69f      	b.n	8e48 <__aeabi_dadd+0x1c0>
    9108:	2e00      	cmp	r6, #0
    910a:	d130      	bne.n	916e <__aeabi_dadd+0x4e6>
    910c:	0026      	movs	r6, r4
    910e:	433e      	orrs	r6, r7
    9110:	d067      	beq.n	91e2 <__aeabi_dadd+0x55a>
    9112:	43db      	mvns	r3, r3
    9114:	469a      	mov	sl, r3
    9116:	2b00      	cmp	r3, #0
    9118:	d01c      	beq.n	9154 <__aeabi_dadd+0x4cc>
    911a:	4e61      	ldr	r6, [pc, #388]	; (92a0 <__aeabi_dadd+0x618>)
    911c:	42b0      	cmp	r0, r6
    911e:	d060      	beq.n	91e2 <__aeabi_dadd+0x55a>
    9120:	4653      	mov	r3, sl
    9122:	2b38      	cmp	r3, #56	; 0x38
    9124:	dd00      	ble.n	9128 <__aeabi_dadd+0x4a0>
    9126:	e096      	b.n	9256 <__aeabi_dadd+0x5ce>
    9128:	2b1f      	cmp	r3, #31
    912a:	dd00      	ble.n	912e <__aeabi_dadd+0x4a6>
    912c:	e09f      	b.n	926e <__aeabi_dadd+0x5e6>
    912e:	2620      	movs	r6, #32
    9130:	1af3      	subs	r3, r6, r3
    9132:	0026      	movs	r6, r4
    9134:	409e      	lsls	r6, r3
    9136:	469c      	mov	ip, r3
    9138:	46b3      	mov	fp, r6
    913a:	4653      	mov	r3, sl
    913c:	003e      	movs	r6, r7
    913e:	40de      	lsrs	r6, r3
    9140:	0033      	movs	r3, r6
    9142:	465e      	mov	r6, fp
    9144:	431e      	orrs	r6, r3
    9146:	4663      	mov	r3, ip
    9148:	409f      	lsls	r7, r3
    914a:	1e7b      	subs	r3, r7, #1
    914c:	419f      	sbcs	r7, r3
    914e:	4653      	mov	r3, sl
    9150:	40dc      	lsrs	r4, r3
    9152:	4337      	orrs	r7, r6
    9154:	18bf      	adds	r7, r7, r2
    9156:	4297      	cmp	r7, r2
    9158:	4192      	sbcs	r2, r2
    915a:	1864      	adds	r4, r4, r1
    915c:	4252      	negs	r2, r2
    915e:	18a4      	adds	r4, r4, r2
    9160:	0006      	movs	r6, r0
    9162:	e678      	b.n	8e56 <__aeabi_dadd+0x1ce>
    9164:	4327      	orrs	r7, r4
    9166:	1e7c      	subs	r4, r7, #1
    9168:	41a7      	sbcs	r7, r4
    916a:	2400      	movs	r4, #0
    916c:	e737      	b.n	8fde <__aeabi_dadd+0x356>
    916e:	4e4c      	ldr	r6, [pc, #304]	; (92a0 <__aeabi_dadd+0x618>)
    9170:	42b0      	cmp	r0, r6
    9172:	d036      	beq.n	91e2 <__aeabi_dadd+0x55a>
    9174:	2680      	movs	r6, #128	; 0x80
    9176:	425b      	negs	r3, r3
    9178:	0436      	lsls	r6, r6, #16
    917a:	469a      	mov	sl, r3
    917c:	4334      	orrs	r4, r6
    917e:	e7cf      	b.n	9120 <__aeabi_dadd+0x498>
    9180:	0018      	movs	r0, r3
    9182:	4310      	orrs	r0, r2
    9184:	d100      	bne.n	9188 <__aeabi_dadd+0x500>
    9186:	e603      	b.n	8d90 <__aeabi_dadd+0x108>
    9188:	1ab8      	subs	r0, r7, r2
    918a:	4684      	mov	ip, r0
    918c:	4567      	cmp	r7, ip
    918e:	41ad      	sbcs	r5, r5
    9190:	1ae0      	subs	r0, r4, r3
    9192:	426d      	negs	r5, r5
    9194:	1b40      	subs	r0, r0, r5
    9196:	0205      	lsls	r5, r0, #8
    9198:	d400      	bmi.n	919c <__aeabi_dadd+0x514>
    919a:	e62c      	b.n	8df6 <__aeabi_dadd+0x16e>
    919c:	1bd7      	subs	r7, r2, r7
    919e:	42ba      	cmp	r2, r7
    91a0:	4192      	sbcs	r2, r2
    91a2:	1b1c      	subs	r4, r3, r4
    91a4:	4252      	negs	r2, r2
    91a6:	1aa4      	subs	r4, r4, r2
    91a8:	46d8      	mov	r8, fp
    91aa:	e5f1      	b.n	8d90 <__aeabi_dadd+0x108>
    91ac:	0018      	movs	r0, r3
    91ae:	4310      	orrs	r0, r2
    91b0:	d100      	bne.n	91b4 <__aeabi_dadd+0x52c>
    91b2:	e763      	b.n	907c <__aeabi_dadd+0x3f4>
    91b4:	08f8      	lsrs	r0, r7, #3
    91b6:	0767      	lsls	r7, r4, #29
    91b8:	4307      	orrs	r7, r0
    91ba:	2080      	movs	r0, #128	; 0x80
    91bc:	08e4      	lsrs	r4, r4, #3
    91be:	0300      	lsls	r0, r0, #12
    91c0:	4204      	tst	r4, r0
    91c2:	d008      	beq.n	91d6 <__aeabi_dadd+0x54e>
    91c4:	08dd      	lsrs	r5, r3, #3
    91c6:	4205      	tst	r5, r0
    91c8:	d105      	bne.n	91d6 <__aeabi_dadd+0x54e>
    91ca:	08d2      	lsrs	r2, r2, #3
    91cc:	0759      	lsls	r1, r3, #29
    91ce:	4311      	orrs	r1, r2
    91d0:	000f      	movs	r7, r1
    91d2:	002c      	movs	r4, r5
    91d4:	46d8      	mov	r8, fp
    91d6:	0f7b      	lsrs	r3, r7, #29
    91d8:	00e4      	lsls	r4, r4, #3
    91da:	431c      	orrs	r4, r3
    91dc:	00ff      	lsls	r7, r7, #3
    91de:	4e30      	ldr	r6, [pc, #192]	; (92a0 <__aeabi_dadd+0x618>)
    91e0:	e5d6      	b.n	8d90 <__aeabi_dadd+0x108>
    91e2:	000c      	movs	r4, r1
    91e4:	0017      	movs	r7, r2
    91e6:	0006      	movs	r6, r0
    91e8:	e5d2      	b.n	8d90 <__aeabi_dadd+0x108>
    91ea:	2b00      	cmp	r3, #0
    91ec:	d038      	beq.n	9260 <__aeabi_dadd+0x5d8>
    91ee:	000b      	movs	r3, r1
    91f0:	4313      	orrs	r3, r2
    91f2:	d100      	bne.n	91f6 <__aeabi_dadd+0x56e>
    91f4:	e742      	b.n	907c <__aeabi_dadd+0x3f4>
    91f6:	08f8      	lsrs	r0, r7, #3
    91f8:	0767      	lsls	r7, r4, #29
    91fa:	4307      	orrs	r7, r0
    91fc:	2080      	movs	r0, #128	; 0x80
    91fe:	08e4      	lsrs	r4, r4, #3
    9200:	0300      	lsls	r0, r0, #12
    9202:	4204      	tst	r4, r0
    9204:	d0e7      	beq.n	91d6 <__aeabi_dadd+0x54e>
    9206:	08cb      	lsrs	r3, r1, #3
    9208:	4203      	tst	r3, r0
    920a:	d1e4      	bne.n	91d6 <__aeabi_dadd+0x54e>
    920c:	08d2      	lsrs	r2, r2, #3
    920e:	0749      	lsls	r1, r1, #29
    9210:	4311      	orrs	r1, r2
    9212:	000f      	movs	r7, r1
    9214:	001c      	movs	r4, r3
    9216:	e7de      	b.n	91d6 <__aeabi_dadd+0x54e>
    9218:	2700      	movs	r7, #0
    921a:	2400      	movs	r4, #0
    921c:	e5d5      	b.n	8dca <__aeabi_dadd+0x142>
    921e:	2100      	movs	r1, #0
    9220:	e76b      	b.n	90fa <__aeabi_dadd+0x472>
    9222:	2500      	movs	r5, #0
    9224:	2700      	movs	r7, #0
    9226:	e5f3      	b.n	8e10 <__aeabi_dadd+0x188>
    9228:	464e      	mov	r6, r9
    922a:	0025      	movs	r5, r4
    922c:	3e20      	subs	r6, #32
    922e:	40f5      	lsrs	r5, r6
    9230:	464b      	mov	r3, r9
    9232:	002e      	movs	r6, r5
    9234:	2b20      	cmp	r3, #32
    9236:	d02d      	beq.n	9294 <__aeabi_dadd+0x60c>
    9238:	2540      	movs	r5, #64	; 0x40
    923a:	1aed      	subs	r5, r5, r3
    923c:	40ac      	lsls	r4, r5
    923e:	4327      	orrs	r7, r4
    9240:	1e7c      	subs	r4, r7, #1
    9242:	41a7      	sbcs	r7, r4
    9244:	2400      	movs	r4, #0
    9246:	4337      	orrs	r7, r6
    9248:	e6c9      	b.n	8fde <__aeabi_dadd+0x356>
    924a:	2480      	movs	r4, #128	; 0x80
    924c:	2500      	movs	r5, #0
    924e:	0324      	lsls	r4, r4, #12
    9250:	4e13      	ldr	r6, [pc, #76]	; (92a0 <__aeabi_dadd+0x618>)
    9252:	2700      	movs	r7, #0
    9254:	e5dc      	b.n	8e10 <__aeabi_dadd+0x188>
    9256:	4327      	orrs	r7, r4
    9258:	1e7c      	subs	r4, r7, #1
    925a:	41a7      	sbcs	r7, r4
    925c:	2400      	movs	r4, #0
    925e:	e779      	b.n	9154 <__aeabi_dadd+0x4cc>
    9260:	000c      	movs	r4, r1
    9262:	0017      	movs	r7, r2
    9264:	4e0e      	ldr	r6, [pc, #56]	; (92a0 <__aeabi_dadd+0x618>)
    9266:	e593      	b.n	8d90 <__aeabi_dadd+0x108>
    9268:	000c      	movs	r4, r1
    926a:	0017      	movs	r7, r2
    926c:	e590      	b.n	8d90 <__aeabi_dadd+0x108>
    926e:	4656      	mov	r6, sl
    9270:	0023      	movs	r3, r4
    9272:	3e20      	subs	r6, #32
    9274:	40f3      	lsrs	r3, r6
    9276:	4699      	mov	r9, r3
    9278:	4653      	mov	r3, sl
    927a:	2b20      	cmp	r3, #32
    927c:	d00e      	beq.n	929c <__aeabi_dadd+0x614>
    927e:	2340      	movs	r3, #64	; 0x40
    9280:	4656      	mov	r6, sl
    9282:	1b9b      	subs	r3, r3, r6
    9284:	409c      	lsls	r4, r3
    9286:	4327      	orrs	r7, r4
    9288:	1e7c      	subs	r4, r7, #1
    928a:	41a7      	sbcs	r7, r4
    928c:	464b      	mov	r3, r9
    928e:	2400      	movs	r4, #0
    9290:	431f      	orrs	r7, r3
    9292:	e75f      	b.n	9154 <__aeabi_dadd+0x4cc>
    9294:	2400      	movs	r4, #0
    9296:	e7d2      	b.n	923e <__aeabi_dadd+0x5b6>
    9298:	0017      	movs	r7, r2
    929a:	e5b2      	b.n	8e02 <__aeabi_dadd+0x17a>
    929c:	2400      	movs	r4, #0
    929e:	e7f2      	b.n	9286 <__aeabi_dadd+0x5fe>
    92a0:	000007ff 	.word	0x000007ff
    92a4:	ff7fffff 	.word	0xff7fffff

000092a8 <__aeabi_ddiv>:
    92a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    92aa:	4657      	mov	r7, sl
    92ac:	4645      	mov	r5, r8
    92ae:	46de      	mov	lr, fp
    92b0:	464e      	mov	r6, r9
    92b2:	b5e0      	push	{r5, r6, r7, lr}
    92b4:	004c      	lsls	r4, r1, #1
    92b6:	030e      	lsls	r6, r1, #12
    92b8:	b087      	sub	sp, #28
    92ba:	4683      	mov	fp, r0
    92bc:	4692      	mov	sl, r2
    92be:	001d      	movs	r5, r3
    92c0:	4680      	mov	r8, r0
    92c2:	0b36      	lsrs	r6, r6, #12
    92c4:	0d64      	lsrs	r4, r4, #21
    92c6:	0fcf      	lsrs	r7, r1, #31
    92c8:	2c00      	cmp	r4, #0
    92ca:	d04f      	beq.n	936c <__aeabi_ddiv+0xc4>
    92cc:	4b6f      	ldr	r3, [pc, #444]	; (948c <__aeabi_ddiv+0x1e4>)
    92ce:	429c      	cmp	r4, r3
    92d0:	d035      	beq.n	933e <__aeabi_ddiv+0x96>
    92d2:	2380      	movs	r3, #128	; 0x80
    92d4:	0f42      	lsrs	r2, r0, #29
    92d6:	041b      	lsls	r3, r3, #16
    92d8:	00f6      	lsls	r6, r6, #3
    92da:	4313      	orrs	r3, r2
    92dc:	4333      	orrs	r3, r6
    92de:	4699      	mov	r9, r3
    92e0:	00c3      	lsls	r3, r0, #3
    92e2:	4698      	mov	r8, r3
    92e4:	4b6a      	ldr	r3, [pc, #424]	; (9490 <__aeabi_ddiv+0x1e8>)
    92e6:	2600      	movs	r6, #0
    92e8:	469c      	mov	ip, r3
    92ea:	2300      	movs	r3, #0
    92ec:	4464      	add	r4, ip
    92ee:	9303      	str	r3, [sp, #12]
    92f0:	032b      	lsls	r3, r5, #12
    92f2:	0b1b      	lsrs	r3, r3, #12
    92f4:	469b      	mov	fp, r3
    92f6:	006b      	lsls	r3, r5, #1
    92f8:	0fed      	lsrs	r5, r5, #31
    92fa:	4650      	mov	r0, sl
    92fc:	0d5b      	lsrs	r3, r3, #21
    92fe:	9501      	str	r5, [sp, #4]
    9300:	d05e      	beq.n	93c0 <__aeabi_ddiv+0x118>
    9302:	4a62      	ldr	r2, [pc, #392]	; (948c <__aeabi_ddiv+0x1e4>)
    9304:	4293      	cmp	r3, r2
    9306:	d053      	beq.n	93b0 <__aeabi_ddiv+0x108>
    9308:	465a      	mov	r2, fp
    930a:	00d1      	lsls	r1, r2, #3
    930c:	2280      	movs	r2, #128	; 0x80
    930e:	0f40      	lsrs	r0, r0, #29
    9310:	0412      	lsls	r2, r2, #16
    9312:	4302      	orrs	r2, r0
    9314:	430a      	orrs	r2, r1
    9316:	4693      	mov	fp, r2
    9318:	4652      	mov	r2, sl
    931a:	00d1      	lsls	r1, r2, #3
    931c:	4a5c      	ldr	r2, [pc, #368]	; (9490 <__aeabi_ddiv+0x1e8>)
    931e:	4694      	mov	ip, r2
    9320:	2200      	movs	r2, #0
    9322:	4463      	add	r3, ip
    9324:	0038      	movs	r0, r7
    9326:	4068      	eors	r0, r5
    9328:	4684      	mov	ip, r0
    932a:	9002      	str	r0, [sp, #8]
    932c:	1ae4      	subs	r4, r4, r3
    932e:	4316      	orrs	r6, r2
    9330:	2e0f      	cmp	r6, #15
    9332:	d900      	bls.n	9336 <__aeabi_ddiv+0x8e>
    9334:	e0b4      	b.n	94a0 <__aeabi_ddiv+0x1f8>
    9336:	4b57      	ldr	r3, [pc, #348]	; (9494 <__aeabi_ddiv+0x1ec>)
    9338:	00b6      	lsls	r6, r6, #2
    933a:	599b      	ldr	r3, [r3, r6]
    933c:	469f      	mov	pc, r3
    933e:	0003      	movs	r3, r0
    9340:	4333      	orrs	r3, r6
    9342:	4699      	mov	r9, r3
    9344:	d16c      	bne.n	9420 <__aeabi_ddiv+0x178>
    9346:	2300      	movs	r3, #0
    9348:	4698      	mov	r8, r3
    934a:	3302      	adds	r3, #2
    934c:	2608      	movs	r6, #8
    934e:	9303      	str	r3, [sp, #12]
    9350:	e7ce      	b.n	92f0 <__aeabi_ddiv+0x48>
    9352:	46cb      	mov	fp, r9
    9354:	4641      	mov	r1, r8
    9356:	9a03      	ldr	r2, [sp, #12]
    9358:	9701      	str	r7, [sp, #4]
    935a:	2a02      	cmp	r2, #2
    935c:	d165      	bne.n	942a <__aeabi_ddiv+0x182>
    935e:	9b01      	ldr	r3, [sp, #4]
    9360:	4c4a      	ldr	r4, [pc, #296]	; (948c <__aeabi_ddiv+0x1e4>)
    9362:	469c      	mov	ip, r3
    9364:	2300      	movs	r3, #0
    9366:	2200      	movs	r2, #0
    9368:	4698      	mov	r8, r3
    936a:	e06b      	b.n	9444 <__aeabi_ddiv+0x19c>
    936c:	0003      	movs	r3, r0
    936e:	4333      	orrs	r3, r6
    9370:	4699      	mov	r9, r3
    9372:	d04e      	beq.n	9412 <__aeabi_ddiv+0x16a>
    9374:	2e00      	cmp	r6, #0
    9376:	d100      	bne.n	937a <__aeabi_ddiv+0xd2>
    9378:	e1bc      	b.n	96f4 <__aeabi_ddiv+0x44c>
    937a:	0030      	movs	r0, r6
    937c:	f001 fb08 	bl	a990 <__clzsi2>
    9380:	0003      	movs	r3, r0
    9382:	3b0b      	subs	r3, #11
    9384:	2b1c      	cmp	r3, #28
    9386:	dd00      	ble.n	938a <__aeabi_ddiv+0xe2>
    9388:	e1ac      	b.n	96e4 <__aeabi_ddiv+0x43c>
    938a:	221d      	movs	r2, #29
    938c:	1ad3      	subs	r3, r2, r3
    938e:	465a      	mov	r2, fp
    9390:	0001      	movs	r1, r0
    9392:	40da      	lsrs	r2, r3
    9394:	3908      	subs	r1, #8
    9396:	408e      	lsls	r6, r1
    9398:	0013      	movs	r3, r2
    939a:	4333      	orrs	r3, r6
    939c:	4699      	mov	r9, r3
    939e:	465b      	mov	r3, fp
    93a0:	408b      	lsls	r3, r1
    93a2:	4698      	mov	r8, r3
    93a4:	2300      	movs	r3, #0
    93a6:	4c3c      	ldr	r4, [pc, #240]	; (9498 <__aeabi_ddiv+0x1f0>)
    93a8:	2600      	movs	r6, #0
    93aa:	1a24      	subs	r4, r4, r0
    93ac:	9303      	str	r3, [sp, #12]
    93ae:	e79f      	b.n	92f0 <__aeabi_ddiv+0x48>
    93b0:	4651      	mov	r1, sl
    93b2:	465a      	mov	r2, fp
    93b4:	4311      	orrs	r1, r2
    93b6:	d129      	bne.n	940c <__aeabi_ddiv+0x164>
    93b8:	2200      	movs	r2, #0
    93ba:	4693      	mov	fp, r2
    93bc:	3202      	adds	r2, #2
    93be:	e7b1      	b.n	9324 <__aeabi_ddiv+0x7c>
    93c0:	4659      	mov	r1, fp
    93c2:	4301      	orrs	r1, r0
    93c4:	d01e      	beq.n	9404 <__aeabi_ddiv+0x15c>
    93c6:	465b      	mov	r3, fp
    93c8:	2b00      	cmp	r3, #0
    93ca:	d100      	bne.n	93ce <__aeabi_ddiv+0x126>
    93cc:	e19e      	b.n	970c <__aeabi_ddiv+0x464>
    93ce:	4658      	mov	r0, fp
    93d0:	f001 fade 	bl	a990 <__clzsi2>
    93d4:	0003      	movs	r3, r0
    93d6:	3b0b      	subs	r3, #11
    93d8:	2b1c      	cmp	r3, #28
    93da:	dd00      	ble.n	93de <__aeabi_ddiv+0x136>
    93dc:	e18f      	b.n	96fe <__aeabi_ddiv+0x456>
    93de:	0002      	movs	r2, r0
    93e0:	4659      	mov	r1, fp
    93e2:	3a08      	subs	r2, #8
    93e4:	4091      	lsls	r1, r2
    93e6:	468b      	mov	fp, r1
    93e8:	211d      	movs	r1, #29
    93ea:	1acb      	subs	r3, r1, r3
    93ec:	4651      	mov	r1, sl
    93ee:	40d9      	lsrs	r1, r3
    93f0:	000b      	movs	r3, r1
    93f2:	4659      	mov	r1, fp
    93f4:	430b      	orrs	r3, r1
    93f6:	4651      	mov	r1, sl
    93f8:	469b      	mov	fp, r3
    93fa:	4091      	lsls	r1, r2
    93fc:	4b26      	ldr	r3, [pc, #152]	; (9498 <__aeabi_ddiv+0x1f0>)
    93fe:	2200      	movs	r2, #0
    9400:	1a1b      	subs	r3, r3, r0
    9402:	e78f      	b.n	9324 <__aeabi_ddiv+0x7c>
    9404:	2300      	movs	r3, #0
    9406:	2201      	movs	r2, #1
    9408:	469b      	mov	fp, r3
    940a:	e78b      	b.n	9324 <__aeabi_ddiv+0x7c>
    940c:	4651      	mov	r1, sl
    940e:	2203      	movs	r2, #3
    9410:	e788      	b.n	9324 <__aeabi_ddiv+0x7c>
    9412:	2300      	movs	r3, #0
    9414:	4698      	mov	r8, r3
    9416:	3301      	adds	r3, #1
    9418:	2604      	movs	r6, #4
    941a:	2400      	movs	r4, #0
    941c:	9303      	str	r3, [sp, #12]
    941e:	e767      	b.n	92f0 <__aeabi_ddiv+0x48>
    9420:	2303      	movs	r3, #3
    9422:	46b1      	mov	r9, r6
    9424:	9303      	str	r3, [sp, #12]
    9426:	260c      	movs	r6, #12
    9428:	e762      	b.n	92f0 <__aeabi_ddiv+0x48>
    942a:	2a03      	cmp	r2, #3
    942c:	d100      	bne.n	9430 <__aeabi_ddiv+0x188>
    942e:	e25c      	b.n	98ea <__aeabi_ddiv+0x642>
    9430:	9b01      	ldr	r3, [sp, #4]
    9432:	2a01      	cmp	r2, #1
    9434:	d000      	beq.n	9438 <__aeabi_ddiv+0x190>
    9436:	e1e4      	b.n	9802 <__aeabi_ddiv+0x55a>
    9438:	4013      	ands	r3, r2
    943a:	469c      	mov	ip, r3
    943c:	2300      	movs	r3, #0
    943e:	2400      	movs	r4, #0
    9440:	2200      	movs	r2, #0
    9442:	4698      	mov	r8, r3
    9444:	2100      	movs	r1, #0
    9446:	0312      	lsls	r2, r2, #12
    9448:	0b13      	lsrs	r3, r2, #12
    944a:	0d0a      	lsrs	r2, r1, #20
    944c:	0512      	lsls	r2, r2, #20
    944e:	431a      	orrs	r2, r3
    9450:	0523      	lsls	r3, r4, #20
    9452:	4c12      	ldr	r4, [pc, #72]	; (949c <__aeabi_ddiv+0x1f4>)
    9454:	4640      	mov	r0, r8
    9456:	4022      	ands	r2, r4
    9458:	4313      	orrs	r3, r2
    945a:	4662      	mov	r2, ip
    945c:	005b      	lsls	r3, r3, #1
    945e:	07d2      	lsls	r2, r2, #31
    9460:	085b      	lsrs	r3, r3, #1
    9462:	4313      	orrs	r3, r2
    9464:	0019      	movs	r1, r3
    9466:	b007      	add	sp, #28
    9468:	bc3c      	pop	{r2, r3, r4, r5}
    946a:	4690      	mov	r8, r2
    946c:	4699      	mov	r9, r3
    946e:	46a2      	mov	sl, r4
    9470:	46ab      	mov	fp, r5
    9472:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9474:	2300      	movs	r3, #0
    9476:	2280      	movs	r2, #128	; 0x80
    9478:	469c      	mov	ip, r3
    947a:	0312      	lsls	r2, r2, #12
    947c:	4698      	mov	r8, r3
    947e:	4c03      	ldr	r4, [pc, #12]	; (948c <__aeabi_ddiv+0x1e4>)
    9480:	e7e0      	b.n	9444 <__aeabi_ddiv+0x19c>
    9482:	2300      	movs	r3, #0
    9484:	4c01      	ldr	r4, [pc, #4]	; (948c <__aeabi_ddiv+0x1e4>)
    9486:	2200      	movs	r2, #0
    9488:	4698      	mov	r8, r3
    948a:	e7db      	b.n	9444 <__aeabi_ddiv+0x19c>
    948c:	000007ff 	.word	0x000007ff
    9490:	fffffc01 	.word	0xfffffc01
    9494:	0000af00 	.word	0x0000af00
    9498:	fffffc0d 	.word	0xfffffc0d
    949c:	800fffff 	.word	0x800fffff
    94a0:	45d9      	cmp	r9, fp
    94a2:	d900      	bls.n	94a6 <__aeabi_ddiv+0x1fe>
    94a4:	e139      	b.n	971a <__aeabi_ddiv+0x472>
    94a6:	d100      	bne.n	94aa <__aeabi_ddiv+0x202>
    94a8:	e134      	b.n	9714 <__aeabi_ddiv+0x46c>
    94aa:	2300      	movs	r3, #0
    94ac:	4646      	mov	r6, r8
    94ae:	464d      	mov	r5, r9
    94b0:	469a      	mov	sl, r3
    94b2:	3c01      	subs	r4, #1
    94b4:	465b      	mov	r3, fp
    94b6:	0e0a      	lsrs	r2, r1, #24
    94b8:	021b      	lsls	r3, r3, #8
    94ba:	431a      	orrs	r2, r3
    94bc:	020b      	lsls	r3, r1, #8
    94be:	0c17      	lsrs	r7, r2, #16
    94c0:	9303      	str	r3, [sp, #12]
    94c2:	0413      	lsls	r3, r2, #16
    94c4:	0c1b      	lsrs	r3, r3, #16
    94c6:	0039      	movs	r1, r7
    94c8:	0028      	movs	r0, r5
    94ca:	4690      	mov	r8, r2
    94cc:	9301      	str	r3, [sp, #4]
    94ce:	f7fe fcd1 	bl	7e74 <__udivsi3>
    94d2:	0002      	movs	r2, r0
    94d4:	9b01      	ldr	r3, [sp, #4]
    94d6:	4683      	mov	fp, r0
    94d8:	435a      	muls	r2, r3
    94da:	0028      	movs	r0, r5
    94dc:	0039      	movs	r1, r7
    94de:	4691      	mov	r9, r2
    94e0:	f7fe fd4e 	bl	7f80 <__aeabi_uidivmod>
    94e4:	0c35      	lsrs	r5, r6, #16
    94e6:	0409      	lsls	r1, r1, #16
    94e8:	430d      	orrs	r5, r1
    94ea:	45a9      	cmp	r9, r5
    94ec:	d90d      	bls.n	950a <__aeabi_ddiv+0x262>
    94ee:	465b      	mov	r3, fp
    94f0:	4445      	add	r5, r8
    94f2:	3b01      	subs	r3, #1
    94f4:	45a8      	cmp	r8, r5
    94f6:	d900      	bls.n	94fa <__aeabi_ddiv+0x252>
    94f8:	e13a      	b.n	9770 <__aeabi_ddiv+0x4c8>
    94fa:	45a9      	cmp	r9, r5
    94fc:	d800      	bhi.n	9500 <__aeabi_ddiv+0x258>
    94fe:	e137      	b.n	9770 <__aeabi_ddiv+0x4c8>
    9500:	2302      	movs	r3, #2
    9502:	425b      	negs	r3, r3
    9504:	469c      	mov	ip, r3
    9506:	4445      	add	r5, r8
    9508:	44e3      	add	fp, ip
    950a:	464b      	mov	r3, r9
    950c:	1aeb      	subs	r3, r5, r3
    950e:	0039      	movs	r1, r7
    9510:	0018      	movs	r0, r3
    9512:	9304      	str	r3, [sp, #16]
    9514:	f7fe fcae 	bl	7e74 <__udivsi3>
    9518:	9b01      	ldr	r3, [sp, #4]
    951a:	0005      	movs	r5, r0
    951c:	4343      	muls	r3, r0
    951e:	0039      	movs	r1, r7
    9520:	9804      	ldr	r0, [sp, #16]
    9522:	4699      	mov	r9, r3
    9524:	f7fe fd2c 	bl	7f80 <__aeabi_uidivmod>
    9528:	0433      	lsls	r3, r6, #16
    952a:	0409      	lsls	r1, r1, #16
    952c:	0c1b      	lsrs	r3, r3, #16
    952e:	430b      	orrs	r3, r1
    9530:	4599      	cmp	r9, r3
    9532:	d909      	bls.n	9548 <__aeabi_ddiv+0x2a0>
    9534:	4443      	add	r3, r8
    9536:	1e6a      	subs	r2, r5, #1
    9538:	4598      	cmp	r8, r3
    953a:	d900      	bls.n	953e <__aeabi_ddiv+0x296>
    953c:	e11a      	b.n	9774 <__aeabi_ddiv+0x4cc>
    953e:	4599      	cmp	r9, r3
    9540:	d800      	bhi.n	9544 <__aeabi_ddiv+0x29c>
    9542:	e117      	b.n	9774 <__aeabi_ddiv+0x4cc>
    9544:	3d02      	subs	r5, #2
    9546:	4443      	add	r3, r8
    9548:	464a      	mov	r2, r9
    954a:	1a9b      	subs	r3, r3, r2
    954c:	465a      	mov	r2, fp
    954e:	0412      	lsls	r2, r2, #16
    9550:	432a      	orrs	r2, r5
    9552:	9903      	ldr	r1, [sp, #12]
    9554:	4693      	mov	fp, r2
    9556:	0c10      	lsrs	r0, r2, #16
    9558:	0c0a      	lsrs	r2, r1, #16
    955a:	4691      	mov	r9, r2
    955c:	0409      	lsls	r1, r1, #16
    955e:	465a      	mov	r2, fp
    9560:	0c09      	lsrs	r1, r1, #16
    9562:	464e      	mov	r6, r9
    9564:	000d      	movs	r5, r1
    9566:	0412      	lsls	r2, r2, #16
    9568:	0c12      	lsrs	r2, r2, #16
    956a:	4345      	muls	r5, r0
    956c:	9105      	str	r1, [sp, #20]
    956e:	4351      	muls	r1, r2
    9570:	4372      	muls	r2, r6
    9572:	4370      	muls	r0, r6
    9574:	1952      	adds	r2, r2, r5
    9576:	0c0e      	lsrs	r6, r1, #16
    9578:	18b2      	adds	r2, r6, r2
    957a:	4295      	cmp	r5, r2
    957c:	d903      	bls.n	9586 <__aeabi_ddiv+0x2de>
    957e:	2580      	movs	r5, #128	; 0x80
    9580:	026d      	lsls	r5, r5, #9
    9582:	46ac      	mov	ip, r5
    9584:	4460      	add	r0, ip
    9586:	0c15      	lsrs	r5, r2, #16
    9588:	0409      	lsls	r1, r1, #16
    958a:	0412      	lsls	r2, r2, #16
    958c:	0c09      	lsrs	r1, r1, #16
    958e:	1828      	adds	r0, r5, r0
    9590:	1852      	adds	r2, r2, r1
    9592:	4283      	cmp	r3, r0
    9594:	d200      	bcs.n	9598 <__aeabi_ddiv+0x2f0>
    9596:	e0ce      	b.n	9736 <__aeabi_ddiv+0x48e>
    9598:	d100      	bne.n	959c <__aeabi_ddiv+0x2f4>
    959a:	e0c8      	b.n	972e <__aeabi_ddiv+0x486>
    959c:	1a1d      	subs	r5, r3, r0
    959e:	4653      	mov	r3, sl
    95a0:	1a9e      	subs	r6, r3, r2
    95a2:	45b2      	cmp	sl, r6
    95a4:	4192      	sbcs	r2, r2
    95a6:	4252      	negs	r2, r2
    95a8:	1aab      	subs	r3, r5, r2
    95aa:	469a      	mov	sl, r3
    95ac:	4598      	cmp	r8, r3
    95ae:	d100      	bne.n	95b2 <__aeabi_ddiv+0x30a>
    95b0:	e117      	b.n	97e2 <__aeabi_ddiv+0x53a>
    95b2:	0039      	movs	r1, r7
    95b4:	0018      	movs	r0, r3
    95b6:	f7fe fc5d 	bl	7e74 <__udivsi3>
    95ba:	9b01      	ldr	r3, [sp, #4]
    95bc:	0005      	movs	r5, r0
    95be:	4343      	muls	r3, r0
    95c0:	0039      	movs	r1, r7
    95c2:	4650      	mov	r0, sl
    95c4:	9304      	str	r3, [sp, #16]
    95c6:	f7fe fcdb 	bl	7f80 <__aeabi_uidivmod>
    95ca:	9804      	ldr	r0, [sp, #16]
    95cc:	040b      	lsls	r3, r1, #16
    95ce:	0c31      	lsrs	r1, r6, #16
    95d0:	4319      	orrs	r1, r3
    95d2:	4288      	cmp	r0, r1
    95d4:	d909      	bls.n	95ea <__aeabi_ddiv+0x342>
    95d6:	4441      	add	r1, r8
    95d8:	1e6b      	subs	r3, r5, #1
    95da:	4588      	cmp	r8, r1
    95dc:	d900      	bls.n	95e0 <__aeabi_ddiv+0x338>
    95de:	e107      	b.n	97f0 <__aeabi_ddiv+0x548>
    95e0:	4288      	cmp	r0, r1
    95e2:	d800      	bhi.n	95e6 <__aeabi_ddiv+0x33e>
    95e4:	e104      	b.n	97f0 <__aeabi_ddiv+0x548>
    95e6:	3d02      	subs	r5, #2
    95e8:	4441      	add	r1, r8
    95ea:	9b04      	ldr	r3, [sp, #16]
    95ec:	1acb      	subs	r3, r1, r3
    95ee:	0018      	movs	r0, r3
    95f0:	0039      	movs	r1, r7
    95f2:	9304      	str	r3, [sp, #16]
    95f4:	f7fe fc3e 	bl	7e74 <__udivsi3>
    95f8:	9b01      	ldr	r3, [sp, #4]
    95fa:	4682      	mov	sl, r0
    95fc:	4343      	muls	r3, r0
    95fe:	0039      	movs	r1, r7
    9600:	9804      	ldr	r0, [sp, #16]
    9602:	9301      	str	r3, [sp, #4]
    9604:	f7fe fcbc 	bl	7f80 <__aeabi_uidivmod>
    9608:	9801      	ldr	r0, [sp, #4]
    960a:	040b      	lsls	r3, r1, #16
    960c:	0431      	lsls	r1, r6, #16
    960e:	0c09      	lsrs	r1, r1, #16
    9610:	4319      	orrs	r1, r3
    9612:	4288      	cmp	r0, r1
    9614:	d90d      	bls.n	9632 <__aeabi_ddiv+0x38a>
    9616:	4653      	mov	r3, sl
    9618:	4441      	add	r1, r8
    961a:	3b01      	subs	r3, #1
    961c:	4588      	cmp	r8, r1
    961e:	d900      	bls.n	9622 <__aeabi_ddiv+0x37a>
    9620:	e0e8      	b.n	97f4 <__aeabi_ddiv+0x54c>
    9622:	4288      	cmp	r0, r1
    9624:	d800      	bhi.n	9628 <__aeabi_ddiv+0x380>
    9626:	e0e5      	b.n	97f4 <__aeabi_ddiv+0x54c>
    9628:	2302      	movs	r3, #2
    962a:	425b      	negs	r3, r3
    962c:	469c      	mov	ip, r3
    962e:	4441      	add	r1, r8
    9630:	44e2      	add	sl, ip
    9632:	9b01      	ldr	r3, [sp, #4]
    9634:	042d      	lsls	r5, r5, #16
    9636:	1ace      	subs	r6, r1, r3
    9638:	4651      	mov	r1, sl
    963a:	4329      	orrs	r1, r5
    963c:	9d05      	ldr	r5, [sp, #20]
    963e:	464f      	mov	r7, r9
    9640:	002a      	movs	r2, r5
    9642:	040b      	lsls	r3, r1, #16
    9644:	0c08      	lsrs	r0, r1, #16
    9646:	0c1b      	lsrs	r3, r3, #16
    9648:	435a      	muls	r2, r3
    964a:	4345      	muls	r5, r0
    964c:	437b      	muls	r3, r7
    964e:	4378      	muls	r0, r7
    9650:	195b      	adds	r3, r3, r5
    9652:	0c17      	lsrs	r7, r2, #16
    9654:	18fb      	adds	r3, r7, r3
    9656:	429d      	cmp	r5, r3
    9658:	d903      	bls.n	9662 <__aeabi_ddiv+0x3ba>
    965a:	2580      	movs	r5, #128	; 0x80
    965c:	026d      	lsls	r5, r5, #9
    965e:	46ac      	mov	ip, r5
    9660:	4460      	add	r0, ip
    9662:	0c1d      	lsrs	r5, r3, #16
    9664:	0412      	lsls	r2, r2, #16
    9666:	041b      	lsls	r3, r3, #16
    9668:	0c12      	lsrs	r2, r2, #16
    966a:	1828      	adds	r0, r5, r0
    966c:	189b      	adds	r3, r3, r2
    966e:	4286      	cmp	r6, r0
    9670:	d200      	bcs.n	9674 <__aeabi_ddiv+0x3cc>
    9672:	e093      	b.n	979c <__aeabi_ddiv+0x4f4>
    9674:	d100      	bne.n	9678 <__aeabi_ddiv+0x3d0>
    9676:	e08e      	b.n	9796 <__aeabi_ddiv+0x4ee>
    9678:	2301      	movs	r3, #1
    967a:	4319      	orrs	r1, r3
    967c:	4ba0      	ldr	r3, [pc, #640]	; (9900 <__aeabi_ddiv+0x658>)
    967e:	18e3      	adds	r3, r4, r3
    9680:	2b00      	cmp	r3, #0
    9682:	dc00      	bgt.n	9686 <__aeabi_ddiv+0x3de>
    9684:	e099      	b.n	97ba <__aeabi_ddiv+0x512>
    9686:	074a      	lsls	r2, r1, #29
    9688:	d000      	beq.n	968c <__aeabi_ddiv+0x3e4>
    968a:	e09e      	b.n	97ca <__aeabi_ddiv+0x522>
    968c:	465a      	mov	r2, fp
    968e:	01d2      	lsls	r2, r2, #7
    9690:	d506      	bpl.n	96a0 <__aeabi_ddiv+0x3f8>
    9692:	465a      	mov	r2, fp
    9694:	4b9b      	ldr	r3, [pc, #620]	; (9904 <__aeabi_ddiv+0x65c>)
    9696:	401a      	ands	r2, r3
    9698:	2380      	movs	r3, #128	; 0x80
    969a:	4693      	mov	fp, r2
    969c:	00db      	lsls	r3, r3, #3
    969e:	18e3      	adds	r3, r4, r3
    96a0:	4a99      	ldr	r2, [pc, #612]	; (9908 <__aeabi_ddiv+0x660>)
    96a2:	4293      	cmp	r3, r2
    96a4:	dd68      	ble.n	9778 <__aeabi_ddiv+0x4d0>
    96a6:	2301      	movs	r3, #1
    96a8:	9a02      	ldr	r2, [sp, #8]
    96aa:	4c98      	ldr	r4, [pc, #608]	; (990c <__aeabi_ddiv+0x664>)
    96ac:	401a      	ands	r2, r3
    96ae:	2300      	movs	r3, #0
    96b0:	4694      	mov	ip, r2
    96b2:	4698      	mov	r8, r3
    96b4:	2200      	movs	r2, #0
    96b6:	e6c5      	b.n	9444 <__aeabi_ddiv+0x19c>
    96b8:	2280      	movs	r2, #128	; 0x80
    96ba:	464b      	mov	r3, r9
    96bc:	0312      	lsls	r2, r2, #12
    96be:	4213      	tst	r3, r2
    96c0:	d00a      	beq.n	96d8 <__aeabi_ddiv+0x430>
    96c2:	465b      	mov	r3, fp
    96c4:	4213      	tst	r3, r2
    96c6:	d106      	bne.n	96d6 <__aeabi_ddiv+0x42e>
    96c8:	431a      	orrs	r2, r3
    96ca:	0312      	lsls	r2, r2, #12
    96cc:	0b12      	lsrs	r2, r2, #12
    96ce:	46ac      	mov	ip, r5
    96d0:	4688      	mov	r8, r1
    96d2:	4c8e      	ldr	r4, [pc, #568]	; (990c <__aeabi_ddiv+0x664>)
    96d4:	e6b6      	b.n	9444 <__aeabi_ddiv+0x19c>
    96d6:	464b      	mov	r3, r9
    96d8:	431a      	orrs	r2, r3
    96da:	0312      	lsls	r2, r2, #12
    96dc:	0b12      	lsrs	r2, r2, #12
    96de:	46bc      	mov	ip, r7
    96e0:	4c8a      	ldr	r4, [pc, #552]	; (990c <__aeabi_ddiv+0x664>)
    96e2:	e6af      	b.n	9444 <__aeabi_ddiv+0x19c>
    96e4:	0003      	movs	r3, r0
    96e6:	465a      	mov	r2, fp
    96e8:	3b28      	subs	r3, #40	; 0x28
    96ea:	409a      	lsls	r2, r3
    96ec:	2300      	movs	r3, #0
    96ee:	4691      	mov	r9, r2
    96f0:	4698      	mov	r8, r3
    96f2:	e657      	b.n	93a4 <__aeabi_ddiv+0xfc>
    96f4:	4658      	mov	r0, fp
    96f6:	f001 f94b 	bl	a990 <__clzsi2>
    96fa:	3020      	adds	r0, #32
    96fc:	e640      	b.n	9380 <__aeabi_ddiv+0xd8>
    96fe:	0003      	movs	r3, r0
    9700:	4652      	mov	r2, sl
    9702:	3b28      	subs	r3, #40	; 0x28
    9704:	409a      	lsls	r2, r3
    9706:	2100      	movs	r1, #0
    9708:	4693      	mov	fp, r2
    970a:	e677      	b.n	93fc <__aeabi_ddiv+0x154>
    970c:	f001 f940 	bl	a990 <__clzsi2>
    9710:	3020      	adds	r0, #32
    9712:	e65f      	b.n	93d4 <__aeabi_ddiv+0x12c>
    9714:	4588      	cmp	r8, r1
    9716:	d200      	bcs.n	971a <__aeabi_ddiv+0x472>
    9718:	e6c7      	b.n	94aa <__aeabi_ddiv+0x202>
    971a:	464b      	mov	r3, r9
    971c:	07de      	lsls	r6, r3, #31
    971e:	085d      	lsrs	r5, r3, #1
    9720:	4643      	mov	r3, r8
    9722:	085b      	lsrs	r3, r3, #1
    9724:	431e      	orrs	r6, r3
    9726:	4643      	mov	r3, r8
    9728:	07db      	lsls	r3, r3, #31
    972a:	469a      	mov	sl, r3
    972c:	e6c2      	b.n	94b4 <__aeabi_ddiv+0x20c>
    972e:	2500      	movs	r5, #0
    9730:	4592      	cmp	sl, r2
    9732:	d300      	bcc.n	9736 <__aeabi_ddiv+0x48e>
    9734:	e733      	b.n	959e <__aeabi_ddiv+0x2f6>
    9736:	9e03      	ldr	r6, [sp, #12]
    9738:	4659      	mov	r1, fp
    973a:	46b4      	mov	ip, r6
    973c:	44e2      	add	sl, ip
    973e:	45b2      	cmp	sl, r6
    9740:	41ad      	sbcs	r5, r5
    9742:	426d      	negs	r5, r5
    9744:	4445      	add	r5, r8
    9746:	18eb      	adds	r3, r5, r3
    9748:	3901      	subs	r1, #1
    974a:	4598      	cmp	r8, r3
    974c:	d207      	bcs.n	975e <__aeabi_ddiv+0x4b6>
    974e:	4298      	cmp	r0, r3
    9750:	d900      	bls.n	9754 <__aeabi_ddiv+0x4ac>
    9752:	e07f      	b.n	9854 <__aeabi_ddiv+0x5ac>
    9754:	d100      	bne.n	9758 <__aeabi_ddiv+0x4b0>
    9756:	e0bc      	b.n	98d2 <__aeabi_ddiv+0x62a>
    9758:	1a1d      	subs	r5, r3, r0
    975a:	468b      	mov	fp, r1
    975c:	e71f      	b.n	959e <__aeabi_ddiv+0x2f6>
    975e:	4598      	cmp	r8, r3
    9760:	d1fa      	bne.n	9758 <__aeabi_ddiv+0x4b0>
    9762:	9d03      	ldr	r5, [sp, #12]
    9764:	4555      	cmp	r5, sl
    9766:	d9f2      	bls.n	974e <__aeabi_ddiv+0x4a6>
    9768:	4643      	mov	r3, r8
    976a:	468b      	mov	fp, r1
    976c:	1a1d      	subs	r5, r3, r0
    976e:	e716      	b.n	959e <__aeabi_ddiv+0x2f6>
    9770:	469b      	mov	fp, r3
    9772:	e6ca      	b.n	950a <__aeabi_ddiv+0x262>
    9774:	0015      	movs	r5, r2
    9776:	e6e7      	b.n	9548 <__aeabi_ddiv+0x2a0>
    9778:	465a      	mov	r2, fp
    977a:	08c9      	lsrs	r1, r1, #3
    977c:	0752      	lsls	r2, r2, #29
    977e:	430a      	orrs	r2, r1
    9780:	055b      	lsls	r3, r3, #21
    9782:	4690      	mov	r8, r2
    9784:	0d5c      	lsrs	r4, r3, #21
    9786:	465a      	mov	r2, fp
    9788:	2301      	movs	r3, #1
    978a:	9902      	ldr	r1, [sp, #8]
    978c:	0252      	lsls	r2, r2, #9
    978e:	4019      	ands	r1, r3
    9790:	0b12      	lsrs	r2, r2, #12
    9792:	468c      	mov	ip, r1
    9794:	e656      	b.n	9444 <__aeabi_ddiv+0x19c>
    9796:	2b00      	cmp	r3, #0
    9798:	d100      	bne.n	979c <__aeabi_ddiv+0x4f4>
    979a:	e76f      	b.n	967c <__aeabi_ddiv+0x3d4>
    979c:	4446      	add	r6, r8
    979e:	1e4a      	subs	r2, r1, #1
    97a0:	45b0      	cmp	r8, r6
    97a2:	d929      	bls.n	97f8 <__aeabi_ddiv+0x550>
    97a4:	0011      	movs	r1, r2
    97a6:	4286      	cmp	r6, r0
    97a8:	d000      	beq.n	97ac <__aeabi_ddiv+0x504>
    97aa:	e765      	b.n	9678 <__aeabi_ddiv+0x3d0>
    97ac:	9a03      	ldr	r2, [sp, #12]
    97ae:	4293      	cmp	r3, r2
    97b0:	d000      	beq.n	97b4 <__aeabi_ddiv+0x50c>
    97b2:	e761      	b.n	9678 <__aeabi_ddiv+0x3d0>
    97b4:	e762      	b.n	967c <__aeabi_ddiv+0x3d4>
    97b6:	2101      	movs	r1, #1
    97b8:	4249      	negs	r1, r1
    97ba:	2001      	movs	r0, #1
    97bc:	1ac2      	subs	r2, r0, r3
    97be:	2a38      	cmp	r2, #56	; 0x38
    97c0:	dd21      	ble.n	9806 <__aeabi_ddiv+0x55e>
    97c2:	9b02      	ldr	r3, [sp, #8]
    97c4:	4003      	ands	r3, r0
    97c6:	469c      	mov	ip, r3
    97c8:	e638      	b.n	943c <__aeabi_ddiv+0x194>
    97ca:	220f      	movs	r2, #15
    97cc:	400a      	ands	r2, r1
    97ce:	2a04      	cmp	r2, #4
    97d0:	d100      	bne.n	97d4 <__aeabi_ddiv+0x52c>
    97d2:	e75b      	b.n	968c <__aeabi_ddiv+0x3e4>
    97d4:	000a      	movs	r2, r1
    97d6:	1d11      	adds	r1, r2, #4
    97d8:	4291      	cmp	r1, r2
    97da:	4192      	sbcs	r2, r2
    97dc:	4252      	negs	r2, r2
    97de:	4493      	add	fp, r2
    97e0:	e754      	b.n	968c <__aeabi_ddiv+0x3e4>
    97e2:	4b47      	ldr	r3, [pc, #284]	; (9900 <__aeabi_ddiv+0x658>)
    97e4:	18e3      	adds	r3, r4, r3
    97e6:	2b00      	cmp	r3, #0
    97e8:	dde5      	ble.n	97b6 <__aeabi_ddiv+0x50e>
    97ea:	2201      	movs	r2, #1
    97ec:	4252      	negs	r2, r2
    97ee:	e7f2      	b.n	97d6 <__aeabi_ddiv+0x52e>
    97f0:	001d      	movs	r5, r3
    97f2:	e6fa      	b.n	95ea <__aeabi_ddiv+0x342>
    97f4:	469a      	mov	sl, r3
    97f6:	e71c      	b.n	9632 <__aeabi_ddiv+0x38a>
    97f8:	42b0      	cmp	r0, r6
    97fa:	d839      	bhi.n	9870 <__aeabi_ddiv+0x5c8>
    97fc:	d06e      	beq.n	98dc <__aeabi_ddiv+0x634>
    97fe:	0011      	movs	r1, r2
    9800:	e73a      	b.n	9678 <__aeabi_ddiv+0x3d0>
    9802:	9302      	str	r3, [sp, #8]
    9804:	e73a      	b.n	967c <__aeabi_ddiv+0x3d4>
    9806:	2a1f      	cmp	r2, #31
    9808:	dc3c      	bgt.n	9884 <__aeabi_ddiv+0x5dc>
    980a:	2320      	movs	r3, #32
    980c:	1a9b      	subs	r3, r3, r2
    980e:	000c      	movs	r4, r1
    9810:	4658      	mov	r0, fp
    9812:	4099      	lsls	r1, r3
    9814:	4098      	lsls	r0, r3
    9816:	1e4b      	subs	r3, r1, #1
    9818:	4199      	sbcs	r1, r3
    981a:	465b      	mov	r3, fp
    981c:	40d4      	lsrs	r4, r2
    981e:	40d3      	lsrs	r3, r2
    9820:	4320      	orrs	r0, r4
    9822:	4308      	orrs	r0, r1
    9824:	001a      	movs	r2, r3
    9826:	0743      	lsls	r3, r0, #29
    9828:	d009      	beq.n	983e <__aeabi_ddiv+0x596>
    982a:	230f      	movs	r3, #15
    982c:	4003      	ands	r3, r0
    982e:	2b04      	cmp	r3, #4
    9830:	d005      	beq.n	983e <__aeabi_ddiv+0x596>
    9832:	0001      	movs	r1, r0
    9834:	1d08      	adds	r0, r1, #4
    9836:	4288      	cmp	r0, r1
    9838:	419b      	sbcs	r3, r3
    983a:	425b      	negs	r3, r3
    983c:	18d2      	adds	r2, r2, r3
    983e:	0213      	lsls	r3, r2, #8
    9840:	d53a      	bpl.n	98b8 <__aeabi_ddiv+0x610>
    9842:	2301      	movs	r3, #1
    9844:	9a02      	ldr	r2, [sp, #8]
    9846:	2401      	movs	r4, #1
    9848:	401a      	ands	r2, r3
    984a:	2300      	movs	r3, #0
    984c:	4694      	mov	ip, r2
    984e:	4698      	mov	r8, r3
    9850:	2200      	movs	r2, #0
    9852:	e5f7      	b.n	9444 <__aeabi_ddiv+0x19c>
    9854:	2102      	movs	r1, #2
    9856:	4249      	negs	r1, r1
    9858:	468c      	mov	ip, r1
    985a:	9d03      	ldr	r5, [sp, #12]
    985c:	44e3      	add	fp, ip
    985e:	46ac      	mov	ip, r5
    9860:	44e2      	add	sl, ip
    9862:	45aa      	cmp	sl, r5
    9864:	41ad      	sbcs	r5, r5
    9866:	426d      	negs	r5, r5
    9868:	4445      	add	r5, r8
    986a:	18ed      	adds	r5, r5, r3
    986c:	1a2d      	subs	r5, r5, r0
    986e:	e696      	b.n	959e <__aeabi_ddiv+0x2f6>
    9870:	1e8a      	subs	r2, r1, #2
    9872:	9903      	ldr	r1, [sp, #12]
    9874:	004d      	lsls	r5, r1, #1
    9876:	428d      	cmp	r5, r1
    9878:	4189      	sbcs	r1, r1
    987a:	4249      	negs	r1, r1
    987c:	4441      	add	r1, r8
    987e:	1876      	adds	r6, r6, r1
    9880:	9503      	str	r5, [sp, #12]
    9882:	e78f      	b.n	97a4 <__aeabi_ddiv+0x4fc>
    9884:	201f      	movs	r0, #31
    9886:	4240      	negs	r0, r0
    9888:	1ac3      	subs	r3, r0, r3
    988a:	4658      	mov	r0, fp
    988c:	40d8      	lsrs	r0, r3
    988e:	0003      	movs	r3, r0
    9890:	2a20      	cmp	r2, #32
    9892:	d028      	beq.n	98e6 <__aeabi_ddiv+0x63e>
    9894:	2040      	movs	r0, #64	; 0x40
    9896:	465d      	mov	r5, fp
    9898:	1a82      	subs	r2, r0, r2
    989a:	4095      	lsls	r5, r2
    989c:	4329      	orrs	r1, r5
    989e:	1e4a      	subs	r2, r1, #1
    98a0:	4191      	sbcs	r1, r2
    98a2:	4319      	orrs	r1, r3
    98a4:	2307      	movs	r3, #7
    98a6:	2200      	movs	r2, #0
    98a8:	400b      	ands	r3, r1
    98aa:	d009      	beq.n	98c0 <__aeabi_ddiv+0x618>
    98ac:	230f      	movs	r3, #15
    98ae:	2200      	movs	r2, #0
    98b0:	400b      	ands	r3, r1
    98b2:	0008      	movs	r0, r1
    98b4:	2b04      	cmp	r3, #4
    98b6:	d1bd      	bne.n	9834 <__aeabi_ddiv+0x58c>
    98b8:	0001      	movs	r1, r0
    98ba:	0753      	lsls	r3, r2, #29
    98bc:	0252      	lsls	r2, r2, #9
    98be:	0b12      	lsrs	r2, r2, #12
    98c0:	08c9      	lsrs	r1, r1, #3
    98c2:	4319      	orrs	r1, r3
    98c4:	2301      	movs	r3, #1
    98c6:	4688      	mov	r8, r1
    98c8:	9902      	ldr	r1, [sp, #8]
    98ca:	2400      	movs	r4, #0
    98cc:	4019      	ands	r1, r3
    98ce:	468c      	mov	ip, r1
    98d0:	e5b8      	b.n	9444 <__aeabi_ddiv+0x19c>
    98d2:	4552      	cmp	r2, sl
    98d4:	d8be      	bhi.n	9854 <__aeabi_ddiv+0x5ac>
    98d6:	468b      	mov	fp, r1
    98d8:	2500      	movs	r5, #0
    98da:	e660      	b.n	959e <__aeabi_ddiv+0x2f6>
    98dc:	9d03      	ldr	r5, [sp, #12]
    98de:	429d      	cmp	r5, r3
    98e0:	d3c6      	bcc.n	9870 <__aeabi_ddiv+0x5c8>
    98e2:	0011      	movs	r1, r2
    98e4:	e762      	b.n	97ac <__aeabi_ddiv+0x504>
    98e6:	2500      	movs	r5, #0
    98e8:	e7d8      	b.n	989c <__aeabi_ddiv+0x5f4>
    98ea:	2280      	movs	r2, #128	; 0x80
    98ec:	465b      	mov	r3, fp
    98ee:	0312      	lsls	r2, r2, #12
    98f0:	431a      	orrs	r2, r3
    98f2:	9b01      	ldr	r3, [sp, #4]
    98f4:	0312      	lsls	r2, r2, #12
    98f6:	0b12      	lsrs	r2, r2, #12
    98f8:	469c      	mov	ip, r3
    98fa:	4688      	mov	r8, r1
    98fc:	4c03      	ldr	r4, [pc, #12]	; (990c <__aeabi_ddiv+0x664>)
    98fe:	e5a1      	b.n	9444 <__aeabi_ddiv+0x19c>
    9900:	000003ff 	.word	0x000003ff
    9904:	feffffff 	.word	0xfeffffff
    9908:	000007fe 	.word	0x000007fe
    990c:	000007ff 	.word	0x000007ff

00009910 <__eqdf2>:
    9910:	b5f0      	push	{r4, r5, r6, r7, lr}
    9912:	464f      	mov	r7, r9
    9914:	4646      	mov	r6, r8
    9916:	46d6      	mov	lr, sl
    9918:	005c      	lsls	r4, r3, #1
    991a:	b5c0      	push	{r6, r7, lr}
    991c:	031f      	lsls	r7, r3, #12
    991e:	0fdb      	lsrs	r3, r3, #31
    9920:	469a      	mov	sl, r3
    9922:	4b17      	ldr	r3, [pc, #92]	; (9980 <__eqdf2+0x70>)
    9924:	030e      	lsls	r6, r1, #12
    9926:	004d      	lsls	r5, r1, #1
    9928:	4684      	mov	ip, r0
    992a:	4680      	mov	r8, r0
    992c:	0b36      	lsrs	r6, r6, #12
    992e:	0d6d      	lsrs	r5, r5, #21
    9930:	0fc9      	lsrs	r1, r1, #31
    9932:	4691      	mov	r9, r2
    9934:	0b3f      	lsrs	r7, r7, #12
    9936:	0d64      	lsrs	r4, r4, #21
    9938:	2001      	movs	r0, #1
    993a:	429d      	cmp	r5, r3
    993c:	d008      	beq.n	9950 <__eqdf2+0x40>
    993e:	429c      	cmp	r4, r3
    9940:	d001      	beq.n	9946 <__eqdf2+0x36>
    9942:	42a5      	cmp	r5, r4
    9944:	d00b      	beq.n	995e <__eqdf2+0x4e>
    9946:	bc1c      	pop	{r2, r3, r4}
    9948:	4690      	mov	r8, r2
    994a:	4699      	mov	r9, r3
    994c:	46a2      	mov	sl, r4
    994e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9950:	4663      	mov	r3, ip
    9952:	4333      	orrs	r3, r6
    9954:	d1f7      	bne.n	9946 <__eqdf2+0x36>
    9956:	42ac      	cmp	r4, r5
    9958:	d1f5      	bne.n	9946 <__eqdf2+0x36>
    995a:	433a      	orrs	r2, r7
    995c:	d1f3      	bne.n	9946 <__eqdf2+0x36>
    995e:	2001      	movs	r0, #1
    9960:	42be      	cmp	r6, r7
    9962:	d1f0      	bne.n	9946 <__eqdf2+0x36>
    9964:	45c8      	cmp	r8, r9
    9966:	d1ee      	bne.n	9946 <__eqdf2+0x36>
    9968:	4551      	cmp	r1, sl
    996a:	d007      	beq.n	997c <__eqdf2+0x6c>
    996c:	2d00      	cmp	r5, #0
    996e:	d1ea      	bne.n	9946 <__eqdf2+0x36>
    9970:	4663      	mov	r3, ip
    9972:	431e      	orrs	r6, r3
    9974:	0030      	movs	r0, r6
    9976:	1e46      	subs	r6, r0, #1
    9978:	41b0      	sbcs	r0, r6
    997a:	e7e4      	b.n	9946 <__eqdf2+0x36>
    997c:	2000      	movs	r0, #0
    997e:	e7e2      	b.n	9946 <__eqdf2+0x36>
    9980:	000007ff 	.word	0x000007ff

00009984 <__gedf2>:
    9984:	b5f0      	push	{r4, r5, r6, r7, lr}
    9986:	4645      	mov	r5, r8
    9988:	46de      	mov	lr, fp
    998a:	4657      	mov	r7, sl
    998c:	464e      	mov	r6, r9
    998e:	b5e0      	push	{r5, r6, r7, lr}
    9990:	031f      	lsls	r7, r3, #12
    9992:	0b3d      	lsrs	r5, r7, #12
    9994:	4f2c      	ldr	r7, [pc, #176]	; (9a48 <__gedf2+0xc4>)
    9996:	030e      	lsls	r6, r1, #12
    9998:	004c      	lsls	r4, r1, #1
    999a:	46ab      	mov	fp, r5
    999c:	005d      	lsls	r5, r3, #1
    999e:	4684      	mov	ip, r0
    99a0:	0b36      	lsrs	r6, r6, #12
    99a2:	0d64      	lsrs	r4, r4, #21
    99a4:	0fc9      	lsrs	r1, r1, #31
    99a6:	4690      	mov	r8, r2
    99a8:	0d6d      	lsrs	r5, r5, #21
    99aa:	0fdb      	lsrs	r3, r3, #31
    99ac:	42bc      	cmp	r4, r7
    99ae:	d02a      	beq.n	9a06 <__gedf2+0x82>
    99b0:	4f25      	ldr	r7, [pc, #148]	; (9a48 <__gedf2+0xc4>)
    99b2:	42bd      	cmp	r5, r7
    99b4:	d02d      	beq.n	9a12 <__gedf2+0x8e>
    99b6:	2c00      	cmp	r4, #0
    99b8:	d10f      	bne.n	99da <__gedf2+0x56>
    99ba:	4330      	orrs	r0, r6
    99bc:	0007      	movs	r7, r0
    99be:	4681      	mov	r9, r0
    99c0:	4278      	negs	r0, r7
    99c2:	4178      	adcs	r0, r7
    99c4:	b2c0      	uxtb	r0, r0
    99c6:	2d00      	cmp	r5, #0
    99c8:	d117      	bne.n	99fa <__gedf2+0x76>
    99ca:	465f      	mov	r7, fp
    99cc:	433a      	orrs	r2, r7
    99ce:	d114      	bne.n	99fa <__gedf2+0x76>
    99d0:	464b      	mov	r3, r9
    99d2:	2000      	movs	r0, #0
    99d4:	2b00      	cmp	r3, #0
    99d6:	d00a      	beq.n	99ee <__gedf2+0x6a>
    99d8:	e006      	b.n	99e8 <__gedf2+0x64>
    99da:	2d00      	cmp	r5, #0
    99dc:	d102      	bne.n	99e4 <__gedf2+0x60>
    99de:	4658      	mov	r0, fp
    99e0:	4302      	orrs	r2, r0
    99e2:	d001      	beq.n	99e8 <__gedf2+0x64>
    99e4:	4299      	cmp	r1, r3
    99e6:	d018      	beq.n	9a1a <__gedf2+0x96>
    99e8:	4248      	negs	r0, r1
    99ea:	2101      	movs	r1, #1
    99ec:	4308      	orrs	r0, r1
    99ee:	bc3c      	pop	{r2, r3, r4, r5}
    99f0:	4690      	mov	r8, r2
    99f2:	4699      	mov	r9, r3
    99f4:	46a2      	mov	sl, r4
    99f6:	46ab      	mov	fp, r5
    99f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99fa:	2800      	cmp	r0, #0
    99fc:	d0f2      	beq.n	99e4 <__gedf2+0x60>
    99fe:	2001      	movs	r0, #1
    9a00:	3b01      	subs	r3, #1
    9a02:	4318      	orrs	r0, r3
    9a04:	e7f3      	b.n	99ee <__gedf2+0x6a>
    9a06:	0037      	movs	r7, r6
    9a08:	4307      	orrs	r7, r0
    9a0a:	d0d1      	beq.n	99b0 <__gedf2+0x2c>
    9a0c:	2002      	movs	r0, #2
    9a0e:	4240      	negs	r0, r0
    9a10:	e7ed      	b.n	99ee <__gedf2+0x6a>
    9a12:	465f      	mov	r7, fp
    9a14:	4317      	orrs	r7, r2
    9a16:	d0ce      	beq.n	99b6 <__gedf2+0x32>
    9a18:	e7f8      	b.n	9a0c <__gedf2+0x88>
    9a1a:	42ac      	cmp	r4, r5
    9a1c:	dce4      	bgt.n	99e8 <__gedf2+0x64>
    9a1e:	da03      	bge.n	9a28 <__gedf2+0xa4>
    9a20:	1e48      	subs	r0, r1, #1
    9a22:	2101      	movs	r1, #1
    9a24:	4308      	orrs	r0, r1
    9a26:	e7e2      	b.n	99ee <__gedf2+0x6a>
    9a28:	455e      	cmp	r6, fp
    9a2a:	d8dd      	bhi.n	99e8 <__gedf2+0x64>
    9a2c:	d006      	beq.n	9a3c <__gedf2+0xb8>
    9a2e:	2000      	movs	r0, #0
    9a30:	455e      	cmp	r6, fp
    9a32:	d2dc      	bcs.n	99ee <__gedf2+0x6a>
    9a34:	2301      	movs	r3, #1
    9a36:	1e48      	subs	r0, r1, #1
    9a38:	4318      	orrs	r0, r3
    9a3a:	e7d8      	b.n	99ee <__gedf2+0x6a>
    9a3c:	45c4      	cmp	ip, r8
    9a3e:	d8d3      	bhi.n	99e8 <__gedf2+0x64>
    9a40:	2000      	movs	r0, #0
    9a42:	45c4      	cmp	ip, r8
    9a44:	d3f6      	bcc.n	9a34 <__gedf2+0xb0>
    9a46:	e7d2      	b.n	99ee <__gedf2+0x6a>
    9a48:	000007ff 	.word	0x000007ff

00009a4c <__ledf2>:
    9a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a4e:	464e      	mov	r6, r9
    9a50:	4645      	mov	r5, r8
    9a52:	46de      	mov	lr, fp
    9a54:	4657      	mov	r7, sl
    9a56:	005c      	lsls	r4, r3, #1
    9a58:	b5e0      	push	{r5, r6, r7, lr}
    9a5a:	031f      	lsls	r7, r3, #12
    9a5c:	0fdb      	lsrs	r3, r3, #31
    9a5e:	4699      	mov	r9, r3
    9a60:	4b2a      	ldr	r3, [pc, #168]	; (9b0c <__ledf2+0xc0>)
    9a62:	030e      	lsls	r6, r1, #12
    9a64:	004d      	lsls	r5, r1, #1
    9a66:	0fc9      	lsrs	r1, r1, #31
    9a68:	4684      	mov	ip, r0
    9a6a:	0b36      	lsrs	r6, r6, #12
    9a6c:	0d6d      	lsrs	r5, r5, #21
    9a6e:	468b      	mov	fp, r1
    9a70:	4690      	mov	r8, r2
    9a72:	0b3f      	lsrs	r7, r7, #12
    9a74:	0d64      	lsrs	r4, r4, #21
    9a76:	429d      	cmp	r5, r3
    9a78:	d020      	beq.n	9abc <__ledf2+0x70>
    9a7a:	4b24      	ldr	r3, [pc, #144]	; (9b0c <__ledf2+0xc0>)
    9a7c:	429c      	cmp	r4, r3
    9a7e:	d022      	beq.n	9ac6 <__ledf2+0x7a>
    9a80:	2d00      	cmp	r5, #0
    9a82:	d112      	bne.n	9aaa <__ledf2+0x5e>
    9a84:	4330      	orrs	r0, r6
    9a86:	4243      	negs	r3, r0
    9a88:	4143      	adcs	r3, r0
    9a8a:	b2db      	uxtb	r3, r3
    9a8c:	2c00      	cmp	r4, #0
    9a8e:	d01f      	beq.n	9ad0 <__ledf2+0x84>
    9a90:	2b00      	cmp	r3, #0
    9a92:	d00c      	beq.n	9aae <__ledf2+0x62>
    9a94:	464b      	mov	r3, r9
    9a96:	2001      	movs	r0, #1
    9a98:	3b01      	subs	r3, #1
    9a9a:	4303      	orrs	r3, r0
    9a9c:	0018      	movs	r0, r3
    9a9e:	bc3c      	pop	{r2, r3, r4, r5}
    9aa0:	4690      	mov	r8, r2
    9aa2:	4699      	mov	r9, r3
    9aa4:	46a2      	mov	sl, r4
    9aa6:	46ab      	mov	fp, r5
    9aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9aaa:	2c00      	cmp	r4, #0
    9aac:	d016      	beq.n	9adc <__ledf2+0x90>
    9aae:	45cb      	cmp	fp, r9
    9ab0:	d017      	beq.n	9ae2 <__ledf2+0x96>
    9ab2:	465b      	mov	r3, fp
    9ab4:	4259      	negs	r1, r3
    9ab6:	2301      	movs	r3, #1
    9ab8:	430b      	orrs	r3, r1
    9aba:	e7ef      	b.n	9a9c <__ledf2+0x50>
    9abc:	0031      	movs	r1, r6
    9abe:	2302      	movs	r3, #2
    9ac0:	4301      	orrs	r1, r0
    9ac2:	d1eb      	bne.n	9a9c <__ledf2+0x50>
    9ac4:	e7d9      	b.n	9a7a <__ledf2+0x2e>
    9ac6:	0039      	movs	r1, r7
    9ac8:	2302      	movs	r3, #2
    9aca:	4311      	orrs	r1, r2
    9acc:	d1e6      	bne.n	9a9c <__ledf2+0x50>
    9ace:	e7d7      	b.n	9a80 <__ledf2+0x34>
    9ad0:	433a      	orrs	r2, r7
    9ad2:	d1dd      	bne.n	9a90 <__ledf2+0x44>
    9ad4:	2300      	movs	r3, #0
    9ad6:	2800      	cmp	r0, #0
    9ad8:	d0e0      	beq.n	9a9c <__ledf2+0x50>
    9ada:	e7ea      	b.n	9ab2 <__ledf2+0x66>
    9adc:	433a      	orrs	r2, r7
    9ade:	d1e6      	bne.n	9aae <__ledf2+0x62>
    9ae0:	e7e7      	b.n	9ab2 <__ledf2+0x66>
    9ae2:	42a5      	cmp	r5, r4
    9ae4:	dce5      	bgt.n	9ab2 <__ledf2+0x66>
    9ae6:	db05      	blt.n	9af4 <__ledf2+0xa8>
    9ae8:	42be      	cmp	r6, r7
    9aea:	d8e2      	bhi.n	9ab2 <__ledf2+0x66>
    9aec:	d007      	beq.n	9afe <__ledf2+0xb2>
    9aee:	2300      	movs	r3, #0
    9af0:	42be      	cmp	r6, r7
    9af2:	d2d3      	bcs.n	9a9c <__ledf2+0x50>
    9af4:	4659      	mov	r1, fp
    9af6:	2301      	movs	r3, #1
    9af8:	3901      	subs	r1, #1
    9afa:	430b      	orrs	r3, r1
    9afc:	e7ce      	b.n	9a9c <__ledf2+0x50>
    9afe:	45c4      	cmp	ip, r8
    9b00:	d8d7      	bhi.n	9ab2 <__ledf2+0x66>
    9b02:	2300      	movs	r3, #0
    9b04:	45c4      	cmp	ip, r8
    9b06:	d3f5      	bcc.n	9af4 <__ledf2+0xa8>
    9b08:	e7c8      	b.n	9a9c <__ledf2+0x50>
    9b0a:	46c0      	nop			; (mov r8, r8)
    9b0c:	000007ff 	.word	0x000007ff

00009b10 <__aeabi_dmul>:
    9b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b12:	4657      	mov	r7, sl
    9b14:	4645      	mov	r5, r8
    9b16:	46de      	mov	lr, fp
    9b18:	464e      	mov	r6, r9
    9b1a:	b5e0      	push	{r5, r6, r7, lr}
    9b1c:	030c      	lsls	r4, r1, #12
    9b1e:	4698      	mov	r8, r3
    9b20:	004e      	lsls	r6, r1, #1
    9b22:	0b23      	lsrs	r3, r4, #12
    9b24:	b087      	sub	sp, #28
    9b26:	0007      	movs	r7, r0
    9b28:	4692      	mov	sl, r2
    9b2a:	469b      	mov	fp, r3
    9b2c:	0d76      	lsrs	r6, r6, #21
    9b2e:	0fcd      	lsrs	r5, r1, #31
    9b30:	2e00      	cmp	r6, #0
    9b32:	d06b      	beq.n	9c0c <__aeabi_dmul+0xfc>
    9b34:	4b6d      	ldr	r3, [pc, #436]	; (9cec <__aeabi_dmul+0x1dc>)
    9b36:	429e      	cmp	r6, r3
    9b38:	d035      	beq.n	9ba6 <__aeabi_dmul+0x96>
    9b3a:	2480      	movs	r4, #128	; 0x80
    9b3c:	465b      	mov	r3, fp
    9b3e:	0f42      	lsrs	r2, r0, #29
    9b40:	0424      	lsls	r4, r4, #16
    9b42:	00db      	lsls	r3, r3, #3
    9b44:	4314      	orrs	r4, r2
    9b46:	431c      	orrs	r4, r3
    9b48:	00c3      	lsls	r3, r0, #3
    9b4a:	4699      	mov	r9, r3
    9b4c:	4b68      	ldr	r3, [pc, #416]	; (9cf0 <__aeabi_dmul+0x1e0>)
    9b4e:	46a3      	mov	fp, r4
    9b50:	469c      	mov	ip, r3
    9b52:	2300      	movs	r3, #0
    9b54:	2700      	movs	r7, #0
    9b56:	4466      	add	r6, ip
    9b58:	9302      	str	r3, [sp, #8]
    9b5a:	4643      	mov	r3, r8
    9b5c:	031c      	lsls	r4, r3, #12
    9b5e:	005a      	lsls	r2, r3, #1
    9b60:	0fdb      	lsrs	r3, r3, #31
    9b62:	4650      	mov	r0, sl
    9b64:	0b24      	lsrs	r4, r4, #12
    9b66:	0d52      	lsrs	r2, r2, #21
    9b68:	4698      	mov	r8, r3
    9b6a:	d100      	bne.n	9b6e <__aeabi_dmul+0x5e>
    9b6c:	e076      	b.n	9c5c <__aeabi_dmul+0x14c>
    9b6e:	4b5f      	ldr	r3, [pc, #380]	; (9cec <__aeabi_dmul+0x1dc>)
    9b70:	429a      	cmp	r2, r3
    9b72:	d06d      	beq.n	9c50 <__aeabi_dmul+0x140>
    9b74:	2380      	movs	r3, #128	; 0x80
    9b76:	0f41      	lsrs	r1, r0, #29
    9b78:	041b      	lsls	r3, r3, #16
    9b7a:	430b      	orrs	r3, r1
    9b7c:	495c      	ldr	r1, [pc, #368]	; (9cf0 <__aeabi_dmul+0x1e0>)
    9b7e:	00e4      	lsls	r4, r4, #3
    9b80:	468c      	mov	ip, r1
    9b82:	431c      	orrs	r4, r3
    9b84:	00c3      	lsls	r3, r0, #3
    9b86:	2000      	movs	r0, #0
    9b88:	4462      	add	r2, ip
    9b8a:	4641      	mov	r1, r8
    9b8c:	18b6      	adds	r6, r6, r2
    9b8e:	4069      	eors	r1, r5
    9b90:	1c72      	adds	r2, r6, #1
    9b92:	9101      	str	r1, [sp, #4]
    9b94:	4694      	mov	ip, r2
    9b96:	4307      	orrs	r7, r0
    9b98:	2f0f      	cmp	r7, #15
    9b9a:	d900      	bls.n	9b9e <__aeabi_dmul+0x8e>
    9b9c:	e0b0      	b.n	9d00 <__aeabi_dmul+0x1f0>
    9b9e:	4a55      	ldr	r2, [pc, #340]	; (9cf4 <__aeabi_dmul+0x1e4>)
    9ba0:	00bf      	lsls	r7, r7, #2
    9ba2:	59d2      	ldr	r2, [r2, r7]
    9ba4:	4697      	mov	pc, r2
    9ba6:	465b      	mov	r3, fp
    9ba8:	4303      	orrs	r3, r0
    9baa:	4699      	mov	r9, r3
    9bac:	d000      	beq.n	9bb0 <__aeabi_dmul+0xa0>
    9bae:	e087      	b.n	9cc0 <__aeabi_dmul+0x1b0>
    9bb0:	2300      	movs	r3, #0
    9bb2:	469b      	mov	fp, r3
    9bb4:	3302      	adds	r3, #2
    9bb6:	2708      	movs	r7, #8
    9bb8:	9302      	str	r3, [sp, #8]
    9bba:	e7ce      	b.n	9b5a <__aeabi_dmul+0x4a>
    9bbc:	4642      	mov	r2, r8
    9bbe:	9201      	str	r2, [sp, #4]
    9bc0:	2802      	cmp	r0, #2
    9bc2:	d067      	beq.n	9c94 <__aeabi_dmul+0x184>
    9bc4:	2803      	cmp	r0, #3
    9bc6:	d100      	bne.n	9bca <__aeabi_dmul+0xba>
    9bc8:	e20e      	b.n	9fe8 <__aeabi_dmul+0x4d8>
    9bca:	2801      	cmp	r0, #1
    9bcc:	d000      	beq.n	9bd0 <__aeabi_dmul+0xc0>
    9bce:	e162      	b.n	9e96 <__aeabi_dmul+0x386>
    9bd0:	2300      	movs	r3, #0
    9bd2:	2400      	movs	r4, #0
    9bd4:	2200      	movs	r2, #0
    9bd6:	4699      	mov	r9, r3
    9bd8:	9901      	ldr	r1, [sp, #4]
    9bda:	4001      	ands	r1, r0
    9bdc:	b2cd      	uxtb	r5, r1
    9bde:	2100      	movs	r1, #0
    9be0:	0312      	lsls	r2, r2, #12
    9be2:	0d0b      	lsrs	r3, r1, #20
    9be4:	0b12      	lsrs	r2, r2, #12
    9be6:	051b      	lsls	r3, r3, #20
    9be8:	4313      	orrs	r3, r2
    9bea:	4a43      	ldr	r2, [pc, #268]	; (9cf8 <__aeabi_dmul+0x1e8>)
    9bec:	0524      	lsls	r4, r4, #20
    9bee:	4013      	ands	r3, r2
    9bf0:	431c      	orrs	r4, r3
    9bf2:	0064      	lsls	r4, r4, #1
    9bf4:	07ed      	lsls	r5, r5, #31
    9bf6:	0864      	lsrs	r4, r4, #1
    9bf8:	432c      	orrs	r4, r5
    9bfa:	4648      	mov	r0, r9
    9bfc:	0021      	movs	r1, r4
    9bfe:	b007      	add	sp, #28
    9c00:	bc3c      	pop	{r2, r3, r4, r5}
    9c02:	4690      	mov	r8, r2
    9c04:	4699      	mov	r9, r3
    9c06:	46a2      	mov	sl, r4
    9c08:	46ab      	mov	fp, r5
    9c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9c0c:	4303      	orrs	r3, r0
    9c0e:	4699      	mov	r9, r3
    9c10:	d04f      	beq.n	9cb2 <__aeabi_dmul+0x1a2>
    9c12:	465b      	mov	r3, fp
    9c14:	2b00      	cmp	r3, #0
    9c16:	d100      	bne.n	9c1a <__aeabi_dmul+0x10a>
    9c18:	e189      	b.n	9f2e <__aeabi_dmul+0x41e>
    9c1a:	4658      	mov	r0, fp
    9c1c:	f000 feb8 	bl	a990 <__clzsi2>
    9c20:	0003      	movs	r3, r0
    9c22:	3b0b      	subs	r3, #11
    9c24:	2b1c      	cmp	r3, #28
    9c26:	dd00      	ble.n	9c2a <__aeabi_dmul+0x11a>
    9c28:	e17a      	b.n	9f20 <__aeabi_dmul+0x410>
    9c2a:	221d      	movs	r2, #29
    9c2c:	1ad3      	subs	r3, r2, r3
    9c2e:	003a      	movs	r2, r7
    9c30:	0001      	movs	r1, r0
    9c32:	465c      	mov	r4, fp
    9c34:	40da      	lsrs	r2, r3
    9c36:	3908      	subs	r1, #8
    9c38:	408c      	lsls	r4, r1
    9c3a:	0013      	movs	r3, r2
    9c3c:	408f      	lsls	r7, r1
    9c3e:	4323      	orrs	r3, r4
    9c40:	469b      	mov	fp, r3
    9c42:	46b9      	mov	r9, r7
    9c44:	2300      	movs	r3, #0
    9c46:	4e2d      	ldr	r6, [pc, #180]	; (9cfc <__aeabi_dmul+0x1ec>)
    9c48:	2700      	movs	r7, #0
    9c4a:	1a36      	subs	r6, r6, r0
    9c4c:	9302      	str	r3, [sp, #8]
    9c4e:	e784      	b.n	9b5a <__aeabi_dmul+0x4a>
    9c50:	4653      	mov	r3, sl
    9c52:	4323      	orrs	r3, r4
    9c54:	d12a      	bne.n	9cac <__aeabi_dmul+0x19c>
    9c56:	2400      	movs	r4, #0
    9c58:	2002      	movs	r0, #2
    9c5a:	e796      	b.n	9b8a <__aeabi_dmul+0x7a>
    9c5c:	4653      	mov	r3, sl
    9c5e:	4323      	orrs	r3, r4
    9c60:	d020      	beq.n	9ca4 <__aeabi_dmul+0x194>
    9c62:	2c00      	cmp	r4, #0
    9c64:	d100      	bne.n	9c68 <__aeabi_dmul+0x158>
    9c66:	e157      	b.n	9f18 <__aeabi_dmul+0x408>
    9c68:	0020      	movs	r0, r4
    9c6a:	f000 fe91 	bl	a990 <__clzsi2>
    9c6e:	0003      	movs	r3, r0
    9c70:	3b0b      	subs	r3, #11
    9c72:	2b1c      	cmp	r3, #28
    9c74:	dd00      	ble.n	9c78 <__aeabi_dmul+0x168>
    9c76:	e149      	b.n	9f0c <__aeabi_dmul+0x3fc>
    9c78:	211d      	movs	r1, #29
    9c7a:	1acb      	subs	r3, r1, r3
    9c7c:	4651      	mov	r1, sl
    9c7e:	0002      	movs	r2, r0
    9c80:	40d9      	lsrs	r1, r3
    9c82:	4653      	mov	r3, sl
    9c84:	3a08      	subs	r2, #8
    9c86:	4094      	lsls	r4, r2
    9c88:	4093      	lsls	r3, r2
    9c8a:	430c      	orrs	r4, r1
    9c8c:	4a1b      	ldr	r2, [pc, #108]	; (9cfc <__aeabi_dmul+0x1ec>)
    9c8e:	1a12      	subs	r2, r2, r0
    9c90:	2000      	movs	r0, #0
    9c92:	e77a      	b.n	9b8a <__aeabi_dmul+0x7a>
    9c94:	2501      	movs	r5, #1
    9c96:	9b01      	ldr	r3, [sp, #4]
    9c98:	4c14      	ldr	r4, [pc, #80]	; (9cec <__aeabi_dmul+0x1dc>)
    9c9a:	401d      	ands	r5, r3
    9c9c:	2300      	movs	r3, #0
    9c9e:	2200      	movs	r2, #0
    9ca0:	4699      	mov	r9, r3
    9ca2:	e79c      	b.n	9bde <__aeabi_dmul+0xce>
    9ca4:	2400      	movs	r4, #0
    9ca6:	2200      	movs	r2, #0
    9ca8:	2001      	movs	r0, #1
    9caa:	e76e      	b.n	9b8a <__aeabi_dmul+0x7a>
    9cac:	4653      	mov	r3, sl
    9cae:	2003      	movs	r0, #3
    9cb0:	e76b      	b.n	9b8a <__aeabi_dmul+0x7a>
    9cb2:	2300      	movs	r3, #0
    9cb4:	469b      	mov	fp, r3
    9cb6:	3301      	adds	r3, #1
    9cb8:	2704      	movs	r7, #4
    9cba:	2600      	movs	r6, #0
    9cbc:	9302      	str	r3, [sp, #8]
    9cbe:	e74c      	b.n	9b5a <__aeabi_dmul+0x4a>
    9cc0:	2303      	movs	r3, #3
    9cc2:	4681      	mov	r9, r0
    9cc4:	270c      	movs	r7, #12
    9cc6:	9302      	str	r3, [sp, #8]
    9cc8:	e747      	b.n	9b5a <__aeabi_dmul+0x4a>
    9cca:	2280      	movs	r2, #128	; 0x80
    9ccc:	2300      	movs	r3, #0
    9cce:	2500      	movs	r5, #0
    9cd0:	0312      	lsls	r2, r2, #12
    9cd2:	4699      	mov	r9, r3
    9cd4:	4c05      	ldr	r4, [pc, #20]	; (9cec <__aeabi_dmul+0x1dc>)
    9cd6:	e782      	b.n	9bde <__aeabi_dmul+0xce>
    9cd8:	465c      	mov	r4, fp
    9cda:	464b      	mov	r3, r9
    9cdc:	9802      	ldr	r0, [sp, #8]
    9cde:	e76f      	b.n	9bc0 <__aeabi_dmul+0xb0>
    9ce0:	465c      	mov	r4, fp
    9ce2:	464b      	mov	r3, r9
    9ce4:	9501      	str	r5, [sp, #4]
    9ce6:	9802      	ldr	r0, [sp, #8]
    9ce8:	e76a      	b.n	9bc0 <__aeabi_dmul+0xb0>
    9cea:	46c0      	nop			; (mov r8, r8)
    9cec:	000007ff 	.word	0x000007ff
    9cf0:	fffffc01 	.word	0xfffffc01
    9cf4:	0000af40 	.word	0x0000af40
    9cf8:	800fffff 	.word	0x800fffff
    9cfc:	fffffc0d 	.word	0xfffffc0d
    9d00:	464a      	mov	r2, r9
    9d02:	4649      	mov	r1, r9
    9d04:	0c17      	lsrs	r7, r2, #16
    9d06:	0c1a      	lsrs	r2, r3, #16
    9d08:	041b      	lsls	r3, r3, #16
    9d0a:	0c1b      	lsrs	r3, r3, #16
    9d0c:	0408      	lsls	r0, r1, #16
    9d0e:	0019      	movs	r1, r3
    9d10:	0c00      	lsrs	r0, r0, #16
    9d12:	4341      	muls	r1, r0
    9d14:	0015      	movs	r5, r2
    9d16:	4688      	mov	r8, r1
    9d18:	0019      	movs	r1, r3
    9d1a:	437d      	muls	r5, r7
    9d1c:	4379      	muls	r1, r7
    9d1e:	9503      	str	r5, [sp, #12]
    9d20:	4689      	mov	r9, r1
    9d22:	0029      	movs	r1, r5
    9d24:	0015      	movs	r5, r2
    9d26:	4345      	muls	r5, r0
    9d28:	444d      	add	r5, r9
    9d2a:	9502      	str	r5, [sp, #8]
    9d2c:	4645      	mov	r5, r8
    9d2e:	0c2d      	lsrs	r5, r5, #16
    9d30:	46aa      	mov	sl, r5
    9d32:	9d02      	ldr	r5, [sp, #8]
    9d34:	4455      	add	r5, sl
    9d36:	45a9      	cmp	r9, r5
    9d38:	d906      	bls.n	9d48 <__aeabi_dmul+0x238>
    9d3a:	468a      	mov	sl, r1
    9d3c:	2180      	movs	r1, #128	; 0x80
    9d3e:	0249      	lsls	r1, r1, #9
    9d40:	4689      	mov	r9, r1
    9d42:	44ca      	add	sl, r9
    9d44:	4651      	mov	r1, sl
    9d46:	9103      	str	r1, [sp, #12]
    9d48:	0c29      	lsrs	r1, r5, #16
    9d4a:	9104      	str	r1, [sp, #16]
    9d4c:	4641      	mov	r1, r8
    9d4e:	0409      	lsls	r1, r1, #16
    9d50:	042d      	lsls	r5, r5, #16
    9d52:	0c09      	lsrs	r1, r1, #16
    9d54:	4688      	mov	r8, r1
    9d56:	0029      	movs	r1, r5
    9d58:	0c25      	lsrs	r5, r4, #16
    9d5a:	0424      	lsls	r4, r4, #16
    9d5c:	4441      	add	r1, r8
    9d5e:	0c24      	lsrs	r4, r4, #16
    9d60:	9105      	str	r1, [sp, #20]
    9d62:	0021      	movs	r1, r4
    9d64:	4341      	muls	r1, r0
    9d66:	4688      	mov	r8, r1
    9d68:	0021      	movs	r1, r4
    9d6a:	4379      	muls	r1, r7
    9d6c:	468a      	mov	sl, r1
    9d6e:	4368      	muls	r0, r5
    9d70:	4641      	mov	r1, r8
    9d72:	4450      	add	r0, sl
    9d74:	4681      	mov	r9, r0
    9d76:	0c08      	lsrs	r0, r1, #16
    9d78:	4448      	add	r0, r9
    9d7a:	436f      	muls	r7, r5
    9d7c:	4582      	cmp	sl, r0
    9d7e:	d903      	bls.n	9d88 <__aeabi_dmul+0x278>
    9d80:	2180      	movs	r1, #128	; 0x80
    9d82:	0249      	lsls	r1, r1, #9
    9d84:	4689      	mov	r9, r1
    9d86:	444f      	add	r7, r9
    9d88:	0c01      	lsrs	r1, r0, #16
    9d8a:	4689      	mov	r9, r1
    9d8c:	0039      	movs	r1, r7
    9d8e:	4449      	add	r1, r9
    9d90:	9102      	str	r1, [sp, #8]
    9d92:	4641      	mov	r1, r8
    9d94:	040f      	lsls	r7, r1, #16
    9d96:	9904      	ldr	r1, [sp, #16]
    9d98:	0c3f      	lsrs	r7, r7, #16
    9d9a:	4688      	mov	r8, r1
    9d9c:	0400      	lsls	r0, r0, #16
    9d9e:	19c0      	adds	r0, r0, r7
    9da0:	4480      	add	r8, r0
    9da2:	4641      	mov	r1, r8
    9da4:	9104      	str	r1, [sp, #16]
    9da6:	4659      	mov	r1, fp
    9da8:	0c0f      	lsrs	r7, r1, #16
    9daa:	0409      	lsls	r1, r1, #16
    9dac:	0c09      	lsrs	r1, r1, #16
    9dae:	4688      	mov	r8, r1
    9db0:	4359      	muls	r1, r3
    9db2:	468a      	mov	sl, r1
    9db4:	0039      	movs	r1, r7
    9db6:	4351      	muls	r1, r2
    9db8:	4689      	mov	r9, r1
    9dba:	4641      	mov	r1, r8
    9dbc:	434a      	muls	r2, r1
    9dbe:	4651      	mov	r1, sl
    9dc0:	0c09      	lsrs	r1, r1, #16
    9dc2:	468b      	mov	fp, r1
    9dc4:	437b      	muls	r3, r7
    9dc6:	18d2      	adds	r2, r2, r3
    9dc8:	445a      	add	r2, fp
    9dca:	4293      	cmp	r3, r2
    9dcc:	d903      	bls.n	9dd6 <__aeabi_dmul+0x2c6>
    9dce:	2380      	movs	r3, #128	; 0x80
    9dd0:	025b      	lsls	r3, r3, #9
    9dd2:	469b      	mov	fp, r3
    9dd4:	44d9      	add	r9, fp
    9dd6:	4651      	mov	r1, sl
    9dd8:	0409      	lsls	r1, r1, #16
    9dda:	0c09      	lsrs	r1, r1, #16
    9ddc:	468a      	mov	sl, r1
    9dde:	4641      	mov	r1, r8
    9de0:	4361      	muls	r1, r4
    9de2:	437c      	muls	r4, r7
    9de4:	0c13      	lsrs	r3, r2, #16
    9de6:	0412      	lsls	r2, r2, #16
    9de8:	444b      	add	r3, r9
    9dea:	4452      	add	r2, sl
    9dec:	46a1      	mov	r9, r4
    9dee:	468a      	mov	sl, r1
    9df0:	003c      	movs	r4, r7
    9df2:	4641      	mov	r1, r8
    9df4:	436c      	muls	r4, r5
    9df6:	434d      	muls	r5, r1
    9df8:	4651      	mov	r1, sl
    9dfa:	444d      	add	r5, r9
    9dfc:	0c0f      	lsrs	r7, r1, #16
    9dfe:	197d      	adds	r5, r7, r5
    9e00:	45a9      	cmp	r9, r5
    9e02:	d903      	bls.n	9e0c <__aeabi_dmul+0x2fc>
    9e04:	2180      	movs	r1, #128	; 0x80
    9e06:	0249      	lsls	r1, r1, #9
    9e08:	4688      	mov	r8, r1
    9e0a:	4444      	add	r4, r8
    9e0c:	9f04      	ldr	r7, [sp, #16]
    9e0e:	9903      	ldr	r1, [sp, #12]
    9e10:	46b8      	mov	r8, r7
    9e12:	4441      	add	r1, r8
    9e14:	468b      	mov	fp, r1
    9e16:	4583      	cmp	fp, r0
    9e18:	4180      	sbcs	r0, r0
    9e1a:	4241      	negs	r1, r0
    9e1c:	4688      	mov	r8, r1
    9e1e:	4651      	mov	r1, sl
    9e20:	0408      	lsls	r0, r1, #16
    9e22:	042f      	lsls	r7, r5, #16
    9e24:	0c00      	lsrs	r0, r0, #16
    9e26:	183f      	adds	r7, r7, r0
    9e28:	4658      	mov	r0, fp
    9e2a:	9902      	ldr	r1, [sp, #8]
    9e2c:	1810      	adds	r0, r2, r0
    9e2e:	4689      	mov	r9, r1
    9e30:	4290      	cmp	r0, r2
    9e32:	4192      	sbcs	r2, r2
    9e34:	444f      	add	r7, r9
    9e36:	46ba      	mov	sl, r7
    9e38:	4252      	negs	r2, r2
    9e3a:	4699      	mov	r9, r3
    9e3c:	4693      	mov	fp, r2
    9e3e:	44c2      	add	sl, r8
    9e40:	44d1      	add	r9, sl
    9e42:	44cb      	add	fp, r9
    9e44:	428f      	cmp	r7, r1
    9e46:	41bf      	sbcs	r7, r7
    9e48:	45c2      	cmp	sl, r8
    9e4a:	4189      	sbcs	r1, r1
    9e4c:	4599      	cmp	r9, r3
    9e4e:	419b      	sbcs	r3, r3
    9e50:	4593      	cmp	fp, r2
    9e52:	4192      	sbcs	r2, r2
    9e54:	427f      	negs	r7, r7
    9e56:	4249      	negs	r1, r1
    9e58:	0c2d      	lsrs	r5, r5, #16
    9e5a:	4252      	negs	r2, r2
    9e5c:	430f      	orrs	r7, r1
    9e5e:	425b      	negs	r3, r3
    9e60:	4313      	orrs	r3, r2
    9e62:	197f      	adds	r7, r7, r5
    9e64:	18ff      	adds	r7, r7, r3
    9e66:	465b      	mov	r3, fp
    9e68:	193c      	adds	r4, r7, r4
    9e6a:	0ddb      	lsrs	r3, r3, #23
    9e6c:	9a05      	ldr	r2, [sp, #20]
    9e6e:	0264      	lsls	r4, r4, #9
    9e70:	431c      	orrs	r4, r3
    9e72:	0243      	lsls	r3, r0, #9
    9e74:	4313      	orrs	r3, r2
    9e76:	1e5d      	subs	r5, r3, #1
    9e78:	41ab      	sbcs	r3, r5
    9e7a:	465a      	mov	r2, fp
    9e7c:	0dc0      	lsrs	r0, r0, #23
    9e7e:	4303      	orrs	r3, r0
    9e80:	0252      	lsls	r2, r2, #9
    9e82:	4313      	orrs	r3, r2
    9e84:	01e2      	lsls	r2, r4, #7
    9e86:	d556      	bpl.n	9f36 <__aeabi_dmul+0x426>
    9e88:	2001      	movs	r0, #1
    9e8a:	085a      	lsrs	r2, r3, #1
    9e8c:	4003      	ands	r3, r0
    9e8e:	4313      	orrs	r3, r2
    9e90:	07e2      	lsls	r2, r4, #31
    9e92:	4313      	orrs	r3, r2
    9e94:	0864      	lsrs	r4, r4, #1
    9e96:	485a      	ldr	r0, [pc, #360]	; (a000 <__aeabi_dmul+0x4f0>)
    9e98:	4460      	add	r0, ip
    9e9a:	2800      	cmp	r0, #0
    9e9c:	dd4d      	ble.n	9f3a <__aeabi_dmul+0x42a>
    9e9e:	075a      	lsls	r2, r3, #29
    9ea0:	d009      	beq.n	9eb6 <__aeabi_dmul+0x3a6>
    9ea2:	220f      	movs	r2, #15
    9ea4:	401a      	ands	r2, r3
    9ea6:	2a04      	cmp	r2, #4
    9ea8:	d005      	beq.n	9eb6 <__aeabi_dmul+0x3a6>
    9eaa:	1d1a      	adds	r2, r3, #4
    9eac:	429a      	cmp	r2, r3
    9eae:	419b      	sbcs	r3, r3
    9eb0:	425b      	negs	r3, r3
    9eb2:	18e4      	adds	r4, r4, r3
    9eb4:	0013      	movs	r3, r2
    9eb6:	01e2      	lsls	r2, r4, #7
    9eb8:	d504      	bpl.n	9ec4 <__aeabi_dmul+0x3b4>
    9eba:	2080      	movs	r0, #128	; 0x80
    9ebc:	4a51      	ldr	r2, [pc, #324]	; (a004 <__aeabi_dmul+0x4f4>)
    9ebe:	00c0      	lsls	r0, r0, #3
    9ec0:	4014      	ands	r4, r2
    9ec2:	4460      	add	r0, ip
    9ec4:	4a50      	ldr	r2, [pc, #320]	; (a008 <__aeabi_dmul+0x4f8>)
    9ec6:	4290      	cmp	r0, r2
    9ec8:	dd00      	ble.n	9ecc <__aeabi_dmul+0x3bc>
    9eca:	e6e3      	b.n	9c94 <__aeabi_dmul+0x184>
    9ecc:	2501      	movs	r5, #1
    9ece:	08db      	lsrs	r3, r3, #3
    9ed0:	0762      	lsls	r2, r4, #29
    9ed2:	431a      	orrs	r2, r3
    9ed4:	0264      	lsls	r4, r4, #9
    9ed6:	9b01      	ldr	r3, [sp, #4]
    9ed8:	4691      	mov	r9, r2
    9eda:	0b22      	lsrs	r2, r4, #12
    9edc:	0544      	lsls	r4, r0, #21
    9ede:	0d64      	lsrs	r4, r4, #21
    9ee0:	401d      	ands	r5, r3
    9ee2:	e67c      	b.n	9bde <__aeabi_dmul+0xce>
    9ee4:	2280      	movs	r2, #128	; 0x80
    9ee6:	4659      	mov	r1, fp
    9ee8:	0312      	lsls	r2, r2, #12
    9eea:	4211      	tst	r1, r2
    9eec:	d008      	beq.n	9f00 <__aeabi_dmul+0x3f0>
    9eee:	4214      	tst	r4, r2
    9ef0:	d106      	bne.n	9f00 <__aeabi_dmul+0x3f0>
    9ef2:	4322      	orrs	r2, r4
    9ef4:	0312      	lsls	r2, r2, #12
    9ef6:	0b12      	lsrs	r2, r2, #12
    9ef8:	4645      	mov	r5, r8
    9efa:	4699      	mov	r9, r3
    9efc:	4c43      	ldr	r4, [pc, #268]	; (a00c <__aeabi_dmul+0x4fc>)
    9efe:	e66e      	b.n	9bde <__aeabi_dmul+0xce>
    9f00:	465b      	mov	r3, fp
    9f02:	431a      	orrs	r2, r3
    9f04:	0312      	lsls	r2, r2, #12
    9f06:	0b12      	lsrs	r2, r2, #12
    9f08:	4c40      	ldr	r4, [pc, #256]	; (a00c <__aeabi_dmul+0x4fc>)
    9f0a:	e668      	b.n	9bde <__aeabi_dmul+0xce>
    9f0c:	0003      	movs	r3, r0
    9f0e:	4654      	mov	r4, sl
    9f10:	3b28      	subs	r3, #40	; 0x28
    9f12:	409c      	lsls	r4, r3
    9f14:	2300      	movs	r3, #0
    9f16:	e6b9      	b.n	9c8c <__aeabi_dmul+0x17c>
    9f18:	f000 fd3a 	bl	a990 <__clzsi2>
    9f1c:	3020      	adds	r0, #32
    9f1e:	e6a6      	b.n	9c6e <__aeabi_dmul+0x15e>
    9f20:	0003      	movs	r3, r0
    9f22:	3b28      	subs	r3, #40	; 0x28
    9f24:	409f      	lsls	r7, r3
    9f26:	2300      	movs	r3, #0
    9f28:	46bb      	mov	fp, r7
    9f2a:	4699      	mov	r9, r3
    9f2c:	e68a      	b.n	9c44 <__aeabi_dmul+0x134>
    9f2e:	f000 fd2f 	bl	a990 <__clzsi2>
    9f32:	3020      	adds	r0, #32
    9f34:	e674      	b.n	9c20 <__aeabi_dmul+0x110>
    9f36:	46b4      	mov	ip, r6
    9f38:	e7ad      	b.n	9e96 <__aeabi_dmul+0x386>
    9f3a:	2501      	movs	r5, #1
    9f3c:	1a2a      	subs	r2, r5, r0
    9f3e:	2a38      	cmp	r2, #56	; 0x38
    9f40:	dd06      	ble.n	9f50 <__aeabi_dmul+0x440>
    9f42:	9b01      	ldr	r3, [sp, #4]
    9f44:	2400      	movs	r4, #0
    9f46:	401d      	ands	r5, r3
    9f48:	2300      	movs	r3, #0
    9f4a:	2200      	movs	r2, #0
    9f4c:	4699      	mov	r9, r3
    9f4e:	e646      	b.n	9bde <__aeabi_dmul+0xce>
    9f50:	2a1f      	cmp	r2, #31
    9f52:	dc21      	bgt.n	9f98 <__aeabi_dmul+0x488>
    9f54:	2520      	movs	r5, #32
    9f56:	0020      	movs	r0, r4
    9f58:	1aad      	subs	r5, r5, r2
    9f5a:	001e      	movs	r6, r3
    9f5c:	40ab      	lsls	r3, r5
    9f5e:	40a8      	lsls	r0, r5
    9f60:	40d6      	lsrs	r6, r2
    9f62:	1e5d      	subs	r5, r3, #1
    9f64:	41ab      	sbcs	r3, r5
    9f66:	4330      	orrs	r0, r6
    9f68:	4318      	orrs	r0, r3
    9f6a:	40d4      	lsrs	r4, r2
    9f6c:	0743      	lsls	r3, r0, #29
    9f6e:	d009      	beq.n	9f84 <__aeabi_dmul+0x474>
    9f70:	230f      	movs	r3, #15
    9f72:	4003      	ands	r3, r0
    9f74:	2b04      	cmp	r3, #4
    9f76:	d005      	beq.n	9f84 <__aeabi_dmul+0x474>
    9f78:	0003      	movs	r3, r0
    9f7a:	1d18      	adds	r0, r3, #4
    9f7c:	4298      	cmp	r0, r3
    9f7e:	419b      	sbcs	r3, r3
    9f80:	425b      	negs	r3, r3
    9f82:	18e4      	adds	r4, r4, r3
    9f84:	0223      	lsls	r3, r4, #8
    9f86:	d521      	bpl.n	9fcc <__aeabi_dmul+0x4bc>
    9f88:	2501      	movs	r5, #1
    9f8a:	9b01      	ldr	r3, [sp, #4]
    9f8c:	2401      	movs	r4, #1
    9f8e:	401d      	ands	r5, r3
    9f90:	2300      	movs	r3, #0
    9f92:	2200      	movs	r2, #0
    9f94:	4699      	mov	r9, r3
    9f96:	e622      	b.n	9bde <__aeabi_dmul+0xce>
    9f98:	251f      	movs	r5, #31
    9f9a:	0021      	movs	r1, r4
    9f9c:	426d      	negs	r5, r5
    9f9e:	1a28      	subs	r0, r5, r0
    9fa0:	40c1      	lsrs	r1, r0
    9fa2:	0008      	movs	r0, r1
    9fa4:	2a20      	cmp	r2, #32
    9fa6:	d01d      	beq.n	9fe4 <__aeabi_dmul+0x4d4>
    9fa8:	355f      	adds	r5, #95	; 0x5f
    9faa:	1aaa      	subs	r2, r5, r2
    9fac:	4094      	lsls	r4, r2
    9fae:	4323      	orrs	r3, r4
    9fb0:	1e5c      	subs	r4, r3, #1
    9fb2:	41a3      	sbcs	r3, r4
    9fb4:	2507      	movs	r5, #7
    9fb6:	4303      	orrs	r3, r0
    9fb8:	401d      	ands	r5, r3
    9fba:	2200      	movs	r2, #0
    9fbc:	2d00      	cmp	r5, #0
    9fbe:	d009      	beq.n	9fd4 <__aeabi_dmul+0x4c4>
    9fc0:	220f      	movs	r2, #15
    9fc2:	2400      	movs	r4, #0
    9fc4:	401a      	ands	r2, r3
    9fc6:	0018      	movs	r0, r3
    9fc8:	2a04      	cmp	r2, #4
    9fca:	d1d6      	bne.n	9f7a <__aeabi_dmul+0x46a>
    9fcc:	0003      	movs	r3, r0
    9fce:	0765      	lsls	r5, r4, #29
    9fd0:	0264      	lsls	r4, r4, #9
    9fd2:	0b22      	lsrs	r2, r4, #12
    9fd4:	08db      	lsrs	r3, r3, #3
    9fd6:	432b      	orrs	r3, r5
    9fd8:	2501      	movs	r5, #1
    9fda:	4699      	mov	r9, r3
    9fdc:	9b01      	ldr	r3, [sp, #4]
    9fde:	2400      	movs	r4, #0
    9fe0:	401d      	ands	r5, r3
    9fe2:	e5fc      	b.n	9bde <__aeabi_dmul+0xce>
    9fe4:	2400      	movs	r4, #0
    9fe6:	e7e2      	b.n	9fae <__aeabi_dmul+0x49e>
    9fe8:	2280      	movs	r2, #128	; 0x80
    9fea:	2501      	movs	r5, #1
    9fec:	0312      	lsls	r2, r2, #12
    9fee:	4322      	orrs	r2, r4
    9ff0:	9901      	ldr	r1, [sp, #4]
    9ff2:	0312      	lsls	r2, r2, #12
    9ff4:	0b12      	lsrs	r2, r2, #12
    9ff6:	400d      	ands	r5, r1
    9ff8:	4699      	mov	r9, r3
    9ffa:	4c04      	ldr	r4, [pc, #16]	; (a00c <__aeabi_dmul+0x4fc>)
    9ffc:	e5ef      	b.n	9bde <__aeabi_dmul+0xce>
    9ffe:	46c0      	nop			; (mov r8, r8)
    a000:	000003ff 	.word	0x000003ff
    a004:	feffffff 	.word	0xfeffffff
    a008:	000007fe 	.word	0x000007fe
    a00c:	000007ff 	.word	0x000007ff

0000a010 <__aeabi_dsub>:
    a010:	b5f0      	push	{r4, r5, r6, r7, lr}
    a012:	4646      	mov	r6, r8
    a014:	46d6      	mov	lr, sl
    a016:	464f      	mov	r7, r9
    a018:	030c      	lsls	r4, r1, #12
    a01a:	b5c0      	push	{r6, r7, lr}
    a01c:	0fcd      	lsrs	r5, r1, #31
    a01e:	004e      	lsls	r6, r1, #1
    a020:	0a61      	lsrs	r1, r4, #9
    a022:	0f44      	lsrs	r4, r0, #29
    a024:	430c      	orrs	r4, r1
    a026:	00c1      	lsls	r1, r0, #3
    a028:	0058      	lsls	r0, r3, #1
    a02a:	0d40      	lsrs	r0, r0, #21
    a02c:	4684      	mov	ip, r0
    a02e:	468a      	mov	sl, r1
    a030:	000f      	movs	r7, r1
    a032:	0319      	lsls	r1, r3, #12
    a034:	0f50      	lsrs	r0, r2, #29
    a036:	0a49      	lsrs	r1, r1, #9
    a038:	4301      	orrs	r1, r0
    a03a:	48c6      	ldr	r0, [pc, #792]	; (a354 <__aeabi_dsub+0x344>)
    a03c:	0d76      	lsrs	r6, r6, #21
    a03e:	46a8      	mov	r8, r5
    a040:	0fdb      	lsrs	r3, r3, #31
    a042:	00d2      	lsls	r2, r2, #3
    a044:	4584      	cmp	ip, r0
    a046:	d100      	bne.n	a04a <__aeabi_dsub+0x3a>
    a048:	e0d8      	b.n	a1fc <__aeabi_dsub+0x1ec>
    a04a:	2001      	movs	r0, #1
    a04c:	4043      	eors	r3, r0
    a04e:	42ab      	cmp	r3, r5
    a050:	d100      	bne.n	a054 <__aeabi_dsub+0x44>
    a052:	e0a6      	b.n	a1a2 <__aeabi_dsub+0x192>
    a054:	4660      	mov	r0, ip
    a056:	1a35      	subs	r5, r6, r0
    a058:	2d00      	cmp	r5, #0
    a05a:	dc00      	bgt.n	a05e <__aeabi_dsub+0x4e>
    a05c:	e105      	b.n	a26a <__aeabi_dsub+0x25a>
    a05e:	2800      	cmp	r0, #0
    a060:	d110      	bne.n	a084 <__aeabi_dsub+0x74>
    a062:	000b      	movs	r3, r1
    a064:	4313      	orrs	r3, r2
    a066:	d100      	bne.n	a06a <__aeabi_dsub+0x5a>
    a068:	e0d7      	b.n	a21a <__aeabi_dsub+0x20a>
    a06a:	1e6b      	subs	r3, r5, #1
    a06c:	2b00      	cmp	r3, #0
    a06e:	d000      	beq.n	a072 <__aeabi_dsub+0x62>
    a070:	e14b      	b.n	a30a <__aeabi_dsub+0x2fa>
    a072:	4653      	mov	r3, sl
    a074:	1a9f      	subs	r7, r3, r2
    a076:	45ba      	cmp	sl, r7
    a078:	4180      	sbcs	r0, r0
    a07a:	1a64      	subs	r4, r4, r1
    a07c:	4240      	negs	r0, r0
    a07e:	1a24      	subs	r4, r4, r0
    a080:	2601      	movs	r6, #1
    a082:	e01e      	b.n	a0c2 <__aeabi_dsub+0xb2>
    a084:	4bb3      	ldr	r3, [pc, #716]	; (a354 <__aeabi_dsub+0x344>)
    a086:	429e      	cmp	r6, r3
    a088:	d048      	beq.n	a11c <__aeabi_dsub+0x10c>
    a08a:	2380      	movs	r3, #128	; 0x80
    a08c:	041b      	lsls	r3, r3, #16
    a08e:	4319      	orrs	r1, r3
    a090:	2d38      	cmp	r5, #56	; 0x38
    a092:	dd00      	ble.n	a096 <__aeabi_dsub+0x86>
    a094:	e119      	b.n	a2ca <__aeabi_dsub+0x2ba>
    a096:	2d1f      	cmp	r5, #31
    a098:	dd00      	ble.n	a09c <__aeabi_dsub+0x8c>
    a09a:	e14c      	b.n	a336 <__aeabi_dsub+0x326>
    a09c:	2320      	movs	r3, #32
    a09e:	000f      	movs	r7, r1
    a0a0:	1b5b      	subs	r3, r3, r5
    a0a2:	0010      	movs	r0, r2
    a0a4:	409a      	lsls	r2, r3
    a0a6:	409f      	lsls	r7, r3
    a0a8:	40e8      	lsrs	r0, r5
    a0aa:	1e53      	subs	r3, r2, #1
    a0ac:	419a      	sbcs	r2, r3
    a0ae:	40e9      	lsrs	r1, r5
    a0b0:	4307      	orrs	r7, r0
    a0b2:	4317      	orrs	r7, r2
    a0b4:	4653      	mov	r3, sl
    a0b6:	1bdf      	subs	r7, r3, r7
    a0b8:	1a61      	subs	r1, r4, r1
    a0ba:	45ba      	cmp	sl, r7
    a0bc:	41a4      	sbcs	r4, r4
    a0be:	4264      	negs	r4, r4
    a0c0:	1b0c      	subs	r4, r1, r4
    a0c2:	0223      	lsls	r3, r4, #8
    a0c4:	d400      	bmi.n	a0c8 <__aeabi_dsub+0xb8>
    a0c6:	e0c5      	b.n	a254 <__aeabi_dsub+0x244>
    a0c8:	0264      	lsls	r4, r4, #9
    a0ca:	0a65      	lsrs	r5, r4, #9
    a0cc:	2d00      	cmp	r5, #0
    a0ce:	d100      	bne.n	a0d2 <__aeabi_dsub+0xc2>
    a0d0:	e0f6      	b.n	a2c0 <__aeabi_dsub+0x2b0>
    a0d2:	0028      	movs	r0, r5
    a0d4:	f000 fc5c 	bl	a990 <__clzsi2>
    a0d8:	0003      	movs	r3, r0
    a0da:	3b08      	subs	r3, #8
    a0dc:	2b1f      	cmp	r3, #31
    a0de:	dd00      	ble.n	a0e2 <__aeabi_dsub+0xd2>
    a0e0:	e0e9      	b.n	a2b6 <__aeabi_dsub+0x2a6>
    a0e2:	2220      	movs	r2, #32
    a0e4:	003c      	movs	r4, r7
    a0e6:	1ad2      	subs	r2, r2, r3
    a0e8:	409d      	lsls	r5, r3
    a0ea:	40d4      	lsrs	r4, r2
    a0ec:	409f      	lsls	r7, r3
    a0ee:	4325      	orrs	r5, r4
    a0f0:	429e      	cmp	r6, r3
    a0f2:	dd00      	ble.n	a0f6 <__aeabi_dsub+0xe6>
    a0f4:	e0db      	b.n	a2ae <__aeabi_dsub+0x29e>
    a0f6:	1b9e      	subs	r6, r3, r6
    a0f8:	1c73      	adds	r3, r6, #1
    a0fa:	2b1f      	cmp	r3, #31
    a0fc:	dd00      	ble.n	a100 <__aeabi_dsub+0xf0>
    a0fe:	e10a      	b.n	a316 <__aeabi_dsub+0x306>
    a100:	2220      	movs	r2, #32
    a102:	0038      	movs	r0, r7
    a104:	1ad2      	subs	r2, r2, r3
    a106:	0029      	movs	r1, r5
    a108:	4097      	lsls	r7, r2
    a10a:	002c      	movs	r4, r5
    a10c:	4091      	lsls	r1, r2
    a10e:	40d8      	lsrs	r0, r3
    a110:	1e7a      	subs	r2, r7, #1
    a112:	4197      	sbcs	r7, r2
    a114:	40dc      	lsrs	r4, r3
    a116:	2600      	movs	r6, #0
    a118:	4301      	orrs	r1, r0
    a11a:	430f      	orrs	r7, r1
    a11c:	077b      	lsls	r3, r7, #29
    a11e:	d009      	beq.n	a134 <__aeabi_dsub+0x124>
    a120:	230f      	movs	r3, #15
    a122:	403b      	ands	r3, r7
    a124:	2b04      	cmp	r3, #4
    a126:	d005      	beq.n	a134 <__aeabi_dsub+0x124>
    a128:	1d3b      	adds	r3, r7, #4
    a12a:	42bb      	cmp	r3, r7
    a12c:	41bf      	sbcs	r7, r7
    a12e:	427f      	negs	r7, r7
    a130:	19e4      	adds	r4, r4, r7
    a132:	001f      	movs	r7, r3
    a134:	0223      	lsls	r3, r4, #8
    a136:	d525      	bpl.n	a184 <__aeabi_dsub+0x174>
    a138:	4b86      	ldr	r3, [pc, #536]	; (a354 <__aeabi_dsub+0x344>)
    a13a:	3601      	adds	r6, #1
    a13c:	429e      	cmp	r6, r3
    a13e:	d100      	bne.n	a142 <__aeabi_dsub+0x132>
    a140:	e0af      	b.n	a2a2 <__aeabi_dsub+0x292>
    a142:	4b85      	ldr	r3, [pc, #532]	; (a358 <__aeabi_dsub+0x348>)
    a144:	2501      	movs	r5, #1
    a146:	401c      	ands	r4, r3
    a148:	4643      	mov	r3, r8
    a14a:	0762      	lsls	r2, r4, #29
    a14c:	08ff      	lsrs	r7, r7, #3
    a14e:	0264      	lsls	r4, r4, #9
    a150:	0576      	lsls	r6, r6, #21
    a152:	4317      	orrs	r7, r2
    a154:	0b24      	lsrs	r4, r4, #12
    a156:	0d76      	lsrs	r6, r6, #21
    a158:	401d      	ands	r5, r3
    a15a:	2100      	movs	r1, #0
    a15c:	0324      	lsls	r4, r4, #12
    a15e:	0b23      	lsrs	r3, r4, #12
    a160:	0d0c      	lsrs	r4, r1, #20
    a162:	4a7e      	ldr	r2, [pc, #504]	; (a35c <__aeabi_dsub+0x34c>)
    a164:	0524      	lsls	r4, r4, #20
    a166:	431c      	orrs	r4, r3
    a168:	4014      	ands	r4, r2
    a16a:	0533      	lsls	r3, r6, #20
    a16c:	4323      	orrs	r3, r4
    a16e:	005b      	lsls	r3, r3, #1
    a170:	07ed      	lsls	r5, r5, #31
    a172:	085b      	lsrs	r3, r3, #1
    a174:	432b      	orrs	r3, r5
    a176:	0038      	movs	r0, r7
    a178:	0019      	movs	r1, r3
    a17a:	bc1c      	pop	{r2, r3, r4}
    a17c:	4690      	mov	r8, r2
    a17e:	4699      	mov	r9, r3
    a180:	46a2      	mov	sl, r4
    a182:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a184:	2501      	movs	r5, #1
    a186:	4643      	mov	r3, r8
    a188:	0762      	lsls	r2, r4, #29
    a18a:	08ff      	lsrs	r7, r7, #3
    a18c:	4317      	orrs	r7, r2
    a18e:	08e4      	lsrs	r4, r4, #3
    a190:	401d      	ands	r5, r3
    a192:	4b70      	ldr	r3, [pc, #448]	; (a354 <__aeabi_dsub+0x344>)
    a194:	429e      	cmp	r6, r3
    a196:	d036      	beq.n	a206 <__aeabi_dsub+0x1f6>
    a198:	0324      	lsls	r4, r4, #12
    a19a:	0576      	lsls	r6, r6, #21
    a19c:	0b24      	lsrs	r4, r4, #12
    a19e:	0d76      	lsrs	r6, r6, #21
    a1a0:	e7db      	b.n	a15a <__aeabi_dsub+0x14a>
    a1a2:	4663      	mov	r3, ip
    a1a4:	1af3      	subs	r3, r6, r3
    a1a6:	2b00      	cmp	r3, #0
    a1a8:	dc00      	bgt.n	a1ac <__aeabi_dsub+0x19c>
    a1aa:	e094      	b.n	a2d6 <__aeabi_dsub+0x2c6>
    a1ac:	4660      	mov	r0, ip
    a1ae:	2800      	cmp	r0, #0
    a1b0:	d035      	beq.n	a21e <__aeabi_dsub+0x20e>
    a1b2:	4868      	ldr	r0, [pc, #416]	; (a354 <__aeabi_dsub+0x344>)
    a1b4:	4286      	cmp	r6, r0
    a1b6:	d0b1      	beq.n	a11c <__aeabi_dsub+0x10c>
    a1b8:	2780      	movs	r7, #128	; 0x80
    a1ba:	043f      	lsls	r7, r7, #16
    a1bc:	4339      	orrs	r1, r7
    a1be:	2b38      	cmp	r3, #56	; 0x38
    a1c0:	dc00      	bgt.n	a1c4 <__aeabi_dsub+0x1b4>
    a1c2:	e0fd      	b.n	a3c0 <__aeabi_dsub+0x3b0>
    a1c4:	430a      	orrs	r2, r1
    a1c6:	0017      	movs	r7, r2
    a1c8:	2100      	movs	r1, #0
    a1ca:	1e7a      	subs	r2, r7, #1
    a1cc:	4197      	sbcs	r7, r2
    a1ce:	4457      	add	r7, sl
    a1d0:	4557      	cmp	r7, sl
    a1d2:	4180      	sbcs	r0, r0
    a1d4:	1909      	adds	r1, r1, r4
    a1d6:	4244      	negs	r4, r0
    a1d8:	190c      	adds	r4, r1, r4
    a1da:	0223      	lsls	r3, r4, #8
    a1dc:	d53a      	bpl.n	a254 <__aeabi_dsub+0x244>
    a1de:	4b5d      	ldr	r3, [pc, #372]	; (a354 <__aeabi_dsub+0x344>)
    a1e0:	3601      	adds	r6, #1
    a1e2:	429e      	cmp	r6, r3
    a1e4:	d100      	bne.n	a1e8 <__aeabi_dsub+0x1d8>
    a1e6:	e14b      	b.n	a480 <__aeabi_dsub+0x470>
    a1e8:	2201      	movs	r2, #1
    a1ea:	4b5b      	ldr	r3, [pc, #364]	; (a358 <__aeabi_dsub+0x348>)
    a1ec:	401c      	ands	r4, r3
    a1ee:	087b      	lsrs	r3, r7, #1
    a1f0:	4017      	ands	r7, r2
    a1f2:	431f      	orrs	r7, r3
    a1f4:	07e2      	lsls	r2, r4, #31
    a1f6:	4317      	orrs	r7, r2
    a1f8:	0864      	lsrs	r4, r4, #1
    a1fa:	e78f      	b.n	a11c <__aeabi_dsub+0x10c>
    a1fc:	0008      	movs	r0, r1
    a1fe:	4310      	orrs	r0, r2
    a200:	d000      	beq.n	a204 <__aeabi_dsub+0x1f4>
    a202:	e724      	b.n	a04e <__aeabi_dsub+0x3e>
    a204:	e721      	b.n	a04a <__aeabi_dsub+0x3a>
    a206:	0023      	movs	r3, r4
    a208:	433b      	orrs	r3, r7
    a20a:	d100      	bne.n	a20e <__aeabi_dsub+0x1fe>
    a20c:	e1b9      	b.n	a582 <__aeabi_dsub+0x572>
    a20e:	2280      	movs	r2, #128	; 0x80
    a210:	0312      	lsls	r2, r2, #12
    a212:	4314      	orrs	r4, r2
    a214:	0324      	lsls	r4, r4, #12
    a216:	0b24      	lsrs	r4, r4, #12
    a218:	e79f      	b.n	a15a <__aeabi_dsub+0x14a>
    a21a:	002e      	movs	r6, r5
    a21c:	e77e      	b.n	a11c <__aeabi_dsub+0x10c>
    a21e:	0008      	movs	r0, r1
    a220:	4310      	orrs	r0, r2
    a222:	d100      	bne.n	a226 <__aeabi_dsub+0x216>
    a224:	e0ca      	b.n	a3bc <__aeabi_dsub+0x3ac>
    a226:	1e58      	subs	r0, r3, #1
    a228:	4684      	mov	ip, r0
    a22a:	2800      	cmp	r0, #0
    a22c:	d000      	beq.n	a230 <__aeabi_dsub+0x220>
    a22e:	e0e7      	b.n	a400 <__aeabi_dsub+0x3f0>
    a230:	4452      	add	r2, sl
    a232:	4552      	cmp	r2, sl
    a234:	4180      	sbcs	r0, r0
    a236:	1864      	adds	r4, r4, r1
    a238:	4240      	negs	r0, r0
    a23a:	1824      	adds	r4, r4, r0
    a23c:	0017      	movs	r7, r2
    a23e:	2601      	movs	r6, #1
    a240:	0223      	lsls	r3, r4, #8
    a242:	d507      	bpl.n	a254 <__aeabi_dsub+0x244>
    a244:	2602      	movs	r6, #2
    a246:	e7cf      	b.n	a1e8 <__aeabi_dsub+0x1d8>
    a248:	4664      	mov	r4, ip
    a24a:	432c      	orrs	r4, r5
    a24c:	d100      	bne.n	a250 <__aeabi_dsub+0x240>
    a24e:	e1b3      	b.n	a5b8 <__aeabi_dsub+0x5a8>
    a250:	002c      	movs	r4, r5
    a252:	4667      	mov	r7, ip
    a254:	077b      	lsls	r3, r7, #29
    a256:	d000      	beq.n	a25a <__aeabi_dsub+0x24a>
    a258:	e762      	b.n	a120 <__aeabi_dsub+0x110>
    a25a:	0763      	lsls	r3, r4, #29
    a25c:	08ff      	lsrs	r7, r7, #3
    a25e:	431f      	orrs	r7, r3
    a260:	2501      	movs	r5, #1
    a262:	4643      	mov	r3, r8
    a264:	08e4      	lsrs	r4, r4, #3
    a266:	401d      	ands	r5, r3
    a268:	e793      	b.n	a192 <__aeabi_dsub+0x182>
    a26a:	2d00      	cmp	r5, #0
    a26c:	d178      	bne.n	a360 <__aeabi_dsub+0x350>
    a26e:	1c75      	adds	r5, r6, #1
    a270:	056d      	lsls	r5, r5, #21
    a272:	0d6d      	lsrs	r5, r5, #21
    a274:	2d01      	cmp	r5, #1
    a276:	dc00      	bgt.n	a27a <__aeabi_dsub+0x26a>
    a278:	e0f2      	b.n	a460 <__aeabi_dsub+0x450>
    a27a:	4650      	mov	r0, sl
    a27c:	1a80      	subs	r0, r0, r2
    a27e:	4582      	cmp	sl, r0
    a280:	41bf      	sbcs	r7, r7
    a282:	1a65      	subs	r5, r4, r1
    a284:	427f      	negs	r7, r7
    a286:	1bed      	subs	r5, r5, r7
    a288:	4684      	mov	ip, r0
    a28a:	0228      	lsls	r0, r5, #8
    a28c:	d400      	bmi.n	a290 <__aeabi_dsub+0x280>
    a28e:	e08c      	b.n	a3aa <__aeabi_dsub+0x39a>
    a290:	4650      	mov	r0, sl
    a292:	1a17      	subs	r7, r2, r0
    a294:	42ba      	cmp	r2, r7
    a296:	4192      	sbcs	r2, r2
    a298:	1b0c      	subs	r4, r1, r4
    a29a:	4255      	negs	r5, r2
    a29c:	1b65      	subs	r5, r4, r5
    a29e:	4698      	mov	r8, r3
    a2a0:	e714      	b.n	a0cc <__aeabi_dsub+0xbc>
    a2a2:	2501      	movs	r5, #1
    a2a4:	4643      	mov	r3, r8
    a2a6:	2400      	movs	r4, #0
    a2a8:	401d      	ands	r5, r3
    a2aa:	2700      	movs	r7, #0
    a2ac:	e755      	b.n	a15a <__aeabi_dsub+0x14a>
    a2ae:	4c2a      	ldr	r4, [pc, #168]	; (a358 <__aeabi_dsub+0x348>)
    a2b0:	1af6      	subs	r6, r6, r3
    a2b2:	402c      	ands	r4, r5
    a2b4:	e732      	b.n	a11c <__aeabi_dsub+0x10c>
    a2b6:	003d      	movs	r5, r7
    a2b8:	3828      	subs	r0, #40	; 0x28
    a2ba:	4085      	lsls	r5, r0
    a2bc:	2700      	movs	r7, #0
    a2be:	e717      	b.n	a0f0 <__aeabi_dsub+0xe0>
    a2c0:	0038      	movs	r0, r7
    a2c2:	f000 fb65 	bl	a990 <__clzsi2>
    a2c6:	3020      	adds	r0, #32
    a2c8:	e706      	b.n	a0d8 <__aeabi_dsub+0xc8>
    a2ca:	430a      	orrs	r2, r1
    a2cc:	0017      	movs	r7, r2
    a2ce:	2100      	movs	r1, #0
    a2d0:	1e7a      	subs	r2, r7, #1
    a2d2:	4197      	sbcs	r7, r2
    a2d4:	e6ee      	b.n	a0b4 <__aeabi_dsub+0xa4>
    a2d6:	2b00      	cmp	r3, #0
    a2d8:	d000      	beq.n	a2dc <__aeabi_dsub+0x2cc>
    a2da:	e0e5      	b.n	a4a8 <__aeabi_dsub+0x498>
    a2dc:	1c73      	adds	r3, r6, #1
    a2de:	469c      	mov	ip, r3
    a2e0:	055b      	lsls	r3, r3, #21
    a2e2:	0d5b      	lsrs	r3, r3, #21
    a2e4:	2b01      	cmp	r3, #1
    a2e6:	dc00      	bgt.n	a2ea <__aeabi_dsub+0x2da>
    a2e8:	e09f      	b.n	a42a <__aeabi_dsub+0x41a>
    a2ea:	4b1a      	ldr	r3, [pc, #104]	; (a354 <__aeabi_dsub+0x344>)
    a2ec:	459c      	cmp	ip, r3
    a2ee:	d100      	bne.n	a2f2 <__aeabi_dsub+0x2e2>
    a2f0:	e0c5      	b.n	a47e <__aeabi_dsub+0x46e>
    a2f2:	4452      	add	r2, sl
    a2f4:	4552      	cmp	r2, sl
    a2f6:	4180      	sbcs	r0, r0
    a2f8:	1864      	adds	r4, r4, r1
    a2fa:	4240      	negs	r0, r0
    a2fc:	1824      	adds	r4, r4, r0
    a2fe:	07e7      	lsls	r7, r4, #31
    a300:	0852      	lsrs	r2, r2, #1
    a302:	4317      	orrs	r7, r2
    a304:	0864      	lsrs	r4, r4, #1
    a306:	4666      	mov	r6, ip
    a308:	e708      	b.n	a11c <__aeabi_dsub+0x10c>
    a30a:	4812      	ldr	r0, [pc, #72]	; (a354 <__aeabi_dsub+0x344>)
    a30c:	4285      	cmp	r5, r0
    a30e:	d100      	bne.n	a312 <__aeabi_dsub+0x302>
    a310:	e085      	b.n	a41e <__aeabi_dsub+0x40e>
    a312:	001d      	movs	r5, r3
    a314:	e6bc      	b.n	a090 <__aeabi_dsub+0x80>
    a316:	0029      	movs	r1, r5
    a318:	3e1f      	subs	r6, #31
    a31a:	40f1      	lsrs	r1, r6
    a31c:	2b20      	cmp	r3, #32
    a31e:	d100      	bne.n	a322 <__aeabi_dsub+0x312>
    a320:	e07f      	b.n	a422 <__aeabi_dsub+0x412>
    a322:	2240      	movs	r2, #64	; 0x40
    a324:	1ad3      	subs	r3, r2, r3
    a326:	409d      	lsls	r5, r3
    a328:	432f      	orrs	r7, r5
    a32a:	1e7d      	subs	r5, r7, #1
    a32c:	41af      	sbcs	r7, r5
    a32e:	2400      	movs	r4, #0
    a330:	430f      	orrs	r7, r1
    a332:	2600      	movs	r6, #0
    a334:	e78e      	b.n	a254 <__aeabi_dsub+0x244>
    a336:	002b      	movs	r3, r5
    a338:	000f      	movs	r7, r1
    a33a:	3b20      	subs	r3, #32
    a33c:	40df      	lsrs	r7, r3
    a33e:	2d20      	cmp	r5, #32
    a340:	d071      	beq.n	a426 <__aeabi_dsub+0x416>
    a342:	2340      	movs	r3, #64	; 0x40
    a344:	1b5d      	subs	r5, r3, r5
    a346:	40a9      	lsls	r1, r5
    a348:	430a      	orrs	r2, r1
    a34a:	1e51      	subs	r1, r2, #1
    a34c:	418a      	sbcs	r2, r1
    a34e:	2100      	movs	r1, #0
    a350:	4317      	orrs	r7, r2
    a352:	e6af      	b.n	a0b4 <__aeabi_dsub+0xa4>
    a354:	000007ff 	.word	0x000007ff
    a358:	ff7fffff 	.word	0xff7fffff
    a35c:	800fffff 	.word	0x800fffff
    a360:	2e00      	cmp	r6, #0
    a362:	d03e      	beq.n	a3e2 <__aeabi_dsub+0x3d2>
    a364:	4eb3      	ldr	r6, [pc, #716]	; (a634 <__aeabi_dsub+0x624>)
    a366:	45b4      	cmp	ip, r6
    a368:	d045      	beq.n	a3f6 <__aeabi_dsub+0x3e6>
    a36a:	2680      	movs	r6, #128	; 0x80
    a36c:	0436      	lsls	r6, r6, #16
    a36e:	426d      	negs	r5, r5
    a370:	4334      	orrs	r4, r6
    a372:	2d38      	cmp	r5, #56	; 0x38
    a374:	dd00      	ble.n	a378 <__aeabi_dsub+0x368>
    a376:	e0a8      	b.n	a4ca <__aeabi_dsub+0x4ba>
    a378:	2d1f      	cmp	r5, #31
    a37a:	dd00      	ble.n	a37e <__aeabi_dsub+0x36e>
    a37c:	e11f      	b.n	a5be <__aeabi_dsub+0x5ae>
    a37e:	2620      	movs	r6, #32
    a380:	0027      	movs	r7, r4
    a382:	4650      	mov	r0, sl
    a384:	1b76      	subs	r6, r6, r5
    a386:	40b7      	lsls	r7, r6
    a388:	40e8      	lsrs	r0, r5
    a38a:	4307      	orrs	r7, r0
    a38c:	4650      	mov	r0, sl
    a38e:	40b0      	lsls	r0, r6
    a390:	1e46      	subs	r6, r0, #1
    a392:	41b0      	sbcs	r0, r6
    a394:	40ec      	lsrs	r4, r5
    a396:	4338      	orrs	r0, r7
    a398:	1a17      	subs	r7, r2, r0
    a39a:	42ba      	cmp	r2, r7
    a39c:	4192      	sbcs	r2, r2
    a39e:	1b0c      	subs	r4, r1, r4
    a3a0:	4252      	negs	r2, r2
    a3a2:	1aa4      	subs	r4, r4, r2
    a3a4:	4666      	mov	r6, ip
    a3a6:	4698      	mov	r8, r3
    a3a8:	e68b      	b.n	a0c2 <__aeabi_dsub+0xb2>
    a3aa:	4664      	mov	r4, ip
    a3ac:	4667      	mov	r7, ip
    a3ae:	432c      	orrs	r4, r5
    a3b0:	d000      	beq.n	a3b4 <__aeabi_dsub+0x3a4>
    a3b2:	e68b      	b.n	a0cc <__aeabi_dsub+0xbc>
    a3b4:	2500      	movs	r5, #0
    a3b6:	2600      	movs	r6, #0
    a3b8:	2700      	movs	r7, #0
    a3ba:	e6ea      	b.n	a192 <__aeabi_dsub+0x182>
    a3bc:	001e      	movs	r6, r3
    a3be:	e6ad      	b.n	a11c <__aeabi_dsub+0x10c>
    a3c0:	2b1f      	cmp	r3, #31
    a3c2:	dc60      	bgt.n	a486 <__aeabi_dsub+0x476>
    a3c4:	2720      	movs	r7, #32
    a3c6:	1af8      	subs	r0, r7, r3
    a3c8:	000f      	movs	r7, r1
    a3ca:	4684      	mov	ip, r0
    a3cc:	4087      	lsls	r7, r0
    a3ce:	0010      	movs	r0, r2
    a3d0:	40d8      	lsrs	r0, r3
    a3d2:	4307      	orrs	r7, r0
    a3d4:	4660      	mov	r0, ip
    a3d6:	4082      	lsls	r2, r0
    a3d8:	1e50      	subs	r0, r2, #1
    a3da:	4182      	sbcs	r2, r0
    a3dc:	40d9      	lsrs	r1, r3
    a3de:	4317      	orrs	r7, r2
    a3e0:	e6f5      	b.n	a1ce <__aeabi_dsub+0x1be>
    a3e2:	0026      	movs	r6, r4
    a3e4:	4650      	mov	r0, sl
    a3e6:	4306      	orrs	r6, r0
    a3e8:	d005      	beq.n	a3f6 <__aeabi_dsub+0x3e6>
    a3ea:	43ed      	mvns	r5, r5
    a3ec:	2d00      	cmp	r5, #0
    a3ee:	d0d3      	beq.n	a398 <__aeabi_dsub+0x388>
    a3f0:	4e90      	ldr	r6, [pc, #576]	; (a634 <__aeabi_dsub+0x624>)
    a3f2:	45b4      	cmp	ip, r6
    a3f4:	d1bd      	bne.n	a372 <__aeabi_dsub+0x362>
    a3f6:	000c      	movs	r4, r1
    a3f8:	0017      	movs	r7, r2
    a3fa:	4666      	mov	r6, ip
    a3fc:	4698      	mov	r8, r3
    a3fe:	e68d      	b.n	a11c <__aeabi_dsub+0x10c>
    a400:	488c      	ldr	r0, [pc, #560]	; (a634 <__aeabi_dsub+0x624>)
    a402:	4283      	cmp	r3, r0
    a404:	d00b      	beq.n	a41e <__aeabi_dsub+0x40e>
    a406:	4663      	mov	r3, ip
    a408:	e6d9      	b.n	a1be <__aeabi_dsub+0x1ae>
    a40a:	2d00      	cmp	r5, #0
    a40c:	d000      	beq.n	a410 <__aeabi_dsub+0x400>
    a40e:	e096      	b.n	a53e <__aeabi_dsub+0x52e>
    a410:	0008      	movs	r0, r1
    a412:	4310      	orrs	r0, r2
    a414:	d100      	bne.n	a418 <__aeabi_dsub+0x408>
    a416:	e0e2      	b.n	a5de <__aeabi_dsub+0x5ce>
    a418:	000c      	movs	r4, r1
    a41a:	0017      	movs	r7, r2
    a41c:	4698      	mov	r8, r3
    a41e:	4e85      	ldr	r6, [pc, #532]	; (a634 <__aeabi_dsub+0x624>)
    a420:	e67c      	b.n	a11c <__aeabi_dsub+0x10c>
    a422:	2500      	movs	r5, #0
    a424:	e780      	b.n	a328 <__aeabi_dsub+0x318>
    a426:	2100      	movs	r1, #0
    a428:	e78e      	b.n	a348 <__aeabi_dsub+0x338>
    a42a:	0023      	movs	r3, r4
    a42c:	4650      	mov	r0, sl
    a42e:	4303      	orrs	r3, r0
    a430:	2e00      	cmp	r6, #0
    a432:	d000      	beq.n	a436 <__aeabi_dsub+0x426>
    a434:	e0a8      	b.n	a588 <__aeabi_dsub+0x578>
    a436:	2b00      	cmp	r3, #0
    a438:	d100      	bne.n	a43c <__aeabi_dsub+0x42c>
    a43a:	e0de      	b.n	a5fa <__aeabi_dsub+0x5ea>
    a43c:	000b      	movs	r3, r1
    a43e:	4313      	orrs	r3, r2
    a440:	d100      	bne.n	a444 <__aeabi_dsub+0x434>
    a442:	e66b      	b.n	a11c <__aeabi_dsub+0x10c>
    a444:	4452      	add	r2, sl
    a446:	4552      	cmp	r2, sl
    a448:	4180      	sbcs	r0, r0
    a44a:	1864      	adds	r4, r4, r1
    a44c:	4240      	negs	r0, r0
    a44e:	1824      	adds	r4, r4, r0
    a450:	0017      	movs	r7, r2
    a452:	0223      	lsls	r3, r4, #8
    a454:	d400      	bmi.n	a458 <__aeabi_dsub+0x448>
    a456:	e6fd      	b.n	a254 <__aeabi_dsub+0x244>
    a458:	4b77      	ldr	r3, [pc, #476]	; (a638 <__aeabi_dsub+0x628>)
    a45a:	4666      	mov	r6, ip
    a45c:	401c      	ands	r4, r3
    a45e:	e65d      	b.n	a11c <__aeabi_dsub+0x10c>
    a460:	0025      	movs	r5, r4
    a462:	4650      	mov	r0, sl
    a464:	4305      	orrs	r5, r0
    a466:	2e00      	cmp	r6, #0
    a468:	d1cf      	bne.n	a40a <__aeabi_dsub+0x3fa>
    a46a:	2d00      	cmp	r5, #0
    a46c:	d14f      	bne.n	a50e <__aeabi_dsub+0x4fe>
    a46e:	000c      	movs	r4, r1
    a470:	4314      	orrs	r4, r2
    a472:	d100      	bne.n	a476 <__aeabi_dsub+0x466>
    a474:	e0a0      	b.n	a5b8 <__aeabi_dsub+0x5a8>
    a476:	000c      	movs	r4, r1
    a478:	0017      	movs	r7, r2
    a47a:	4698      	mov	r8, r3
    a47c:	e64e      	b.n	a11c <__aeabi_dsub+0x10c>
    a47e:	4666      	mov	r6, ip
    a480:	2400      	movs	r4, #0
    a482:	2700      	movs	r7, #0
    a484:	e685      	b.n	a192 <__aeabi_dsub+0x182>
    a486:	001f      	movs	r7, r3
    a488:	0008      	movs	r0, r1
    a48a:	3f20      	subs	r7, #32
    a48c:	40f8      	lsrs	r0, r7
    a48e:	0007      	movs	r7, r0
    a490:	2b20      	cmp	r3, #32
    a492:	d100      	bne.n	a496 <__aeabi_dsub+0x486>
    a494:	e08e      	b.n	a5b4 <__aeabi_dsub+0x5a4>
    a496:	2040      	movs	r0, #64	; 0x40
    a498:	1ac3      	subs	r3, r0, r3
    a49a:	4099      	lsls	r1, r3
    a49c:	430a      	orrs	r2, r1
    a49e:	1e51      	subs	r1, r2, #1
    a4a0:	418a      	sbcs	r2, r1
    a4a2:	2100      	movs	r1, #0
    a4a4:	4317      	orrs	r7, r2
    a4a6:	e692      	b.n	a1ce <__aeabi_dsub+0x1be>
    a4a8:	2e00      	cmp	r6, #0
    a4aa:	d114      	bne.n	a4d6 <__aeabi_dsub+0x4c6>
    a4ac:	0026      	movs	r6, r4
    a4ae:	4650      	mov	r0, sl
    a4b0:	4306      	orrs	r6, r0
    a4b2:	d062      	beq.n	a57a <__aeabi_dsub+0x56a>
    a4b4:	43db      	mvns	r3, r3
    a4b6:	2b00      	cmp	r3, #0
    a4b8:	d15c      	bne.n	a574 <__aeabi_dsub+0x564>
    a4ba:	1887      	adds	r7, r0, r2
    a4bc:	4297      	cmp	r7, r2
    a4be:	4192      	sbcs	r2, r2
    a4c0:	1864      	adds	r4, r4, r1
    a4c2:	4252      	negs	r2, r2
    a4c4:	18a4      	adds	r4, r4, r2
    a4c6:	4666      	mov	r6, ip
    a4c8:	e687      	b.n	a1da <__aeabi_dsub+0x1ca>
    a4ca:	4650      	mov	r0, sl
    a4cc:	4320      	orrs	r0, r4
    a4ce:	1e44      	subs	r4, r0, #1
    a4d0:	41a0      	sbcs	r0, r4
    a4d2:	2400      	movs	r4, #0
    a4d4:	e760      	b.n	a398 <__aeabi_dsub+0x388>
    a4d6:	4e57      	ldr	r6, [pc, #348]	; (a634 <__aeabi_dsub+0x624>)
    a4d8:	45b4      	cmp	ip, r6
    a4da:	d04e      	beq.n	a57a <__aeabi_dsub+0x56a>
    a4dc:	2680      	movs	r6, #128	; 0x80
    a4de:	0436      	lsls	r6, r6, #16
    a4e0:	425b      	negs	r3, r3
    a4e2:	4334      	orrs	r4, r6
    a4e4:	2b38      	cmp	r3, #56	; 0x38
    a4e6:	dd00      	ble.n	a4ea <__aeabi_dsub+0x4da>
    a4e8:	e07f      	b.n	a5ea <__aeabi_dsub+0x5da>
    a4ea:	2b1f      	cmp	r3, #31
    a4ec:	dd00      	ble.n	a4f0 <__aeabi_dsub+0x4e0>
    a4ee:	e08b      	b.n	a608 <__aeabi_dsub+0x5f8>
    a4f0:	2620      	movs	r6, #32
    a4f2:	0027      	movs	r7, r4
    a4f4:	4650      	mov	r0, sl
    a4f6:	1af6      	subs	r6, r6, r3
    a4f8:	40b7      	lsls	r7, r6
    a4fa:	40d8      	lsrs	r0, r3
    a4fc:	4307      	orrs	r7, r0
    a4fe:	4650      	mov	r0, sl
    a500:	40b0      	lsls	r0, r6
    a502:	1e46      	subs	r6, r0, #1
    a504:	41b0      	sbcs	r0, r6
    a506:	4307      	orrs	r7, r0
    a508:	40dc      	lsrs	r4, r3
    a50a:	18bf      	adds	r7, r7, r2
    a50c:	e7d6      	b.n	a4bc <__aeabi_dsub+0x4ac>
    a50e:	000d      	movs	r5, r1
    a510:	4315      	orrs	r5, r2
    a512:	d100      	bne.n	a516 <__aeabi_dsub+0x506>
    a514:	e602      	b.n	a11c <__aeabi_dsub+0x10c>
    a516:	4650      	mov	r0, sl
    a518:	1a80      	subs	r0, r0, r2
    a51a:	4582      	cmp	sl, r0
    a51c:	41bf      	sbcs	r7, r7
    a51e:	1a65      	subs	r5, r4, r1
    a520:	427f      	negs	r7, r7
    a522:	1bed      	subs	r5, r5, r7
    a524:	4684      	mov	ip, r0
    a526:	0228      	lsls	r0, r5, #8
    a528:	d400      	bmi.n	a52c <__aeabi_dsub+0x51c>
    a52a:	e68d      	b.n	a248 <__aeabi_dsub+0x238>
    a52c:	4650      	mov	r0, sl
    a52e:	1a17      	subs	r7, r2, r0
    a530:	42ba      	cmp	r2, r7
    a532:	4192      	sbcs	r2, r2
    a534:	1b0c      	subs	r4, r1, r4
    a536:	4252      	negs	r2, r2
    a538:	1aa4      	subs	r4, r4, r2
    a53a:	4698      	mov	r8, r3
    a53c:	e5ee      	b.n	a11c <__aeabi_dsub+0x10c>
    a53e:	000d      	movs	r5, r1
    a540:	4315      	orrs	r5, r2
    a542:	d100      	bne.n	a546 <__aeabi_dsub+0x536>
    a544:	e76b      	b.n	a41e <__aeabi_dsub+0x40e>
    a546:	4650      	mov	r0, sl
    a548:	0767      	lsls	r7, r4, #29
    a54a:	08c0      	lsrs	r0, r0, #3
    a54c:	4307      	orrs	r7, r0
    a54e:	2080      	movs	r0, #128	; 0x80
    a550:	08e4      	lsrs	r4, r4, #3
    a552:	0300      	lsls	r0, r0, #12
    a554:	4204      	tst	r4, r0
    a556:	d007      	beq.n	a568 <__aeabi_dsub+0x558>
    a558:	08cd      	lsrs	r5, r1, #3
    a55a:	4205      	tst	r5, r0
    a55c:	d104      	bne.n	a568 <__aeabi_dsub+0x558>
    a55e:	002c      	movs	r4, r5
    a560:	4698      	mov	r8, r3
    a562:	08d7      	lsrs	r7, r2, #3
    a564:	0749      	lsls	r1, r1, #29
    a566:	430f      	orrs	r7, r1
    a568:	0f7b      	lsrs	r3, r7, #29
    a56a:	00e4      	lsls	r4, r4, #3
    a56c:	431c      	orrs	r4, r3
    a56e:	00ff      	lsls	r7, r7, #3
    a570:	4e30      	ldr	r6, [pc, #192]	; (a634 <__aeabi_dsub+0x624>)
    a572:	e5d3      	b.n	a11c <__aeabi_dsub+0x10c>
    a574:	4e2f      	ldr	r6, [pc, #188]	; (a634 <__aeabi_dsub+0x624>)
    a576:	45b4      	cmp	ip, r6
    a578:	d1b4      	bne.n	a4e4 <__aeabi_dsub+0x4d4>
    a57a:	000c      	movs	r4, r1
    a57c:	0017      	movs	r7, r2
    a57e:	4666      	mov	r6, ip
    a580:	e5cc      	b.n	a11c <__aeabi_dsub+0x10c>
    a582:	2700      	movs	r7, #0
    a584:	2400      	movs	r4, #0
    a586:	e5e8      	b.n	a15a <__aeabi_dsub+0x14a>
    a588:	2b00      	cmp	r3, #0
    a58a:	d039      	beq.n	a600 <__aeabi_dsub+0x5f0>
    a58c:	000b      	movs	r3, r1
    a58e:	4313      	orrs	r3, r2
    a590:	d100      	bne.n	a594 <__aeabi_dsub+0x584>
    a592:	e744      	b.n	a41e <__aeabi_dsub+0x40e>
    a594:	08c0      	lsrs	r0, r0, #3
    a596:	0767      	lsls	r7, r4, #29
    a598:	4307      	orrs	r7, r0
    a59a:	2080      	movs	r0, #128	; 0x80
    a59c:	08e4      	lsrs	r4, r4, #3
    a59e:	0300      	lsls	r0, r0, #12
    a5a0:	4204      	tst	r4, r0
    a5a2:	d0e1      	beq.n	a568 <__aeabi_dsub+0x558>
    a5a4:	08cb      	lsrs	r3, r1, #3
    a5a6:	4203      	tst	r3, r0
    a5a8:	d1de      	bne.n	a568 <__aeabi_dsub+0x558>
    a5aa:	08d7      	lsrs	r7, r2, #3
    a5ac:	0749      	lsls	r1, r1, #29
    a5ae:	430f      	orrs	r7, r1
    a5b0:	001c      	movs	r4, r3
    a5b2:	e7d9      	b.n	a568 <__aeabi_dsub+0x558>
    a5b4:	2100      	movs	r1, #0
    a5b6:	e771      	b.n	a49c <__aeabi_dsub+0x48c>
    a5b8:	2500      	movs	r5, #0
    a5ba:	2700      	movs	r7, #0
    a5bc:	e5e9      	b.n	a192 <__aeabi_dsub+0x182>
    a5be:	002e      	movs	r6, r5
    a5c0:	0027      	movs	r7, r4
    a5c2:	3e20      	subs	r6, #32
    a5c4:	40f7      	lsrs	r7, r6
    a5c6:	2d20      	cmp	r5, #32
    a5c8:	d02f      	beq.n	a62a <__aeabi_dsub+0x61a>
    a5ca:	2640      	movs	r6, #64	; 0x40
    a5cc:	1b75      	subs	r5, r6, r5
    a5ce:	40ac      	lsls	r4, r5
    a5d0:	4650      	mov	r0, sl
    a5d2:	4320      	orrs	r0, r4
    a5d4:	1e44      	subs	r4, r0, #1
    a5d6:	41a0      	sbcs	r0, r4
    a5d8:	2400      	movs	r4, #0
    a5da:	4338      	orrs	r0, r7
    a5dc:	e6dc      	b.n	a398 <__aeabi_dsub+0x388>
    a5de:	2480      	movs	r4, #128	; 0x80
    a5e0:	2500      	movs	r5, #0
    a5e2:	0324      	lsls	r4, r4, #12
    a5e4:	4e13      	ldr	r6, [pc, #76]	; (a634 <__aeabi_dsub+0x624>)
    a5e6:	2700      	movs	r7, #0
    a5e8:	e5d3      	b.n	a192 <__aeabi_dsub+0x182>
    a5ea:	4650      	mov	r0, sl
    a5ec:	4320      	orrs	r0, r4
    a5ee:	0007      	movs	r7, r0
    a5f0:	1e78      	subs	r0, r7, #1
    a5f2:	4187      	sbcs	r7, r0
    a5f4:	2400      	movs	r4, #0
    a5f6:	18bf      	adds	r7, r7, r2
    a5f8:	e760      	b.n	a4bc <__aeabi_dsub+0x4ac>
    a5fa:	000c      	movs	r4, r1
    a5fc:	0017      	movs	r7, r2
    a5fe:	e58d      	b.n	a11c <__aeabi_dsub+0x10c>
    a600:	000c      	movs	r4, r1
    a602:	0017      	movs	r7, r2
    a604:	4e0b      	ldr	r6, [pc, #44]	; (a634 <__aeabi_dsub+0x624>)
    a606:	e589      	b.n	a11c <__aeabi_dsub+0x10c>
    a608:	001e      	movs	r6, r3
    a60a:	0027      	movs	r7, r4
    a60c:	3e20      	subs	r6, #32
    a60e:	40f7      	lsrs	r7, r6
    a610:	2b20      	cmp	r3, #32
    a612:	d00c      	beq.n	a62e <__aeabi_dsub+0x61e>
    a614:	2640      	movs	r6, #64	; 0x40
    a616:	1af3      	subs	r3, r6, r3
    a618:	409c      	lsls	r4, r3
    a61a:	4650      	mov	r0, sl
    a61c:	4320      	orrs	r0, r4
    a61e:	1e44      	subs	r4, r0, #1
    a620:	41a0      	sbcs	r0, r4
    a622:	4307      	orrs	r7, r0
    a624:	2400      	movs	r4, #0
    a626:	18bf      	adds	r7, r7, r2
    a628:	e748      	b.n	a4bc <__aeabi_dsub+0x4ac>
    a62a:	2400      	movs	r4, #0
    a62c:	e7d0      	b.n	a5d0 <__aeabi_dsub+0x5c0>
    a62e:	2400      	movs	r4, #0
    a630:	e7f3      	b.n	a61a <__aeabi_dsub+0x60a>
    a632:	46c0      	nop			; (mov r8, r8)
    a634:	000007ff 	.word	0x000007ff
    a638:	ff7fffff 	.word	0xff7fffff

0000a63c <__aeabi_dcmpun>:
    a63c:	b570      	push	{r4, r5, r6, lr}
    a63e:	4e0e      	ldr	r6, [pc, #56]	; (a678 <__aeabi_dcmpun+0x3c>)
    a640:	030d      	lsls	r5, r1, #12
    a642:	031c      	lsls	r4, r3, #12
    a644:	0049      	lsls	r1, r1, #1
    a646:	005b      	lsls	r3, r3, #1
    a648:	0b2d      	lsrs	r5, r5, #12
    a64a:	0d49      	lsrs	r1, r1, #21
    a64c:	0b24      	lsrs	r4, r4, #12
    a64e:	0d5b      	lsrs	r3, r3, #21
    a650:	42b1      	cmp	r1, r6
    a652:	d004      	beq.n	a65e <__aeabi_dcmpun+0x22>
    a654:	4908      	ldr	r1, [pc, #32]	; (a678 <__aeabi_dcmpun+0x3c>)
    a656:	2000      	movs	r0, #0
    a658:	428b      	cmp	r3, r1
    a65a:	d008      	beq.n	a66e <__aeabi_dcmpun+0x32>
    a65c:	bd70      	pop	{r4, r5, r6, pc}
    a65e:	4305      	orrs	r5, r0
    a660:	2001      	movs	r0, #1
    a662:	2d00      	cmp	r5, #0
    a664:	d1fa      	bne.n	a65c <__aeabi_dcmpun+0x20>
    a666:	4904      	ldr	r1, [pc, #16]	; (a678 <__aeabi_dcmpun+0x3c>)
    a668:	2000      	movs	r0, #0
    a66a:	428b      	cmp	r3, r1
    a66c:	d1f6      	bne.n	a65c <__aeabi_dcmpun+0x20>
    a66e:	4314      	orrs	r4, r2
    a670:	0020      	movs	r0, r4
    a672:	1e44      	subs	r4, r0, #1
    a674:	41a0      	sbcs	r0, r4
    a676:	e7f1      	b.n	a65c <__aeabi_dcmpun+0x20>
    a678:	000007ff 	.word	0x000007ff

0000a67c <__aeabi_d2iz>:
    a67c:	b530      	push	{r4, r5, lr}
    a67e:	4d13      	ldr	r5, [pc, #76]	; (a6cc <__aeabi_d2iz+0x50>)
    a680:	030a      	lsls	r2, r1, #12
    a682:	004b      	lsls	r3, r1, #1
    a684:	0b12      	lsrs	r2, r2, #12
    a686:	0d5b      	lsrs	r3, r3, #21
    a688:	0fc9      	lsrs	r1, r1, #31
    a68a:	2400      	movs	r4, #0
    a68c:	42ab      	cmp	r3, r5
    a68e:	dd10      	ble.n	a6b2 <__aeabi_d2iz+0x36>
    a690:	4c0f      	ldr	r4, [pc, #60]	; (a6d0 <__aeabi_d2iz+0x54>)
    a692:	42a3      	cmp	r3, r4
    a694:	dc0f      	bgt.n	a6b6 <__aeabi_d2iz+0x3a>
    a696:	2480      	movs	r4, #128	; 0x80
    a698:	4d0e      	ldr	r5, [pc, #56]	; (a6d4 <__aeabi_d2iz+0x58>)
    a69a:	0364      	lsls	r4, r4, #13
    a69c:	4322      	orrs	r2, r4
    a69e:	1aed      	subs	r5, r5, r3
    a6a0:	2d1f      	cmp	r5, #31
    a6a2:	dd0b      	ble.n	a6bc <__aeabi_d2iz+0x40>
    a6a4:	480c      	ldr	r0, [pc, #48]	; (a6d8 <__aeabi_d2iz+0x5c>)
    a6a6:	1ac3      	subs	r3, r0, r3
    a6a8:	40da      	lsrs	r2, r3
    a6aa:	4254      	negs	r4, r2
    a6ac:	2900      	cmp	r1, #0
    a6ae:	d100      	bne.n	a6b2 <__aeabi_d2iz+0x36>
    a6b0:	0014      	movs	r4, r2
    a6b2:	0020      	movs	r0, r4
    a6b4:	bd30      	pop	{r4, r5, pc}
    a6b6:	4b09      	ldr	r3, [pc, #36]	; (a6dc <__aeabi_d2iz+0x60>)
    a6b8:	18cc      	adds	r4, r1, r3
    a6ba:	e7fa      	b.n	a6b2 <__aeabi_d2iz+0x36>
    a6bc:	4c08      	ldr	r4, [pc, #32]	; (a6e0 <__aeabi_d2iz+0x64>)
    a6be:	40e8      	lsrs	r0, r5
    a6c0:	46a4      	mov	ip, r4
    a6c2:	4463      	add	r3, ip
    a6c4:	409a      	lsls	r2, r3
    a6c6:	4302      	orrs	r2, r0
    a6c8:	e7ef      	b.n	a6aa <__aeabi_d2iz+0x2e>
    a6ca:	46c0      	nop			; (mov r8, r8)
    a6cc:	000003fe 	.word	0x000003fe
    a6d0:	0000041d 	.word	0x0000041d
    a6d4:	00000433 	.word	0x00000433
    a6d8:	00000413 	.word	0x00000413
    a6dc:	7fffffff 	.word	0x7fffffff
    a6e0:	fffffbed 	.word	0xfffffbed

0000a6e4 <__aeabi_i2d>:
    a6e4:	b570      	push	{r4, r5, r6, lr}
    a6e6:	2800      	cmp	r0, #0
    a6e8:	d030      	beq.n	a74c <__aeabi_i2d+0x68>
    a6ea:	17c3      	asrs	r3, r0, #31
    a6ec:	18c4      	adds	r4, r0, r3
    a6ee:	405c      	eors	r4, r3
    a6f0:	0fc5      	lsrs	r5, r0, #31
    a6f2:	0020      	movs	r0, r4
    a6f4:	f000 f94c 	bl	a990 <__clzsi2>
    a6f8:	4b17      	ldr	r3, [pc, #92]	; (a758 <__aeabi_i2d+0x74>)
    a6fa:	4a18      	ldr	r2, [pc, #96]	; (a75c <__aeabi_i2d+0x78>)
    a6fc:	1a1b      	subs	r3, r3, r0
    a6fe:	1ad2      	subs	r2, r2, r3
    a700:	2a1f      	cmp	r2, #31
    a702:	dd18      	ble.n	a736 <__aeabi_i2d+0x52>
    a704:	4a16      	ldr	r2, [pc, #88]	; (a760 <__aeabi_i2d+0x7c>)
    a706:	1ad2      	subs	r2, r2, r3
    a708:	4094      	lsls	r4, r2
    a70a:	2200      	movs	r2, #0
    a70c:	0324      	lsls	r4, r4, #12
    a70e:	055b      	lsls	r3, r3, #21
    a710:	0b24      	lsrs	r4, r4, #12
    a712:	0d5b      	lsrs	r3, r3, #21
    a714:	2100      	movs	r1, #0
    a716:	0010      	movs	r0, r2
    a718:	0324      	lsls	r4, r4, #12
    a71a:	0d0a      	lsrs	r2, r1, #20
    a71c:	0b24      	lsrs	r4, r4, #12
    a71e:	0512      	lsls	r2, r2, #20
    a720:	4322      	orrs	r2, r4
    a722:	4c10      	ldr	r4, [pc, #64]	; (a764 <__aeabi_i2d+0x80>)
    a724:	051b      	lsls	r3, r3, #20
    a726:	4022      	ands	r2, r4
    a728:	4313      	orrs	r3, r2
    a72a:	005b      	lsls	r3, r3, #1
    a72c:	07ed      	lsls	r5, r5, #31
    a72e:	085b      	lsrs	r3, r3, #1
    a730:	432b      	orrs	r3, r5
    a732:	0019      	movs	r1, r3
    a734:	bd70      	pop	{r4, r5, r6, pc}
    a736:	0021      	movs	r1, r4
    a738:	4091      	lsls	r1, r2
    a73a:	000a      	movs	r2, r1
    a73c:	210b      	movs	r1, #11
    a73e:	1a08      	subs	r0, r1, r0
    a740:	40c4      	lsrs	r4, r0
    a742:	055b      	lsls	r3, r3, #21
    a744:	0324      	lsls	r4, r4, #12
    a746:	0b24      	lsrs	r4, r4, #12
    a748:	0d5b      	lsrs	r3, r3, #21
    a74a:	e7e3      	b.n	a714 <__aeabi_i2d+0x30>
    a74c:	2500      	movs	r5, #0
    a74e:	2300      	movs	r3, #0
    a750:	2400      	movs	r4, #0
    a752:	2200      	movs	r2, #0
    a754:	e7de      	b.n	a714 <__aeabi_i2d+0x30>
    a756:	46c0      	nop			; (mov r8, r8)
    a758:	0000041e 	.word	0x0000041e
    a75c:	00000433 	.word	0x00000433
    a760:	00000413 	.word	0x00000413
    a764:	800fffff 	.word	0x800fffff

0000a768 <__aeabi_ui2d>:
    a768:	b510      	push	{r4, lr}
    a76a:	1e04      	subs	r4, r0, #0
    a76c:	d028      	beq.n	a7c0 <__aeabi_ui2d+0x58>
    a76e:	f000 f90f 	bl	a990 <__clzsi2>
    a772:	4b15      	ldr	r3, [pc, #84]	; (a7c8 <__aeabi_ui2d+0x60>)
    a774:	4a15      	ldr	r2, [pc, #84]	; (a7cc <__aeabi_ui2d+0x64>)
    a776:	1a1b      	subs	r3, r3, r0
    a778:	1ad2      	subs	r2, r2, r3
    a77a:	2a1f      	cmp	r2, #31
    a77c:	dd15      	ble.n	a7aa <__aeabi_ui2d+0x42>
    a77e:	4a14      	ldr	r2, [pc, #80]	; (a7d0 <__aeabi_ui2d+0x68>)
    a780:	1ad2      	subs	r2, r2, r3
    a782:	4094      	lsls	r4, r2
    a784:	2200      	movs	r2, #0
    a786:	0324      	lsls	r4, r4, #12
    a788:	055b      	lsls	r3, r3, #21
    a78a:	0b24      	lsrs	r4, r4, #12
    a78c:	0d5b      	lsrs	r3, r3, #21
    a78e:	2100      	movs	r1, #0
    a790:	0010      	movs	r0, r2
    a792:	0324      	lsls	r4, r4, #12
    a794:	0d0a      	lsrs	r2, r1, #20
    a796:	0b24      	lsrs	r4, r4, #12
    a798:	0512      	lsls	r2, r2, #20
    a79a:	4322      	orrs	r2, r4
    a79c:	4c0d      	ldr	r4, [pc, #52]	; (a7d4 <__aeabi_ui2d+0x6c>)
    a79e:	051b      	lsls	r3, r3, #20
    a7a0:	4022      	ands	r2, r4
    a7a2:	4313      	orrs	r3, r2
    a7a4:	005b      	lsls	r3, r3, #1
    a7a6:	0859      	lsrs	r1, r3, #1
    a7a8:	bd10      	pop	{r4, pc}
    a7aa:	0021      	movs	r1, r4
    a7ac:	4091      	lsls	r1, r2
    a7ae:	000a      	movs	r2, r1
    a7b0:	210b      	movs	r1, #11
    a7b2:	1a08      	subs	r0, r1, r0
    a7b4:	40c4      	lsrs	r4, r0
    a7b6:	055b      	lsls	r3, r3, #21
    a7b8:	0324      	lsls	r4, r4, #12
    a7ba:	0b24      	lsrs	r4, r4, #12
    a7bc:	0d5b      	lsrs	r3, r3, #21
    a7be:	e7e6      	b.n	a78e <__aeabi_ui2d+0x26>
    a7c0:	2300      	movs	r3, #0
    a7c2:	2400      	movs	r4, #0
    a7c4:	2200      	movs	r2, #0
    a7c6:	e7e2      	b.n	a78e <__aeabi_ui2d+0x26>
    a7c8:	0000041e 	.word	0x0000041e
    a7cc:	00000433 	.word	0x00000433
    a7d0:	00000413 	.word	0x00000413
    a7d4:	800fffff 	.word	0x800fffff

0000a7d8 <__aeabi_f2d>:
    a7d8:	0041      	lsls	r1, r0, #1
    a7da:	0e09      	lsrs	r1, r1, #24
    a7dc:	1c4b      	adds	r3, r1, #1
    a7de:	b570      	push	{r4, r5, r6, lr}
    a7e0:	b2db      	uxtb	r3, r3
    a7e2:	0246      	lsls	r6, r0, #9
    a7e4:	0a75      	lsrs	r5, r6, #9
    a7e6:	0fc4      	lsrs	r4, r0, #31
    a7e8:	2b01      	cmp	r3, #1
    a7ea:	dd14      	ble.n	a816 <__aeabi_f2d+0x3e>
    a7ec:	23e0      	movs	r3, #224	; 0xe0
    a7ee:	009b      	lsls	r3, r3, #2
    a7f0:	076d      	lsls	r5, r5, #29
    a7f2:	0b36      	lsrs	r6, r6, #12
    a7f4:	18cb      	adds	r3, r1, r3
    a7f6:	2100      	movs	r1, #0
    a7f8:	0d0a      	lsrs	r2, r1, #20
    a7fa:	0028      	movs	r0, r5
    a7fc:	0512      	lsls	r2, r2, #20
    a7fe:	4d1c      	ldr	r5, [pc, #112]	; (a870 <__aeabi_f2d+0x98>)
    a800:	4332      	orrs	r2, r6
    a802:	055b      	lsls	r3, r3, #21
    a804:	402a      	ands	r2, r5
    a806:	085b      	lsrs	r3, r3, #1
    a808:	4313      	orrs	r3, r2
    a80a:	005b      	lsls	r3, r3, #1
    a80c:	07e4      	lsls	r4, r4, #31
    a80e:	085b      	lsrs	r3, r3, #1
    a810:	4323      	orrs	r3, r4
    a812:	0019      	movs	r1, r3
    a814:	bd70      	pop	{r4, r5, r6, pc}
    a816:	2900      	cmp	r1, #0
    a818:	d114      	bne.n	a844 <__aeabi_f2d+0x6c>
    a81a:	2d00      	cmp	r5, #0
    a81c:	d01e      	beq.n	a85c <__aeabi_f2d+0x84>
    a81e:	0028      	movs	r0, r5
    a820:	f000 f8b6 	bl	a990 <__clzsi2>
    a824:	280a      	cmp	r0, #10
    a826:	dc1c      	bgt.n	a862 <__aeabi_f2d+0x8a>
    a828:	230b      	movs	r3, #11
    a82a:	002a      	movs	r2, r5
    a82c:	1a1b      	subs	r3, r3, r0
    a82e:	40da      	lsrs	r2, r3
    a830:	0003      	movs	r3, r0
    a832:	3315      	adds	r3, #21
    a834:	409d      	lsls	r5, r3
    a836:	4b0f      	ldr	r3, [pc, #60]	; (a874 <__aeabi_f2d+0x9c>)
    a838:	0312      	lsls	r2, r2, #12
    a83a:	1a1b      	subs	r3, r3, r0
    a83c:	055b      	lsls	r3, r3, #21
    a83e:	0b16      	lsrs	r6, r2, #12
    a840:	0d5b      	lsrs	r3, r3, #21
    a842:	e7d8      	b.n	a7f6 <__aeabi_f2d+0x1e>
    a844:	2d00      	cmp	r5, #0
    a846:	d006      	beq.n	a856 <__aeabi_f2d+0x7e>
    a848:	0b32      	lsrs	r2, r6, #12
    a84a:	2680      	movs	r6, #128	; 0x80
    a84c:	0336      	lsls	r6, r6, #12
    a84e:	076d      	lsls	r5, r5, #29
    a850:	4316      	orrs	r6, r2
    a852:	4b09      	ldr	r3, [pc, #36]	; (a878 <__aeabi_f2d+0xa0>)
    a854:	e7cf      	b.n	a7f6 <__aeabi_f2d+0x1e>
    a856:	4b08      	ldr	r3, [pc, #32]	; (a878 <__aeabi_f2d+0xa0>)
    a858:	2600      	movs	r6, #0
    a85a:	e7cc      	b.n	a7f6 <__aeabi_f2d+0x1e>
    a85c:	2300      	movs	r3, #0
    a85e:	2600      	movs	r6, #0
    a860:	e7c9      	b.n	a7f6 <__aeabi_f2d+0x1e>
    a862:	0003      	movs	r3, r0
    a864:	002a      	movs	r2, r5
    a866:	3b0b      	subs	r3, #11
    a868:	409a      	lsls	r2, r3
    a86a:	2500      	movs	r5, #0
    a86c:	e7e3      	b.n	a836 <__aeabi_f2d+0x5e>
    a86e:	46c0      	nop			; (mov r8, r8)
    a870:	800fffff 	.word	0x800fffff
    a874:	00000389 	.word	0x00000389
    a878:	000007ff 	.word	0x000007ff

0000a87c <__aeabi_d2f>:
    a87c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a87e:	004c      	lsls	r4, r1, #1
    a880:	0d64      	lsrs	r4, r4, #21
    a882:	030b      	lsls	r3, r1, #12
    a884:	1c62      	adds	r2, r4, #1
    a886:	0f45      	lsrs	r5, r0, #29
    a888:	0a5b      	lsrs	r3, r3, #9
    a88a:	0552      	lsls	r2, r2, #21
    a88c:	432b      	orrs	r3, r5
    a88e:	0fc9      	lsrs	r1, r1, #31
    a890:	00c5      	lsls	r5, r0, #3
    a892:	0d52      	lsrs	r2, r2, #21
    a894:	2a01      	cmp	r2, #1
    a896:	dd28      	ble.n	a8ea <__aeabi_d2f+0x6e>
    a898:	4a3a      	ldr	r2, [pc, #232]	; (a984 <__aeabi_d2f+0x108>)
    a89a:	18a6      	adds	r6, r4, r2
    a89c:	2efe      	cmp	r6, #254	; 0xfe
    a89e:	dc1b      	bgt.n	a8d8 <__aeabi_d2f+0x5c>
    a8a0:	2e00      	cmp	r6, #0
    a8a2:	dd3e      	ble.n	a922 <__aeabi_d2f+0xa6>
    a8a4:	0180      	lsls	r0, r0, #6
    a8a6:	0002      	movs	r2, r0
    a8a8:	1e50      	subs	r0, r2, #1
    a8aa:	4182      	sbcs	r2, r0
    a8ac:	0f6d      	lsrs	r5, r5, #29
    a8ae:	432a      	orrs	r2, r5
    a8b0:	00db      	lsls	r3, r3, #3
    a8b2:	4313      	orrs	r3, r2
    a8b4:	075a      	lsls	r2, r3, #29
    a8b6:	d004      	beq.n	a8c2 <__aeabi_d2f+0x46>
    a8b8:	220f      	movs	r2, #15
    a8ba:	401a      	ands	r2, r3
    a8bc:	2a04      	cmp	r2, #4
    a8be:	d000      	beq.n	a8c2 <__aeabi_d2f+0x46>
    a8c0:	3304      	adds	r3, #4
    a8c2:	2280      	movs	r2, #128	; 0x80
    a8c4:	04d2      	lsls	r2, r2, #19
    a8c6:	401a      	ands	r2, r3
    a8c8:	d05a      	beq.n	a980 <__aeabi_d2f+0x104>
    a8ca:	3601      	adds	r6, #1
    a8cc:	2eff      	cmp	r6, #255	; 0xff
    a8ce:	d003      	beq.n	a8d8 <__aeabi_d2f+0x5c>
    a8d0:	019b      	lsls	r3, r3, #6
    a8d2:	0a5b      	lsrs	r3, r3, #9
    a8d4:	b2f4      	uxtb	r4, r6
    a8d6:	e001      	b.n	a8dc <__aeabi_d2f+0x60>
    a8d8:	24ff      	movs	r4, #255	; 0xff
    a8da:	2300      	movs	r3, #0
    a8dc:	0258      	lsls	r0, r3, #9
    a8de:	05e4      	lsls	r4, r4, #23
    a8e0:	0a40      	lsrs	r0, r0, #9
    a8e2:	07c9      	lsls	r1, r1, #31
    a8e4:	4320      	orrs	r0, r4
    a8e6:	4308      	orrs	r0, r1
    a8e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a8ea:	2c00      	cmp	r4, #0
    a8ec:	d007      	beq.n	a8fe <__aeabi_d2f+0x82>
    a8ee:	431d      	orrs	r5, r3
    a8f0:	d0f2      	beq.n	a8d8 <__aeabi_d2f+0x5c>
    a8f2:	2080      	movs	r0, #128	; 0x80
    a8f4:	00db      	lsls	r3, r3, #3
    a8f6:	0480      	lsls	r0, r0, #18
    a8f8:	4303      	orrs	r3, r0
    a8fa:	26ff      	movs	r6, #255	; 0xff
    a8fc:	e7da      	b.n	a8b4 <__aeabi_d2f+0x38>
    a8fe:	432b      	orrs	r3, r5
    a900:	d003      	beq.n	a90a <__aeabi_d2f+0x8e>
    a902:	2305      	movs	r3, #5
    a904:	08db      	lsrs	r3, r3, #3
    a906:	2cff      	cmp	r4, #255	; 0xff
    a908:	d003      	beq.n	a912 <__aeabi_d2f+0x96>
    a90a:	025b      	lsls	r3, r3, #9
    a90c:	0a5b      	lsrs	r3, r3, #9
    a90e:	b2e4      	uxtb	r4, r4
    a910:	e7e4      	b.n	a8dc <__aeabi_d2f+0x60>
    a912:	2b00      	cmp	r3, #0
    a914:	d032      	beq.n	a97c <__aeabi_d2f+0x100>
    a916:	2080      	movs	r0, #128	; 0x80
    a918:	03c0      	lsls	r0, r0, #15
    a91a:	4303      	orrs	r3, r0
    a91c:	025b      	lsls	r3, r3, #9
    a91e:	0a5b      	lsrs	r3, r3, #9
    a920:	e7dc      	b.n	a8dc <__aeabi_d2f+0x60>
    a922:	0032      	movs	r2, r6
    a924:	3217      	adds	r2, #23
    a926:	db14      	blt.n	a952 <__aeabi_d2f+0xd6>
    a928:	2280      	movs	r2, #128	; 0x80
    a92a:	271e      	movs	r7, #30
    a92c:	0412      	lsls	r2, r2, #16
    a92e:	4313      	orrs	r3, r2
    a930:	1bbf      	subs	r7, r7, r6
    a932:	2f1f      	cmp	r7, #31
    a934:	dc0f      	bgt.n	a956 <__aeabi_d2f+0xda>
    a936:	4a14      	ldr	r2, [pc, #80]	; (a988 <__aeabi_d2f+0x10c>)
    a938:	4694      	mov	ip, r2
    a93a:	4464      	add	r4, ip
    a93c:	002a      	movs	r2, r5
    a93e:	40a5      	lsls	r5, r4
    a940:	002e      	movs	r6, r5
    a942:	40a3      	lsls	r3, r4
    a944:	1e75      	subs	r5, r6, #1
    a946:	41ae      	sbcs	r6, r5
    a948:	40fa      	lsrs	r2, r7
    a94a:	4333      	orrs	r3, r6
    a94c:	4313      	orrs	r3, r2
    a94e:	2600      	movs	r6, #0
    a950:	e7b0      	b.n	a8b4 <__aeabi_d2f+0x38>
    a952:	2400      	movs	r4, #0
    a954:	e7d5      	b.n	a902 <__aeabi_d2f+0x86>
    a956:	2202      	movs	r2, #2
    a958:	4252      	negs	r2, r2
    a95a:	1b96      	subs	r6, r2, r6
    a95c:	001a      	movs	r2, r3
    a95e:	40f2      	lsrs	r2, r6
    a960:	2f20      	cmp	r7, #32
    a962:	d009      	beq.n	a978 <__aeabi_d2f+0xfc>
    a964:	4809      	ldr	r0, [pc, #36]	; (a98c <__aeabi_d2f+0x110>)
    a966:	4684      	mov	ip, r0
    a968:	4464      	add	r4, ip
    a96a:	40a3      	lsls	r3, r4
    a96c:	432b      	orrs	r3, r5
    a96e:	1e5d      	subs	r5, r3, #1
    a970:	41ab      	sbcs	r3, r5
    a972:	2600      	movs	r6, #0
    a974:	4313      	orrs	r3, r2
    a976:	e79d      	b.n	a8b4 <__aeabi_d2f+0x38>
    a978:	2300      	movs	r3, #0
    a97a:	e7f7      	b.n	a96c <__aeabi_d2f+0xf0>
    a97c:	2300      	movs	r3, #0
    a97e:	e7ad      	b.n	a8dc <__aeabi_d2f+0x60>
    a980:	0034      	movs	r4, r6
    a982:	e7bf      	b.n	a904 <__aeabi_d2f+0x88>
    a984:	fffffc80 	.word	0xfffffc80
    a988:	fffffc82 	.word	0xfffffc82
    a98c:	fffffca2 	.word	0xfffffca2

0000a990 <__clzsi2>:
    a990:	211c      	movs	r1, #28
    a992:	2301      	movs	r3, #1
    a994:	041b      	lsls	r3, r3, #16
    a996:	4298      	cmp	r0, r3
    a998:	d301      	bcc.n	a99e <__clzsi2+0xe>
    a99a:	0c00      	lsrs	r0, r0, #16
    a99c:	3910      	subs	r1, #16
    a99e:	0a1b      	lsrs	r3, r3, #8
    a9a0:	4298      	cmp	r0, r3
    a9a2:	d301      	bcc.n	a9a8 <__clzsi2+0x18>
    a9a4:	0a00      	lsrs	r0, r0, #8
    a9a6:	3908      	subs	r1, #8
    a9a8:	091b      	lsrs	r3, r3, #4
    a9aa:	4298      	cmp	r0, r3
    a9ac:	d301      	bcc.n	a9b2 <__clzsi2+0x22>
    a9ae:	0900      	lsrs	r0, r0, #4
    a9b0:	3904      	subs	r1, #4
    a9b2:	a202      	add	r2, pc, #8	; (adr r2, a9bc <__clzsi2+0x2c>)
    a9b4:	5c10      	ldrb	r0, [r2, r0]
    a9b6:	1840      	adds	r0, r0, r1
    a9b8:	4770      	bx	lr
    a9ba:	46c0      	nop			; (mov r8, r8)
    a9bc:	02020304 	.word	0x02020304
    a9c0:	01010101 	.word	0x01010101
	...
    a9cc:	0000023e 	.word	0x0000023e
    a9d0:	0000024c 	.word	0x0000024c
    a9d4:	0000025a 	.word	0x0000025a
    a9d8:	00000276 	.word	0x00000276
    a9dc:	00000268 	.word	0x00000268
    a9e0:	41525453 	.word	0x41525453
    a9e4:	00000000 	.word	0x00000000
    a9e8:	5446454c 	.word	0x5446454c
    a9ec:	00000000 	.word	0x00000000
    a9f0:	48474952 	.word	0x48474952
    a9f4:	00000000 	.word	0x00000000
    a9f8:	4b434142 	.word	0x4b434142
    a9fc:	00000000 	.word	0x00000000
    aa00:	0000776d 	.word	0x0000776d
    aa04:	00000000 	.word	0x00000000
    aa08:	0000616d 	.word	0x0000616d
    aa0c:	0000000a 	.word	0x0000000a
    aa10:	0000646d 	.word	0x0000646d
    aa14:	0000000a 	.word	0x0000000a
    aa18:	0000736d 	.word	0x0000736d
    aa1c:	0000000a 	.word	0x0000000a
    aa20:	0000206d 	.word	0x0000206d
    aa24:	00000000 	.word	0x00000000
    aa28:	4b43414e 	.word	0x4b43414e
    aa2c:	00000000 	.word	0x00000000
    aa30:	4b4f4e4c 	.word	0x4b4f4e4c
    aa34:	00000000 	.word	0x00000000
    aa38:	4b4f444d 	.word	0x4b4f444d
    aa3c:	00000000 	.word	0x00000000
    aa40:	25206425 	.word	0x25206425
    aa44:	00000a64 	.word	0x00000a64
    aa48:	00643225 	.word	0x00643225
    aa4c:	57415244 	.word	0x57415244
    aa50:	444f4d20 	.word	0x444f4d20
    aa54:	00000045 	.word	0x00000045
    aa58:	455a414d 	.word	0x455a414d
    aa5c:	444f4d20 	.word	0x444f4d20
    aa60:	00000045 	.word	0x00000045
    aa64:	322e3525 	.word	0x322e3525
    aa68:	25202c66 	.word	0x25202c66
    aa6c:	66322e35 	.word	0x66322e35
    aa70:	3525202c 	.word	0x3525202c
    aa74:	0a66322e 	.word	0x0a66322e
    aa78:	00000000 	.word	0x00000000

0000aa7c <_tcc_intflag>:
    aa7c:	00000001 00000002 00000004 00000008     ................
    aa8c:	00001000 00002000 00004000 00008000     ..... ...@......
    aa9c:	00010000 00020000 00040000 00080000     ................
    aaac:	0000776d 00000000 0000206d 00000000     mw......m ......

0000aabc <tc_interrupt_vectors.12756>:
    aabc:	00141312 42000800 42000c00 42001000     .......B...B...B
    aacc:	42001400 42001800 42001c00 00001f3a     ...B...B...B:...
    aadc:	00001f36 00001f36 00001f98 00001f98     6...6...........
    aaec:	00001f4e 00001f40 00001f54 00001f86     N...@...T.......
    aafc:	000021d4 000021b4 000021b4 00002240     .!...!...!..@"..
    ab0c:	000021c6 000021e2 000021b8 000021f0     .!...!...!...!..
    ab1c:	00002230 42002c00 42003000 42003400     0"...,.B.0.B.4.B
    ab2c:	00003542 000036fa 0000371c 000038f0     B5...6...7...8..
    ab3c:	000038f8 00003e3e 00003e46 00003e5e     .8..>>..F>..^>..
    ab4c:	00003e7e 00003e46 00003ea0 00003e46     ~>..F>...>..F>..
    ab5c:	00003ee4                                .>..

0000ab60 <tc_interrupt_vectors.11884>:
    ab60:	00141312 6e6f7266 6f6e2074 73206564     ....front node s
    ab70:	70757465 6d6f6320 74656c70 00000065     etup complete...

0000ab80 <_global_impure_ptr>:
    ab80:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    ab90:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    aba0:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    abb0:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    abc0:	4e614e00 00000000                       .NaN....

0000abc8 <__sf_fake_stderr>:
	...

0000abe8 <__sf_fake_stdin>:
	...

0000ac08 <__sf_fake_stdout>:
	...

0000ac28 <__mprec_bigtens>:
    ac28:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    ac38:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    ac48:	7f73bf3c 75154fdd                       <.s..O.u

0000ac50 <__mprec_tens>:
    ac50:	00000000 3ff00000 00000000 40240000     .......?......$@
    ac60:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ac70:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ac80:	00000000 412e8480 00000000 416312d0     .......A......cA
    ac90:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    aca0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    acb0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    acc0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    acd0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ace0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    acf0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ad00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ad10:	79d99db4 44ea7843                       ...yCx.D

0000ad18 <p05.6052>:
    ad18:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    ad28:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    ad38:	5849534f 00002e00                                OSIX...

0000ad3f <_ctype_>:
    ad3f:	20202000 20202020 28282020 20282828     .         ((((( 
    ad4f:	20202020 20202020 20202020 20202020                     
    ad5f:	10108820 10101010 10101010 10101010      ...............
    ad6f:	04040410 04040404 10040404 10101010     ................
    ad7f:	41411010 41414141 01010101 01010101     ..AAAAAA........
    ad8f:	01010101 01010101 01010101 10101010     ................
    ad9f:	42421010 42424242 02020202 02020202     ..BBBBBB........
    adaf:	02020202 02020202 02020202 10101010     ................
    adbf:	00000020 00000000 00000000 00000000      ...............
	...
    ae3f:	00875400 00872400 00873600 00867800     .T...$...6...x..
    ae4f:	00873600 00871a00 00873600 00867800     .6.......6...x..
    ae5f:	00872400 00872400 00871a00 00867800     .$...$.......x..
    ae6f:	00868000 00868000 00868000 00873c00     .............<..
    ae7f:	00872400 00872400 0086f800 0087dc00     .$...$..........
    ae8f:	0086f800 00871a00 0086f800 0087dc00     ................
    ae9f:	00872400 00872400 00871a00 0087dc00     .$...$..........
    aeaf:	00868000 00868000 00868000 0087e600     ................
    aebf:	008ad400 008a2400 008a2400 008a2200     .....$...$..."..
    aecf:	008ac600 008ac600 008abc00 008a2200     ............."..
    aedf:	008ac600 008abc00 008ac600 008a2200     ............."..
    aeef:	008acc00 008acc00 008acc00 008b5c00     .............\..
    aeff:	0094a000 00948200 00943c00 00935a00     .........<...Z..
    af0f:	00943c00 00947400 00943c00 00935a00     .<...t...<...Z..
    af1f:	00948200 00948200 00947400 00935a00     .........t...Z..
    af2f:	00935200 00935200 00935200 0096b800     .R...R...R......
    af3f:	009d0000 009bc000 009bc000 009bbc00     ................
    af4f:	009cd800 009cd800 009cca00 009bbc00     ................
    af5f:	009cd800 009cca00 009cd800 009bbc00     ................
    af6f:	009ce000 009ce000 009ce000 009ee400     ................
	...

0000af80 <_init>:
    af80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af82:	46c0      	nop			; (mov r8, r8)
    af84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af86:	bc08      	pop	{r3}
    af88:	469e      	mov	lr, r3
    af8a:	4770      	bx	lr

0000af8c <__init_array_start>:
    af8c:	000000dd 	.word	0x000000dd

0000af90 <_fini>:
    af90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af92:	46c0      	nop			; (mov r8, r8)
    af94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af96:	bc08      	pop	{r3}
    af98:	469e      	mov	lr, r3
    af9a:	4770      	bx	lr

0000af9c <__fini_array_start>:
    af9c:	000000b5 	.word	0x000000b5
