# Single-Port-RAM-RTL
A Verilog-based RTL implementation of a Single-Port RAM module. The design is structured, synthesizable, and ready for FPGA/ASIC integration. Suitable for beginners and intermediate digital designers working on memory modules.
