VERSION 11 1 2
SYM_BEGIN 11
10 14
sv_stop_server
2 15
sv_receive_data
1 146
D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket_python/tb/uvmf/project_benches/decoder/../../../dpi/server_pkg.sv
3 8
json_str
8 15
sv_start_server
5 12
max_attempts
7 18
sv_send_large_data
6 12
sv_send_data
0 12
sv_handshake
9 4
port
4 21
sv_receive_large_data
SYM_END
TYPEDEF_BEGIN 0
TYPEDEF_END 
TF_BEGIN 7
0 83 
0 -1 -1 4 0 1 0 0x0 1 0 12 0 8589934591 4 278571 32 0 31 4294967327 0 32 0x1 1 1 5  
2 96 
2 -1 -1 4 1 1 0 0x0 0 0x1 0 3 0x0 1 0 52 16 4294967297 8 17413 0 0 0 8589934591 0 0 0x1 1 1 1 9  
4 147 
4 -1 -1 4 1 1 0 0x0 1 0 52 16 4294967297 8 17413 0 0 0 8589934591 0 0 0x1 0 5 0x0 1 0 12 0 8589934591 4 278571 32 0 31 4294967327 0 32 0x1 1 1 1 7  
6 96 
6 -1 -1 4 1 1 0 0x0 0 0x1 0 3 0x0 1 0 52 16 4294967297 8 17413 0 0 0 8589934591 0 0 0x1 1 1 1 8  
7 96 
7 -1 -1 4 1 1 0 0x0 0 0x1 0 3 0x0 1 0 52 16 4294967297 8 17413 0 0 0 8589934591 0 0 0x1 1 1 1 6  
8 99 
8 -1 -1 4 1 1 0 0x0 0 0x1 0 9 0x0 1 0 12 0 8589934591 4 278571 32 0 31 4294967327 0 32 0x1 1 1 1 3  
10 33 
10 -1 -1 4 0 1 0 0x0 0 0x1 1 1 4  
TF_END 
