<HTML>
  <HEAD> <title>interconnect_ip_qor.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_qor.html</CENTER></H1>
<PRE>
RPT_INFO:Time Scale 1000

RPT_INFO:Time Units ps

 
****************************************
<A NAME="interconnect_ip_131"></A>Report : qor
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

</PRE><PRE>

</PRE><PRE>
<A NAME="interconnect_ip_265"></A>  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:       1439.37
  Critical Path Slack:        1560.63
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_716"></A>  Timing Path Group 'HCLK_hclk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:       5560.45
  Critical Path Slack:         257.27
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_1167"></A>  Timing Path Group 'PCLK_pclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:       1801.64
  Critical Path Slack:          14.92
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_1614"></A>  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:       1811.47
  Critical Path Slack:          43.89
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2062"></A>  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:        224.51
  Critical Path Slack:         375.49
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2516"></A>  Timing Path Group 'i_i2c_ic_clk'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:       5769.80
  Critical Path Slack:           0.13
  Critical Path Clk Period:   6000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>
<A NAME="interconnect_ip_2971"></A>  Timing Path Group 'i_ssi_ssi_clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:       1955.24
  Critical Path Slack:        -140.71
  Critical Path Clk Period:  40000.00
  Total Negative Slack:      -3424.57
  No. of Violating Paths:       52.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        345
  Leaf Cell Count:              10560
  Buf/Inv Cell Count:            1264
  Buf Cell Count:                  16
  Inv Cell Count:                1248
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8877
  Sequential Cell Count:         1683
  Macro Count:                      0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Area
  -----------------------------------
  Combinational Area:   399937.125732
  Noncombinational Area: 370116.508148
  Buf/Inv Area:          35497.197517
  Total Buffer Area:           762.39
  Total Inverter Area:       34734.81
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            770053.633881
  Design Area:          770053.633881

</PRE><PRE>

</PRE><PRE>
  Design Rules
  -----------------------------------
  Total Number of Nets:         10849
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

</PRE><PRE>

</PRE><PRE>
  Hostname: linuxlab003.seas.wustl.edu

</PRE><PRE>
  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    7.94
  Logic Optimization:                 24.39
  Mapping Optimization:               29.17
  -----------------------------------------
  Overall Compile Time:               84.22
  Overall Compile Wall Clock Time:    86.53

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>
  Design  WNS: 140.71  TNS: 3424.57  Number of Violating Paths: 52

</PRE><PRE>

</PRE><PRE>
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

</PRE><PRE>
  --------------------------------------------------------------------

</PRE><PRE>

</PRE><PRE>
1
tot_cpu_time = 84.216042
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
