// Seed: 3199086959
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wor   id_3,
    output wand  id_4,
    input  uwire id_5,
    output wire  id_6,
    output logic id_7,
    output wor   id_8,
    input  wire  id_9,
    output tri0  id_10
    , id_13,
    input  wand  id_11
);
  always @(1 or 1) begin : LABEL_0
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
