GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/shifter.v'
Analyzing Verilog file '/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/top.v'
Compiling module 'top'("/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/top.v":1)
Extracting RAM for identifier 'digits'("/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/top.v":63)
Compiling module 'shifter'("/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/shifter.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/shifter.v":38)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/impl/gwsynthesis/Lab5.vg" completed
[100%] Generate report file "/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/impl/gwsynthesis/Lab5_syn.rpt.html" completed
GowinSynthesis finish
