module AND_XOR(A3,A2,A1,A0,B3,B2,B1,B0,R3,R2,R1,R0,Op);
	input A3,A2,A1,A0,B3,B2,B1,B0,Op;
	output R3,R2,R1,R0;
	always @ (Op) begin
	case (Op) begin
		1'b0: begin and(R0,A0,B0); and(R1,A1,B1); and(R2,A2,B2); and(R3,A3,B3); end
	end
	end
endmodule
