
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017542                       # Number of seconds simulated
sim_ticks                                 17541750000                       # Number of ticks simulated
final_tick                                17541750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150712                       # Simulator instruction rate (inst/s)
host_op_rate                                   153809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22627432                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742620                       # Number of bytes of host memory used
host_seconds                                   775.24                       # Real time elapsed on the host
sim_insts                                   116838743                       # Number of instructions simulated
sim_ops                                     119239251                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            18368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            24960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             5120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            67072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst              832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            68480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           140224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             2176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           131328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           127744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             3456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           105536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data            37120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               766720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst          832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           45888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        12992                       # Number of bytes written to this memory
system.physmem.bytes_written::total             12992                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               353                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               287                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                37                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               390                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                80                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1048                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                13                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1070                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              2191                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                34                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              2052                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                20                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              1996                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                54                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1649                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                73                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data               580                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11980                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             203                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  203                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1287899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1047102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              134992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1422891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              291875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             3823564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               47430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             3903829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              193367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             7993729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              124047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             7486596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               72969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             7282284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              197016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             6016275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst              266336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data             2116094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43708296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1287899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         134992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         291875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          47430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         193367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         124047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          72969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         197016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst         266336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2615931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            740633                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 740633                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            740633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1287899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1047102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             134992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1422891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             291875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            3823564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              47430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            3903829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             193367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            7993729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             124047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            7486596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              72969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            7282284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             197016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            6016275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst             266336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data            2116094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44448929                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8759193                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8757915                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              790                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8756754                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8756307                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.994895                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    474                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              144414                       # Number of system calls
system.cpu0.numCycles                        17541751                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      43797508                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8759193                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8756781                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17523548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1721                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2550                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  282                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          17533526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498238                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504593                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13238      0.08%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     767      0.00%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8756407     49.94%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8763114     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            17533526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499334                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496758                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    8414                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5423                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17518377                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  653                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   659                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 489                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  217                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              43799519                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  479                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   659                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    9137                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    639                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2424                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17518212                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2455                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              43798406                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           43800225                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            201477289                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        43804367                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             43791273                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    8952                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1171                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17514000                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8759648                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8755399                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8755344                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  43796340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 43794113                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              279                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           6084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        14615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     17533526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497736                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.705542                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              14282      0.08%      0.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2129513     12.15%     12.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4504593     25.69%     37.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10885138     62.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       17533526                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17521149     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17513615     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8759340     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              43794113                       # Type of FU issued
system.cpu0.iq.rate                          2.496565                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         105121999                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         43802537                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     43792874                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              43794097                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8755478                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1570                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          622                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   659                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  131                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           43796444                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              405                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17514000                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8759648                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                56                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          540                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 619                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             43793349                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17513384                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              764                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           22                       # number of nop insts executed
system.cpu0.iew.exec_refs                    26272612                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8757608                       # Number of branches executed
system.cpu0.iew.exec_stores                   8759228                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496521                       # Inst execution rate
system.cpu0.iew.wb_sent                      43793008                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     43792890                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 26273221                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 26284029                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496495                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999589                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6105                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              589                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     17532410                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497679                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.579877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        15435      0.09%      0.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8758018     49.95%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1278      0.01%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2128120     12.14%     62.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4502880     25.68%     87.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2126434     12.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           94      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           58      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           93      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     17532410                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            43786845                       # Number of instructions committed
system.cpu0.commit.committedOps              43790338                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      26271456                       # Number of memory references committed
system.cpu0.commit.loads                     17512430                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8757156                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 35033604                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 170                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17518873     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17512430     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8759026     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         43790338                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   93                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    61328447                       # The number of ROB reads
system.cpu0.rob.rob_writes                   87594007                       # The number of ROB writes
system.cpu0.timesIdled                            249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   43786845                       # Number of Instructions Simulated
system.cpu0.committedOps                     43790338                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400617                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400617                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496150                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496150                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                43796222                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17519951                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                183918768                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                26274034                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               26760197                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    54                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               43                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          149.598207                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17513699                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              212                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         82611.787736                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   149.598207                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.292184                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.292184                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.330078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35033702                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35033702                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8757457                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8757457                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8756532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8756532                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17513989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17513989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17513989                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17513989                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          225                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2418                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2643                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2643                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9823490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9823490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118482000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118482000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128305490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128305490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128305490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128305490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8757682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8757682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8758950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8758950                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17516632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17516632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17516632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17516632                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000276                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000151                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000151                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43659.955556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43659.955556                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data        49000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        49000                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48545.399168                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48545.399168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48545.399168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48545.399168                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu0.dcache.writebacks::total               20                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6130006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6130006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10801500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10801500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16931506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16931506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16931506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16931506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 42275.903448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42275.903448                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54553.030303                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54553.030303                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49362.991254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49362.991254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49362.991254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49362.991254                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               70                       # number of replacements
system.cpu0.icache.tags.tagsinuse          287.816105                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               2090                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              388                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.386598                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.816105                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.562141                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.562141                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             5488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            5488                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         2090                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           2090                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         2090                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            2090                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         2090                       # number of overall hits
system.cpu0.icache.overall_hits::total           2090                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          460                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          460                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          460                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           460                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          460                       # number of overall misses
system.cpu0.icache.overall_misses::total          460                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23519998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23519998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23519998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23519998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23519998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23519998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2550                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.180392                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180392                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.180392                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180392                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.180392                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180392                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51130.430435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51130.430435                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51130.430435                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51130.430435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51130.430435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51130.430435                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           72                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           72                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           72                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20111002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20111002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20111002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20111002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20111002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20111002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.152157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.152157                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152157                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.152157                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152157                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51832.479381                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3867891                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3409617                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           146776                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             3313936                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                3201267                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.600146                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 188881                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             45131                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17515353                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6136998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      18581230                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3867891                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           3390148                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11216108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 315253                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2387                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          760                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  6018887                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                32642                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17513886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.087626                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.304082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 9945059     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  336259      1.92%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2985413     17.05%     75.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4247155     24.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17513886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.220829                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.060854                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 5918083                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4931980                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  6338110                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               166035                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                157291                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              122523                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  417                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              16374738                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  821                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                157291                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 6105279                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  87759                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       4758876                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  6315291                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                87003                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15945685                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   653                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   147                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           16758285                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             75346440                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        18469493                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             15071099                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 1687186                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            137557                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        137597                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   463213                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5590326                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2770472                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2580559                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           22029                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15418116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             186146                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 15202856                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             5756                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         997899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1992882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         54822                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17513886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.868046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.917975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8360400     47.74%     47.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3430988     19.59%     67.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5395626     30.81%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             326872      1.87%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17513886                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              6956584     45.76%     45.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1892      0.01%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5519490     36.31%     82.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2724890     17.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              15202856                       # Type of FU issued
system.cpu1.iq.rate                          0.867973                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          47925354                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16602914                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15007184                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              15202856                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2523166                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       215026                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1111                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        64450                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         4256                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                157291                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  58835                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                74689                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15604284                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            78689                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5590326                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2770472                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            134425                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   719                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   31                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1111                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        109790                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        40848                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              150638                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             15093562                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5503725                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           109294                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           22                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8223290                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3094824                       # Number of branches executed
system.cpu1.iew.exec_stores                   2719565                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.861733                       # Inst execution rate
system.cpu1.iew.wb_sent                      15027168                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15007184                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  8667956                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  9259656                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.856802                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.936099                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         997984                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         131324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           146441                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     17304278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.844090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.117585                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8668226     50.09%     50.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5711432     33.01%     83.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       197156      1.14%     84.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2593062     14.99%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        46487      0.27%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        31336      0.18%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        31792      0.18%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10243      0.06%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        14544      0.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17304278                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            14470345                       # Number of instructions committed
system.cpu1.commit.committedOps              14606363                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8081322                       # Number of memory references committed
system.cpu1.commit.loads                      5375300                       # Number of loads committed
system.cpu1.commit.membars                      36832                       # Number of memory barriers committed
system.cpu1.commit.branches                   3000184                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 11696924                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               25030                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6523170     44.66%     44.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1871      0.01%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     44.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5375300     36.80%     81.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2706022     18.53%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14606363                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                14544                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    32758829                       # The number of ROB reads
system.cpu1.rob.rob_writes                   31419944                       # The number of ROB writes
system.cpu1.timesIdled                            154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   14470345                       # Number of Instructions Simulated
system.cpu1.committedOps                     14606363                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.210431                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.210431                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.826152                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.826152                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                17416678                       # number of integer regfile reads
system.cpu1.int_regfile_writes                6445597                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 61801840                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 9067228                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                9136124                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                344198                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1185                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          299.041317                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5288982                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1496                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          3535.415775                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   299.041317                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.584065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.584065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11354079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11354079                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2759429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2759429                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2599193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2599193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        32864                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        32864                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          705                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          705                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5358622                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5358622                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5358622                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5358622                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        98754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98754                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        22422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22422                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        82919                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        82919                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        17594                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        17594                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       121176                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121176                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       121176                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121176                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2528657911                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2528657911                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    795010900                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    795010900                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2427950765                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2427950765                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    275777344                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    275777344                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     73508513                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     73508513                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3323668811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3323668811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3323668811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3323668811                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2858183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2858183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2621615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2621615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       115783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       115783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        18299                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18299                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5479798                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5479798                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5479798                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5479798                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.034551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034551                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.008553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008553                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.716159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.716159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.961473                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.961473                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.022113                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022113                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.022113                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022113                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25605.625200                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25605.625200                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35456.734457                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35456.734457                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29280.994284                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29280.994284                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 15674.510856                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15674.510856                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27428.441366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27428.441366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27428.441366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27428.441366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           47                       # number of writebacks
system.cpu1.dcache.writebacks::total               47                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        42719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        42719                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        11643                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11643                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        17887                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        17887                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        54362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        54362                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54362                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        56035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56035                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        10779                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10779                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        65032                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        65032                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        17594                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        17594                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        66814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        66814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        66814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        66814                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1094203551                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1094203551                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    478092505                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    478092505                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1712223338                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1712223338                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    235897156                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    235897156                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     62146487                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     62146487                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1572296056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1572296056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1572296056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1572296056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.019605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.004112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.561671                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.561671                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.961473                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.961473                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012193                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19527.144660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19527.144660                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 44354.068559                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44354.068559                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 26328.935570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26328.935570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13407.818347                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13407.818347                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23532.434161                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23532.434161                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23532.434161                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23532.434161                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              789                       # number of replacements
system.cpu1.icache.tags.tagsinuse          350.663440                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6017645                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1144                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5260.179196                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   350.663440                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.684890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.684890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12038918                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12038918                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6017645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6017645                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6017645                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6017645                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6017645                       # number of overall hits
system.cpu1.icache.overall_hits::total        6017645                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1242                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1242                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1242                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1242                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1242                       # number of overall misses
system.cpu1.icache.overall_misses::total         1242                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     22308893                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22308893                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     22308893                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22308893                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     22308893                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22308893                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6018887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6018887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6018887                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6018887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6018887                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6018887                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000206                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000206                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17962.071659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17962.071659                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17962.071659                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17962.071659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17962.071659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17962.071659                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           98                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           98                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           98                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1144                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1144                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1144                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     17820082                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17820082                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     17820082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17820082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     17820082                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17820082                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15576.994755                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15576.994755                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15576.994755                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15576.994755                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15576.994755                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15576.994755                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                3627393                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2923382                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           222496                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2831883                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2641900                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.291284                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 278078                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             68151                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        17515160                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           4784531                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      16980605                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    3627393                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2919978                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     12487118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 476459                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2416                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          496                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  4616986                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                51240                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          17512791                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.008123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.299867                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                10539903     60.18%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  475535      2.72%     62.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2312539     13.20%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4184814     23.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17512791                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.207100                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.969480                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4447986                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7456394                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  5115798                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               252328                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                237869                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              193825                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  468                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              13622368                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  894                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                237869                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 4734052                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 142838                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       7184260                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5079343                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               132013                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              12969914                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1499                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   146                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           14229872                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             60460246                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        14563169                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             11641899                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 2587973                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            207649                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        207593                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   702695                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3970958                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1943744                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1658228                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           25302                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  12166525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             281368                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 11821991                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            10313                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        1553912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      3099665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         83284                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     17512791                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.675049                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.901728                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           10388658     59.32%     59.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2927580     16.72%     76.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3695248     21.10%     97.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             501305      2.86%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17512791                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              6084240     51.47%     51.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                2880      0.02%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3859896     32.65%     84.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1874975     15.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              11821991                       # Type of FU issued
system.cpu2.iq.rate                          0.674958                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          41167086                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         14002760                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     11526612                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              11821991                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1570268                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       329649                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1554                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       102785                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         7014                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                237869                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  98495                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               113410                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           12447915                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           124090                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3970958                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1943744                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            203087                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1214                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1554                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        168154                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        60360                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              228514                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             11655464                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3836654                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           166527                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           22                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5703710                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2442665                       # Number of branches executed
system.cpu2.iew.exec_stores                   1867056                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.665450                       # Inst execution rate
system.cpu2.iew.wb_sent                      11556343                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     11526612                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  6418701                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  7385062                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.658093                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.869147                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        1554054                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         198084                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           222136                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     17190944                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.633705                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.074978                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     10847771     63.10%     63.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4161280     24.21%     87.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       300817      1.75%     89.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1680663      9.78%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        69434      0.40%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        37954      0.22%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        52270      0.30%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        18088      0.11%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        22667      0.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17190944                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10688033                       # Number of instructions committed
system.cpu2.commit.committedOps              10893981                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5482268                       # Number of memory references committed
system.cpu2.commit.loads                      3641309                       # Number of loads committed
system.cpu2.commit.membars                      55858                       # Number of memory barriers committed
system.cpu2.commit.branches                   2291517                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8738424                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               37143                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         5408859     49.65%     49.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           2854      0.03%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3641309     33.42%     83.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1840959     16.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         10893981                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                22667                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    29419011                       # The number of ROB reads
system.cpu2.rob.rob_writes                   25221583                       # The number of ROB writes
system.cpu2.timesIdled                            185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   10688033                       # Number of Instructions Simulated
system.cpu2.committedOps                     10893981                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.638764                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.638764                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.610216                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.610216                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                12935595                       # number of integer regfile reads
system.cpu2.int_regfile_writes                5285921                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 46495030                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7034993                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                6743014                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                519222                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             3114                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          356.305365                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3523767                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3483                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1011.704565                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   356.305365                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.695909                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.695909                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8185290                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8185290                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1934359                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1934359                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1679971                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1679971                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        50465                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        50465                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          861                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          861                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3614330                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3614330                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3614330                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3614330                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       146381                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       146381                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        33619                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33619                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       124725                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       124725                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        26893                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26893                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       180000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       180000                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180000                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   3731360160                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3731360160                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1185031062                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1185031062                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   3672720258                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3672720258                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    422068785                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    422068785                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    117995529                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    117995529                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4916391222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4916391222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4916391222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4916391222                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2080740                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2080740                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1713590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1713590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       175190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       175190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        27754                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27754                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3794330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3794330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3794330                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3794330                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.070350                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070350                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.019619                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019619                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.711941                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.711941                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.968977                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.968977                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.047439                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047439                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.047439                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047439                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25490.741011                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25490.741011                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35248.849222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35248.849222                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 29446.544462                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29446.544462                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15694.373443                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15694.373443                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27313.284567                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27313.284567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27313.284567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27313.284567                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu2.dcache.writebacks::total               83                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        61541                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        61541                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        17514                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        17514                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        27142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        27142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        79055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        79055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79055                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        84840                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        84840                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        16105                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16105                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        97583                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        97583                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        26893                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        26893                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       100945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       100945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       100945                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       100945                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1656385089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1656385089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    700303278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    700303278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2597419763                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2597419763                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    363163715                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    363163715                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     98652471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     98652471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2356688367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2356688367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2356688367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2356688367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.040774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.009398                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009398                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.557012                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.557012                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.968977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.968977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.026604                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.026604                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.026604                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026604                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19523.633769                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19523.633769                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 43483.593791                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43483.593791                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 26617.543660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26617.543660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13504.023910                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13504.023910                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23346.261499                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23346.261499                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23346.261499                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23346.261499                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              712                       # number of replacements
system.cpu2.icache.tags.tagsinuse          350.699205                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4615817                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1066                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4330.034709                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   350.699205                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.684959                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.684959                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9235038                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9235038                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      4615817                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4615817                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4615817                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4615817                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4615817                       # number of overall hits
system.cpu2.icache.overall_hits::total        4615817                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1169                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1169                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1169                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1169                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1169                       # number of overall misses
system.cpu2.icache.overall_misses::total         1169                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     22533434                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22533434                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     22533434                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22533434                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     22533434                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22533434                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      4616986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4616986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      4616986                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4616986                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      4616986                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4616986                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 19275.820359                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19275.820359                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 19275.820359                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19275.820359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 19275.820359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19275.820359                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          103                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          103                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          103                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1066                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1066                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1066                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1066                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1066                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1066                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     18038551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18038551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     18038551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18038551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     18038551                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18038551                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 16921.717636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16921.717636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 16921.717636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16921.717636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 16921.717636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16921.717636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3557491                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2767150                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           247789                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2670235                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2452805                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.857271                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 317679                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             77541                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        17514967                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           4404518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      16516201                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3557491                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2770484                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     12840525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 531641                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2430                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          654                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  4217663                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                56649                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          17513948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.992910                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.300865                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                10649776     60.81%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  570298      3.26%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2062143     11.77%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4231731     24.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            17513948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.203111                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.942976                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4007369                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              8153618                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  4815270                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               269812                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                265449                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              214886                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  453                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              12948661                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  924                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                265449                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 4320651                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 162457                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       7853795                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  4768783                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               140383                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              12228517                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1957                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    16                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   161                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           13680585                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             56625628                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13536038                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10778321                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 2902264                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            222189                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        222010                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   754971                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3492915                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1692132                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1361230                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           35019                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  11338440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             303159                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 10934353                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            11798                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        1737567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      3548094                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         89170                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     17513948                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.624323                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.897548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10968627     62.63%     62.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2767916     15.80%     78.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3165778     18.08%     96.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             611627      3.49%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       17513948                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              5944301     54.36%     54.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3682      0.03%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.40% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3369001     30.81%     85.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1617369     14.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              10934353                       # Type of FU issued
system.cpu3.iq.rate                          0.624286                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          39394452                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         13380091                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     10605759                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              10934353                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1265191                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       372449                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1558                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       113479                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         8452                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                265449                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 112633                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               121175                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           11641623                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           137478                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3492915                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1692132                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            217348                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1231                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   21                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1558                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        187853                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        66667                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              254520                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             10753231                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3341937                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           181122                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           24                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4949641                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2257657                       # Number of branches executed
system.cpu3.iew.exec_stores                   1607704                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.613945                       # Inst execution rate
system.cpu3.iew.wb_sent                      10641545                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     10605759                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  5823379                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  7036122                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.605525                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.827640                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        1737704                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         213989                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           247418                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     17153708                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.577370                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.070607                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     11479790     66.92%     66.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3683328     21.47%     88.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       351188      2.05%     90.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1397599      8.15%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        81810      0.48%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        44103      0.26%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        62527      0.36%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        24290      0.14%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        29073      0.17%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     17153708                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9642410                       # Number of instructions committed
system.cpu3.commit.committedOps               9904032                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4699119                       # Number of memory references committed
system.cpu3.commit.loads                      3120466                       # Number of loads committed
system.cpu3.commit.membars                      61938                       # Number of memory barriers committed
system.cpu3.commit.branches                   2096727                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7969912                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               46619                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         5201278     52.52%     52.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3635      0.04%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.55% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3120466     31.51%     84.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1578653     15.94%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          9904032                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                29073                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    28538533                       # The number of ROB reads
system.cpu3.rob.rob_writes                   23647863                       # The number of ROB writes
system.cpu3.timesIdled                            157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       26783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    9642410                       # Number of Instructions Simulated
system.cpu3.committedOps                      9904032                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.816451                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.816451                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.550524                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.550524                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                11703301                       # number of integer regfile reads
system.cpu3.int_regfile_writes                5053323                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 42279908                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 6479831                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                6053371                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                547742                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             3614                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          363.756503                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3050513                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3988                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           764.923019                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   363.756503                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.710462                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.710462                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7278588                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7278588                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1715620                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1715620                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1401169                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1401169                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        56174                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56174                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1072                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1072                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3116789                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3116789                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3116789                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3116789                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       161493                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       161493                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        42653                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42653                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       129378                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       129378                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        30211                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        30211                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       204146                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        204146                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       204146                       # number of overall misses
system.cpu3.dcache.overall_misses::total       204146                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   4141889919                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4141889919                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1525685849                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1525685849                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   3882443268                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3882443268                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    523404278                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    523404278                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    113100041                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    113100041                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   5667575768                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5667575768                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   5667575768                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5667575768                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1877113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1877113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1443822                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1443822                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       185552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       185552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        31283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        31283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3320935                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3320935                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3320935                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3320935                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.086033                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.086033                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.029542                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029542                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.697260                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.697260                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.965732                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.965732                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.061472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.061472                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.061472                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.061472                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25647.488863                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25647.488863                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 35769.719574                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35769.719574                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30008.527478                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30008.527478                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 17324.957069                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17324.957069                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27762.365013                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27762.365013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27762.365013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27762.365013                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu3.dcache.writebacks::total               77                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        66625                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        66625                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        22076                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        22076                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        29339                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        29339                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        88701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        88701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88701                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        94868                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        94868                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        20577                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20577                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       100039                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       100039                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        30211                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        30211                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       115445                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       115445                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       115445                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       115445                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1828846012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1828846012                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    912332585                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    912332585                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   2703741602                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2703741602                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    452859722                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    452859722                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     96130459                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     96130459                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2741178597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2741178597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2741178597                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2741178597                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.050539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.014252                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014252                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.539143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.539143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.965732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.965732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.034763                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034763                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.034763                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034763                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19277.796644                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19277.796644                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44337.492589                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44337.492589                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 27026.875539                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27026.875539                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14989.895138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14989.895138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23744.454909                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23744.454909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23744.454909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23744.454909                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              694                       # number of replacements
system.cpu3.icache.tags.tagsinuse          354.548960                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4216506                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1054                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4000.480076                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   354.548960                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.692478                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.692478                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8436380                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8436380                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      4216506                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4216506                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      4216506                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4216506                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      4216506                       # number of overall hits
system.cpu3.icache.overall_hits::total        4216506                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1157                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1157                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1157                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1157                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1157                       # number of overall misses
system.cpu3.icache.overall_misses::total         1157                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     19525410                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19525410                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     19525410                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19525410                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     19525410                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19525410                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      4217663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4217663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      4217663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4217663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      4217663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4217663                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000274                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000274                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000274                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000274                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000274                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000274                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16875.894555                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16875.894555                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16875.894555                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16875.894555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16875.894555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16875.894555                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          103                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          103                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1054                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1054                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     15287067                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15287067                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     15287067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15287067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     15287067                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15287067                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14503.858634                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14503.858634                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14503.858634                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14503.858634                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14503.858634                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14503.858634                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                3411396                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          2407967                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           298933                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             2333354                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                2010416                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            86.159923                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 381311                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             96622                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        17514737                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           3325554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      15473954                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    3411396                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           2391727                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     13862718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 642355                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2405                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         1306                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  3101495                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                68399                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          17513161                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.939920                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.297075                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                11063567     63.17%     63.17% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  664464      3.79%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 1558883      8.90%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 4226247     24.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            17513161                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.194773                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.883482                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 2861660                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             10055588                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  3942675                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               330081                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                320752                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              282849                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  531                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              11017353                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1066                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                320752                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 3244670                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 219639                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       9669058                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  3885192                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               171445                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              10146807                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  2853                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                   168                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           11997198                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             46069861                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        10738460                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              8457119                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 3540079                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            268154                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        267936                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   916213                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             2268461                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1068507                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           641474                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores           41759                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   9046390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             367942                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  8559316                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            15125                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        2116929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      4299315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        106588                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     17513161                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.488736                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.862811                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           12466984     71.19%     71.19% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            2350641     13.42%     84.61% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            1877933     10.72%     95.33% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             817603      4.67%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       17513161                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              5452452     63.70%     63.70% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                4997      0.06%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             2123122     24.80%     88.57% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite             978745     11.43%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               8559316                       # Type of FU issued
system.cpu4.iq.rate                          0.488692                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          34646918                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         11532333                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      8157571                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               8559316                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          527995                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       443330                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1827                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       139415                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        12211                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                320752                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 154903                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               148719                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            9414371                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           173102                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              2268461                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1068507                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            262590                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  2148                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   25                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1827                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        227823                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        78723                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              306546                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              8338670                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              2091854                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           220646                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           39                       # number of nop insts executed
system.cpu4.iew.exec_refs                     3059615                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 1791482                       # Number of branches executed
system.cpu4.iew.exec_stores                    967761                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.476095                       # Inst execution rate
system.cpu4.iew.wb_sent                       8201651                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      8157571                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  4259342                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  5955129                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.465755                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.715239                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        2117088                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         261354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           298508                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     17075401                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.427363                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.029680                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     13094022     76.68%     76.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      2516963     14.74%     91.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       443988      2.60%     94.02% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       697523      4.08%     98.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       102921      0.60%     98.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        55336      0.32%     99.04% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        84617      0.50%     99.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        36419      0.21%     99.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        43612      0.26%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     17075401                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             6941164                       # Number of instructions committed
system.cpu4.commit.committedOps               7297403                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       2754223                       # Number of memory references committed
system.cpu4.commit.loads                      1825131                       # Number of loads committed
system.cpu4.commit.membars                      76759                       # Number of memory barriers committed
system.cpu4.commit.branches                   1589504                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  5919581                       # Number of committed integer instructions.
system.cpu4.commit.function_calls               62391                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         4538222     62.19%     62.19% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           4958      0.07%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.26% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1825131     25.01%     87.27% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite        929092     12.73%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          7297403                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                43612                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    26164505                       # The number of ROB reads
system.cpu4.rob.rob_writes                   19271843                       # The number of ROB writes
system.cpu4.timesIdled                            181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       27013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    6941164                       # Number of Instructions Simulated
system.cpu4.committedOps                      7297403                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.523314                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.523314                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.396304                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.396304                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 8494945                       # number of integer regfile reads
system.cpu4.int_regfile_writes                4308697                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 31277920                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 5059265                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                4265847                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                661500                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             6341                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          371.468806                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1942351                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             6724                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           288.868382                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   371.468806                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.725525                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.725525                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          4945883                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         4945883                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1125107                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1125107                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       709131                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        709131                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        69683                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        69683                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         1592                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1592                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1834238                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1834238                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1834238                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1834238                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       195676                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       195676                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        56722                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        56722                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       153995                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       153995                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        38358                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        38358                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       252398                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        252398                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       252398                       # number of overall misses
system.cpu4.dcache.overall_misses::total       252398                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   5016620590                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5016620590                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   2002928393                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2002928393                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   4651398852                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4651398852                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    694699217                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    694699217                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    138132005                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    138132005                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   7019548983                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7019548983                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   7019548983                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7019548983                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1320783                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1320783                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       765853                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       765853                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       223678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       223678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        39950                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        39950                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2086636                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2086636                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2086636                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2086636                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.148152                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.148152                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.074064                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.074064                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.688467                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.688467                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.960150                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.960150                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.120959                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.120959                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.120959                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.120959                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25637.383174                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25637.383174                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 35311.314710                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 35311.314710                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30204.869327                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30204.869327                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 18110.934277                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 18110.934277                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27811.428708                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27811.428708                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27811.428708                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27811.428708                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          157                       # number of writebacks
system.cpu4.dcache.writebacks::total              157                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        78630                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        78630                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        29687                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        29687                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        34977                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        34977                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       108317                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       108317                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       108317                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       108317                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       117046                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       117046                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        27035                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        27035                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       119018                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       119018                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        38358                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        38358                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       144081                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       144081                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       144081                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       144081                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   2273686763                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2273686763                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1134643412                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1134643412                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   3278669709                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3278669709                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    604073283                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    604073283                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    117868495                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    117868495                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   3408330175                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3408330175                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   3408330175                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3408330175                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.088619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.088619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.035301                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.035301                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.532095                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.532095                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.960150                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.960150                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.069049                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.069049                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.069049                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.069049                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19425.582788                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19425.582788                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 41969.425264                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 41969.425264                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 27547.679418                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27547.679418                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 15748.299781                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 15748.299781                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23655.653244                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23655.653244                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23655.653244                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23655.653244                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              738                       # number of replacements
system.cpu4.icache.tags.tagsinuse          355.738454                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3100303                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1097                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2826.164995                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   355.738454                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.694802                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.694802                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          6204087                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         6204087                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      3100303                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3100303                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      3100303                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3100303                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      3100303                       # number of overall hits
system.cpu4.icache.overall_hits::total        3100303                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1192                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1192                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1192                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1192                       # number of overall misses
system.cpu4.icache.overall_misses::total         1192                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     20693475                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     20693475                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     20693475                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     20693475                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     20693475                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     20693475                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      3101495                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3101495                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      3101495                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3101495                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      3101495                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3101495                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000384                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000384                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 17360.297819                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17360.297819                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 17360.297819                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17360.297819                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 17360.297819                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17360.297819                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           95                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           95                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           95                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1097                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1097                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1097                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1097                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1097                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     16464517                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     16464517                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     16464517                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     16464517                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     16464517                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     16464517                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15008.675479                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15008.675479                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15008.675479                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15008.675479                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15008.675479                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15008.675479                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                3281238                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          2236477                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           322335                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             2106919                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                1793828                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            85.139865                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                 416902                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            106318                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        17514554                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles           2878440                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      14919054                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    3281238                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           2210730                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     14286026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 691229                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2397                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         1360                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  2634273                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                70201                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          17513838                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.919701                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.297074                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                11224828     64.09%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  737973      4.21%     68.30% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 1283581      7.33%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 4267456     24.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            17513838                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.187344                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.851809                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 2374265                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             10828012                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                  3605464                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               358534                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                345166                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              287433                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                  538                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              10298232                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1047                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                345166                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 2787965                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 240594                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      10405831                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                  3545229                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               186656                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               9357884                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  3242                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           11410478                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             42100410                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         9712083                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              7572680                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 3837798                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            290082                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        289684                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                   988330                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1773720                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores             809197                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           337290                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores           33868                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   8184313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             397695                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  7605841                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            17833                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        2334965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined      4905364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        113979                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     17513838                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.434276                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.845119                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           13077728     74.67%     74.67% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            2199670     12.56%     87.23% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            1303149      7.44%     94.67% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             933291      5.33%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       17513838                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              5289692     69.55%     69.55% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                5659      0.07%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.62% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             1601442     21.06%     90.68% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite             709048      9.32%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               7605841                       # Type of FU issued
system.cpu5.iq.rate                          0.434258                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          32743353                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         10918026                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      7181578                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               7605841                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads          206202                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       499968                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1798                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       158693                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        13297                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                345166                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 171291                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               161283                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            8582048                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           168575                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1773720                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts              809197                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            284464                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  2254                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1798                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        246679                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect        84117                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              330796                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              7377263                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              1567916                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           228578                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           40                       # number of nop insts executed
system.cpu5.iew.exec_refs                     2264180                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 1587950                       # Number of branches executed
system.cpu5.iew.exec_stores                    696264                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.421208                       # Inst execution rate
system.cpu5.iew.wb_sent                       7232830                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      7181578                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  3637005                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  5591440                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.410035                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.650459                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        2335082                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         283716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           321887                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     17036661                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.366682                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.009718                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     13746164     80.69%     80.69% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      2039664     11.97%     92.66% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       490735      2.88%     95.54% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       396796      2.33%     97.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       112020      0.66%     98.53% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        58868      0.35%     98.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       100477      0.59%     99.46% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        45257      0.27%     99.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        46680      0.27%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     17036661                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             5840576                       # Number of instructions committed
system.cpu5.commit.committedOps               6247043                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1924256                       # Number of memory references committed
system.cpu5.commit.loads                      1273752                       # Number of loads committed
system.cpu5.commit.membars                      83491                       # Number of memory barriers committed
system.cpu5.commit.branches                   1382324                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  5099585                       # Number of committed integer instructions.
system.cpu5.commit.function_calls               69951                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         4317187     69.11%     69.11% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           5600      0.09%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.20% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1273752     20.39%     89.59% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite        650504     10.41%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          6247043                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                46680                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                    25277019                       # The number of ROB reads
system.cpu5.rob.rob_writes                   17646857                       # The number of ROB writes
system.cpu5.timesIdled                            134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       27196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    5840576                       # Number of Instructions Simulated
system.cpu5.committedOps                      6247043                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.998772                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.998772                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.333470                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.333470                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 7214032                       # number of integer regfile reads
system.cpu5.int_regfile_writes                4051871                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 26825164                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 4505955                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                3515538                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                717616                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             7529                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          427.511257                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1475499                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             7970                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           185.131619                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   427.511257                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.834983                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.834983                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          3968873                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         3968873                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       887373                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         887373                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       411322                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        411322                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        76445                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        76445                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         2087                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2087                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1298695                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1298695                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1298695                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1298695                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       205315                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       205315                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        61331                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        61331                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       166620                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       166620                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        42164                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        42164                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       266646                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        266646                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       266646                       # number of overall misses
system.cpu5.dcache.overall_misses::total       266646                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   5223858779                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5223858779                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   2131924559                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2131924559                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data   5060346912                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   5060346912                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data    760547669                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    760547669                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    148993093                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    148993093                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   7355783338                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   7355783338                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   7355783338                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   7355783338                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1092688                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1092688                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       472653                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       472653                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       243065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       243065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        44251                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        44251                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1565341                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1565341                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1565341                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1565341                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.187899                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.187899                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.129759                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.129759                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.685496                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.685496                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.952837                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.952837                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.170344                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.170344                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.170344                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.170344                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25443.142386                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25443.142386                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 34760.961977                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 34760.961977                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30370.585236                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30370.585236                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 18037.844346                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 18037.844346                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27586.325458                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27586.325458                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27586.325458                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27586.325458                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     4.666667                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu5.dcache.writebacks::total              172                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        81083                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        81083                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        31312                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        31312                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data        38044                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        38044                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       112395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       112395                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112395                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       124232                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       124232                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        30019                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        30019                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       128576                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       128576                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        42164                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        42164                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       154251                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       154251                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       154251                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       154251                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2391114710                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2391114710                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   1216682369                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1216682369                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   3556637267                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   3556637267                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data    662211831                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    662211831                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    125453407                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    125453407                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   3607797079                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3607797079                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   3607797079                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3607797079                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.113694                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.113694                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.063512                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.063512                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.528978                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.528978                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.952837                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.952837                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.098541                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.098541                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.098541                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.098541                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19247.172307                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19247.172307                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 40530.409707                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 40530.409707                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 27661.750770                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27661.750770                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 15705.621644                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 15705.621644                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 23389.132511                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 23389.132511                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 23389.132511                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 23389.132511                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              703                       # number of replacements
system.cpu5.icache.tags.tagsinuse          354.597897                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2633106                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1061                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2481.721018                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   354.597897                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.692574                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.692574                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          5269607                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         5269607                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      2633106                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2633106                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      2633106                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2633106                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      2633106                       # number of overall hits
system.cpu5.icache.overall_hits::total        2633106                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1167                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1167                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1167                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1167                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1167                       # number of overall misses
system.cpu5.icache.overall_misses::total         1167                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     19061995                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     19061995                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     19061995                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     19061995                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     19061995                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     19061995                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      2634273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2634273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      2634273                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2634273                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      2634273                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2634273                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000443                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000443                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000443                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000443                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000443                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000443                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16334.185947                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16334.185947                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16334.185947                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16334.185947                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16334.185947                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16334.185947                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          106                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          106                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          106                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1061                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1061                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1061                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1061                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1061                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1061                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     14841005                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     14841005                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     14841005                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     14841005                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     14841005                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     14841005                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 13987.752121                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 13987.752121                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 13987.752121                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 13987.752121                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 13987.752121                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 13987.752121                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                3471999                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          2488082                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           289160                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             2359473                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                2058002                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            87.222952                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                 400445                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            101102                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        17514370                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles           3519585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      15949593                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    3471999                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           2458447                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     13681308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 619755                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2403                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles          570                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  3298693                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                64272                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          17513744                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.981270                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.312715                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                10806417     61.70%     61.70% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  679649      3.88%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 1576973      9.00%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 4450705     25.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            17513744                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.198237                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.910658                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 3042397                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              9512980                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                  4333102                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               313476                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                309386                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              271857                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  645                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              12040586                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1177                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                309386                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 3411664                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 232591                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       9123412                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                  4272012                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               162276                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              11199195                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                   17                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  3024                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    55                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           13233191                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             50998321                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        11994421                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              9758149                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 3475042                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts            249246                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts        248942                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                   857560                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             2560360                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            1193017                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           722742                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores           47329                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  10152440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             345581                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  9602710                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            15583                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        2109371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined      4559635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         95964                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     17513744                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.548296                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.911933                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           12011810     68.59%     68.59% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            2413993     13.78%     82.37% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            2075106     11.85%     94.22% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            1012835      5.78%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       17513744                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              6086891     63.39%     63.39% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                6386      0.07%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.45% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             2403603     25.03%     88.48% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            1105830     11.52%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               9602710                       # Type of FU issued
system.cpu6.iq.rate                          0.548276                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          36734747                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         12608338                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      9217856                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               9602710                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          603237                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       457648                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1572                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       140362                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        14563                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                309386                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 165681                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               141100                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           10498039                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           149676                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              2560360                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             1193017                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts            244226                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  2454                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   81                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1572                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        222750                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect        73444                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              296194                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              9400227                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              2371823                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           202483                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           18                       # number of nop insts executed
system.cpu6.iew.exec_refs                     3465625                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 1952525                       # Number of branches executed
system.cpu6.iew.exec_stores                   1093802                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.536715                       # Inst execution rate
system.cpu6.iew.wb_sent                       9269935                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      9217856                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  4959540                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  7137838                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.526302                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.694824                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        2109479                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         249617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           288669                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     17082670                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.491062                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.115621                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     12620341     73.88%     73.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      2786337     16.31%     90.19% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       485260      2.84%     93.03% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       793283      4.64%     97.67% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       114968      0.67%     98.35% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        66339      0.39%     98.73% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       107015      0.63%     99.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        54729      0.32%     99.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        54398      0.32%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     17082670                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             7930991                       # Number of instructions committed
system.cpu6.commit.committedOps               8388650                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       3155367                       # Number of memory references committed
system.cpu6.commit.loads                      2102712                       # Number of loads committed
system.cpu6.commit.membars                      76265                       # Number of memory barriers committed
system.cpu6.commit.branches                   1774877                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  6857134                       # Number of committed integer instructions.
system.cpu6.commit.function_calls               77059                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         5226978     62.31%     62.31% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           6305      0.08%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.39% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        2102712     25.07%     87.45% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       1052655     12.55%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          8388650                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                54398                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                    27263970                       # The number of ROB reads
system.cpu6.rob.rob_writes                   21431674                       # The number of ROB writes
system.cpu6.timesIdled                            139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       27380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    7930991                       # Number of Instructions Simulated
system.cpu6.committedOps                      8388650                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              2.208346                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        2.208346                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.452828                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.452828                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                 9705101                       # number of integer regfile reads
system.cpu6.int_regfile_writes                4900582                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 35270077                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 5716823                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                4669930                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                609641                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             7338                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          448.192862                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2278678                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             7797                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           292.250609                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   448.192862                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.875377                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.875377                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5583312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5583312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1342025                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1342025                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       837906                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        837906                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        69831                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        69831                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         5139                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         5139                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      2179931                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2179931                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      2179931                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2179931                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       185386                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       185386                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        61279                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        61279                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       138143                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       138143                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        38520                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        38520                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       246665                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        246665                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       246665                       # number of overall misses
system.cpu6.dcache.overall_misses::total       246665                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   4744164427                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4744164427                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   2128281876                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2128281876                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data   4209260456                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4209260456                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data    738107198                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    738107198                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    121293092                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    121293092                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   6872446303                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6872446303                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   6872446303                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6872446303                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1527411                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1527411                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       899185                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       899185                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       207974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       207974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        43659                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        43659                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      2426596                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2426596                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      2426596                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2426596                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.121373                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.121373                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.068149                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.068149                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.664232                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.664232                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.882292                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.882292                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.101651                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.101651                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.101651                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.101651                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25590.737310                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25590.737310                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 34731.015128                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 34731.015128                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 30470.313052                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30470.313052                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 19161.661423                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 19161.661423                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27861.457049                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27861.457049                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27861.457049                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27861.457049                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.423077                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets     2.857143                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          181                       # number of writebacks
system.cpu6.dcache.writebacks::total              181                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        73557                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        73557                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        31031                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        31031                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data        32297                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        32297                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       104588                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       104588                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       104588                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       104588                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       111829                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       111829                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        30248                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        30248                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       105846                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       105846                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        38520                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        38520                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       142077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       142077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       142077                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       142077                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   2147793515                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2147793515                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   1217890449                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1217890449                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data   2912574130                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   2912574130                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data    645781302                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    645781302                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    102643408                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    102643408                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   3365683964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3365683964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   3365683964                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3365683964                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.073215                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.073215                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.033639                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.033639                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.508939                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.508939                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.882292                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.882292                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.058550                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.058550                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.058550                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.058550                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19206.051337                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19206.051337                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 40263.503339                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 40263.503339                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 27517.092096                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27517.092096                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 16764.831308                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 16764.831308                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 23689.154219                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 23689.154219                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 23689.154219                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 23689.154219                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              720                       # number of replacements
system.cpu6.icache.tags.tagsinuse          360.519921                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3297509                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1084                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3041.982472                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   360.519921                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.704140                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.704140                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          6598470                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         6598470                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      3297509                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        3297509                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      3297509                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         3297509                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      3297509                       # number of overall hits
system.cpu6.icache.overall_hits::total        3297509                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         1184                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1184                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         1184                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1184                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         1184                       # number of overall misses
system.cpu6.icache.overall_misses::total         1184                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     19199480                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     19199480                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     19199480                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     19199480                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     19199480                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     19199480                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      3298693                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      3298693                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      3298693                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      3298693                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      3298693                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      3298693                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000359                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000359                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16215.777027                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16215.777027                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16215.777027                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16215.777027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16215.777027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16215.777027                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          100                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          100                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          100                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         1084                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1084                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         1084                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         1084                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     15008515                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     15008515                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     15008515                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     15008515                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     15008515                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     15008515                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 13845.493542                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13845.493542                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 13845.493542                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13845.493542                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 13845.493542                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13845.493542                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                3307287                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          2319191                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           305808                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             2200382                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                1890080                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            85.897812                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                 392655                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            100271                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        17514176                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           3111094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      15207936                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    3307287                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           2282735                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     14070354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 656399                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2403                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          532                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  2877066                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                64972                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          17512583                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.927704                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.297847                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                11177675     63.83%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  673608      3.85%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 1411014      8.06%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 4250286     24.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            17512583                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.188835                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.868322                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 2641266                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             10418286                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  3781419                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               341440                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                327769                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              276681                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  510                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              10677821                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1000                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                327769                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 3035043                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 217431                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      10028313                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                  3724732                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               176892                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               9783615                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  2352                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    22                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                    13                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           11722954                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             44297429                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        10300107                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              8095088                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 3627866                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            277128                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        276756                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                   943237                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             2062538                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores             958536                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           516194                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores           55679                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   8665255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             379659                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  8144849                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            15945                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        2189189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined      4523552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved        108953                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     17512583                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.465086                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.854062                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           12721826     72.64%     72.64% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            2291204     13.08%     85.73% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            1645014      9.39%     95.12% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             854539      4.88%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       17512583                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              5372717     65.96%     65.96% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                5181      0.06%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             1905318     23.39%     89.42% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite             861633     10.58%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               8144849                       # Type of FU issued
system.cpu7.iq.rate                          0.465043                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          33818226                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         11235124                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      7734982                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               8144849                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          394561                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads       466979                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         1726                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       148061                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        12046                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                327769                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 152029                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               153759                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            9044936                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           160437                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              2062538                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts              958536                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            271637                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  2006                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   77                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          1726                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        233174                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect        80598                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              313772                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              7920418                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              1873121                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           224431                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           22                       # number of nop insts executed
system.cpu7.iew.exec_refs                     2722804                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 1696145                       # Number of branches executed
system.cpu7.iew.exec_stores                    849683                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.452229                       # Inst execution rate
system.cpu7.iew.wb_sent                       7781671                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      7734982                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  4004292                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  5801092                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.441641                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.690265                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        2189310                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         270706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           305378                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     17063468                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.401778                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.019283                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     13365319     78.33%     78.33% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      2327150     13.64%     91.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       459766      2.69%     94.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       569669      3.34%     98.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       107065      0.63%     98.63% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        56008      0.33%     98.95% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6        97675      0.57%     99.53% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        40842      0.24%     99.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        39974      0.23%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     17063468                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             6482530                       # Number of instructions committed
system.cpu7.commit.committedOps               6855725                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       2406034                       # Number of memory references committed
system.cpu7.commit.loads                      1595559                       # Number of loads committed
system.cpu7.commit.membars                      79379                       # Number of memory barriers committed
system.cpu7.commit.branches                   1500123                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  5573777                       # Number of committed integer instructions.
system.cpu7.commit.function_calls               64130                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         4444550     64.83%     64.83% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           5141      0.07%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.90% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1595559     23.27%     88.18% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite        810475     11.82%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          6855725                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                39974                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    25784557                       # The number of ROB reads
system.cpu7.rob.rob_writes                   18544304                       # The number of ROB writes
system.cpu7.timesIdled                            176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       27574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    6482530                       # Number of Instructions Simulated
system.cpu7.committedOps                      6855725                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              2.701750                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        2.701750                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.370130                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.370130                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 7955593                       # number of integer regfile reads
system.cpu7.int_regfile_writes                4188666                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 29370940                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 4844686                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                3941373                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                687148                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             5579                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          450.657607                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1526575                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             6045                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           252.535153                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   450.657607                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.880191                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.880191                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          4530177                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         4530177                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1023525                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1023525                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       581208                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        581208                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        71954                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        71954                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         1081                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1081                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1604733                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1604733                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1604733                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1604733                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       200093                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       200093                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        59468                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        59468                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       160247                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       160247                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        40989                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        40989                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       259561                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        259561                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       259561                       # number of overall misses
system.cpu7.dcache.overall_misses::total       259561                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   5118527582                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5118527582                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   2084822902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2084822902                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data   4837799406                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4837799406                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data    743440687                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    743440687                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    145427556                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    145427556                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   7203350484                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   7203350484                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   7203350484                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   7203350484                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1223618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1223618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       640676                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       640676                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       232201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       232201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        42070                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        42070                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1864294                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1864294                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1864294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1864294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.163526                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.163526                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.092821                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.092821                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.690122                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.690122                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.974305                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.974305                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.139228                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.139228                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.139228                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.139228                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 25580.742865                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25580.742865                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 35057.895036                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35057.895036                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 30189.641029                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30189.641029                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 18137.565859                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 18137.565859                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 27752.052442                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 27752.052442                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 27752.052442                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 27752.052442                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.300000                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           93                       # number of writebacks
system.cpu7.dcache.writebacks::total               93                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        81068                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        81068                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        30358                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        30358                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data        36751                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        36751                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       111426                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       111426                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       111426                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       111426                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       119025                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       119025                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        29110                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        29110                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       123496                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       123496                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        40989                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        40989                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       148135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       148135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       148135                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       148135                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   2306787021                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2306787021                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   1187968639                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1187968639                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data   3389029773                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   3389029773                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data    648242813                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    648242813                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    122192444                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    122192444                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   3494755660                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3494755660                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   3494755660                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3494755660                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.097273                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.097273                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.045436                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.045436                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.531850                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.531850                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.974305                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.974305                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.079459                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.079459                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.079459                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.079459                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19380.693308                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19380.693308                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 40809.640639                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 40809.640639                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 27442.425447                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27442.425447                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 15815.043377                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 15815.043377                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 23591.694468                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 23591.694468                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 23591.694468                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 23591.694468                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              728                       # number of replacements
system.cpu7.icache.tags.tagsinuse          352.826279                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2875890                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1084                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2653.035055                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   352.826279                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.689114                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.689114                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5755216                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5755216                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      2875890                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2875890                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      2875890                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2875890                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      2875890                       # number of overall hits
system.cpu7.icache.overall_hits::total        2875890                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         1176                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1176                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         1176                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1176                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         1176                       # number of overall misses
system.cpu7.icache.overall_misses::total         1176                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     21281943                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     21281943                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     21281943                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     21281943                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     21281943                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     21281943                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      2877066                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2877066                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      2877066                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2877066                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      2877066                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2877066                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000409                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000409                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000409                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000409                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000409                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000409                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 18096.890306                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 18096.890306                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 18096.890306                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 18096.890306                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 18096.890306                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 18096.890306                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           92                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           92                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           92                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         1084                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1084                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         1084                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         1084                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     16971045                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     16971045                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     16971045                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     16971045                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     16971045                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     16971045                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 15655.945572                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15655.945572                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 15655.945572                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15655.945572                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 15655.945572                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15655.945572                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                3654163                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          2962956                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           212125                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             2903718                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                2735251                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            94.198231                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 268256                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect             65439                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        17513988                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           4952333                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      17083138                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    3654163                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           3003507                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     12329413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                 455331                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles         2446                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles         1037                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  4786281                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                44927                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          17512895                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             1.015257                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.298598                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                10464949     59.76%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                  485789      2.77%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 2392178     13.66%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                 4169979     23.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            17512895                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.208643                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       0.975400                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 4597286                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles              7193329                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                  5250105                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles               242441                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                227288                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              191916                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  431                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              13921454                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                  880                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                227288                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                 4869212                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                 140835                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles       6929286                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                  5217367                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles               126461                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              13303667                       # Number of instructions processed by rename
system.cpu8.rename.IQFullEvents                  1372                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    40                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    83                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           14511201                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups             62097492                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        14992100                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             11973370                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                 2537831                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            198593                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        198453                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                   673524                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             4139909                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            2032677                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          1747588                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         1133654                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  12536876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded             268740                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 12116886                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued            47585                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        1549900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      3265559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved         79385                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     17512895                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.691884                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.760082                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0            8382662     47.87%     47.87% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1            6349034     36.25%     84.12% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            2575745     14.71%     98.83% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3             205454      1.17%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       17512895                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                 295963     13.06%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%     13.06% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               1865365     82.32%     95.38% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               104651      4.62%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu              6151452     50.77%     50.77% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                2751      0.02%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.79% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             4010349     33.10%     83.89% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            1952334     16.11%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              12116886                       # Type of FU issued
system.cpu8.iq.rate                          0.691840                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    2265980                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.187010                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads          44060232                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         14356247                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     11852015                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              14382866                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         1665533                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads       326311                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation          731                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       106907                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads         4966                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                227288                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                  99002                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               107905                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           12805642                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           113238                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              4139909                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             2032677                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            194102                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                  1083                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents           731                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        162629                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect        57893                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              220522                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             11946214                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              3978794                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           170672                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                           26                       # number of nop insts executed
system.cpu8.iew.exec_refs                     5924848                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 2503553                       # Number of branches executed
system.cpu8.iew.exec_stores                   1946054                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.682096                       # Inst execution rate
system.cpu8.iew.wb_sent                      11880558                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     11852015                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                  6667028                       # num instructions producing a value
system.cpu8.iew.wb_consumers                  7642871                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.676717                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.872320                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        1550034                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         189355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           211748                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     17199242                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.654431                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.019756                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0      9994748     58.11%     58.11% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      4897590     28.48%     86.59% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      1453871      8.45%     95.04% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       128869      0.75%     95.79% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4       645972      3.76%     99.55% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5        29244      0.17%     99.72% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6        24062      0.14%     99.86% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7         9791      0.06%     99.91% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8        15095      0.09%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     17199242                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            11055849                       # Number of instructions committed
system.cpu8.commit.committedOps              11255716                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                       5739368                       # Number of memory references committed
system.cpu8.commit.loads                      3813598                       # Number of loads committed
system.cpu8.commit.membars                      53385                       # Number of memory barriers committed
system.cpu8.commit.branches                   2358006                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                  9028010                       # Number of committed integer instructions.
system.cpu8.commit.function_calls               35644                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu         5513626     48.99%     48.99% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult           2722      0.02%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.01% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        3813598     33.88%     82.89% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       1925770     17.11%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         11255716                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                15095                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                    29796132                       # The number of ROB reads
system.cpu8.rob.rob_writes                   25928143                       # The number of ROB writes
system.cpu8.timesIdled                            136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       27762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   11055849                       # Number of Instructions Simulated
system.cpu8.committedOps                     11255716                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.584138                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.584138                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.631258                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.631258                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                13334595                       # number of integer regfile reads
system.cpu8.int_regfile_writes                5391197                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                 47876224                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                 7223008                       # number of cc regfile writes
system.cpu8.misc_regfile_reads                6972503                       # number of misc regfile reads
system.cpu8.misc_regfile_writes                494807                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements             1949                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          368.642093                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            3699525                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs             2329                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs          1588.460713                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   368.642093                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.720004                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.720004                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses          8454603                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses         8454603                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      2003524                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        2003524                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      1771618                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       1771618                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data        45075                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total        45075                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data          446                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total          446                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      3775142                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         3775142                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      3775142                       # number of overall hits
system.cpu8.dcache.overall_hits::total        3775142                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       138146                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       138146                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data        32696                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total        32696                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       118573                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       118573                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        25864                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        25864                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       170842                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        170842                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       170842                       # number of overall misses
system.cpu8.dcache.overall_misses::total       170842                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data   3454294087                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total   3454294087                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   1148669399                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   1148669399                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data   3488719554                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   3488719554                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data    407259781                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    407259781                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    105356595                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    105356595                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data   4602963486                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total   4602963486                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data   4602963486                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total   4602963486                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      2141670                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      2141670                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      1804314                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      1804314                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       163648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       163648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data        26310                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        26310                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      3945984                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      3945984                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      3945984                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      3945984                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.064504                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.064504                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.018121                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.018121                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.724561                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.724561                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.983048                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.983048                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.043295                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.043295                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.043295                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.043295                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 25004.662364                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 25004.662364                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 35131.802025                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 35131.802025                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 29422.546060                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 29422.546060                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 15746.202482                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 15746.202482                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 26942.809649                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26942.809649                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 26942.809649                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26942.809649                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks           37                       # number of writebacks
system.cpu8.dcache.writebacks::total               37                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data        59136                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total        59136                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        16452                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        16452                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        22731                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        22731                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data        75588                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total        75588                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data        75588                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total        75588                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data        79010                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total        79010                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        16244                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        16244                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data        95842                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        95842                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        25864                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        25864                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data        95254                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total        95254                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data        95254                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total        95254                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   1450910258                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   1450910258                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data    702767658                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total    702767658                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data   2578683044                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   2578683044                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data    349640219                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    349640219                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data     87717405                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     87717405                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data   2153677916                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total   2153677916                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data   2153677916                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total   2153677916                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.036892                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.036892                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.009003                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.009003                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.585659                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.585659                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.983048                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.983048                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.024139                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.024139                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.024139                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.024139                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18363.628123                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18363.628123                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 43263.214602                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 43263.214602                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 26905.563782                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26905.563782                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 13518.412427                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 13518.412427                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 22609.842274                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 22609.842274                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 22609.842274                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 22609.842274                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements              718                       # number of replacements
system.cpu8.icache.tags.tagsinuse          367.526903                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            4785066                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             1089                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs                 4394                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   367.526903                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.717826                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.717826                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses          9573651                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses         9573651                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      4785066                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        4785066                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      4785066                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         4785066                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      4785066                       # number of overall hits
system.cpu8.icache.overall_hits::total        4785066                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         1215                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         1215                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         1215                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          1215                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         1215                       # number of overall misses
system.cpu8.icache.overall_misses::total         1215                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     21507982                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     21507982                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     21507982                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     21507982                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     21507982                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     21507982                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      4786281                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      4786281                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      4786281                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      4786281                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      4786281                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      4786281                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000254                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000254                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 17702.042798                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 17702.042798                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 17702.042798                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 17702.042798                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 17702.042798                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 17702.042798                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          126                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          126                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          126                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         1089                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         1089                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         1089                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         1089                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     16895015                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     16895015                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     16895015                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     16895015                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     16895015                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     16895015                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 15514.247016                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 15514.247016                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 15514.247016                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 15514.247016                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 15514.247016                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 15514.247016                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     10093                       # number of replacements
system.l2.tags.tagsinuse                  1248.442168                       # Cycle average of tags in use
system.l2.tags.total_refs                       24929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.184264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      232.346702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       323.770848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.018809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        36.591322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        23.900732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        79.643002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        32.293894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        12.972744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        25.731687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        52.298956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        38.020374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        33.801157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        37.711344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        19.635736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        32.798181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        53.496282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        35.998382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        72.210126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data        29.201891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1178                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020142                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    222939                       # Number of tag accesses
system.l2.tags.data_accesses                   222939                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1057                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 501                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 954                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                1456                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1001                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                1816                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1033                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                2292                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                1026                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                3641                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                1050                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                3499                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                1004                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                2107                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                1011                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data                1173                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   24688                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              867                       # number of Writeback hits
system.l2.Writeback_hits::total                   867                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu5.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1057                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  501                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  954                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1456                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1001                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1816                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1033                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 2292                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 1026                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 3642                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 1050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 3502                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 1004                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 2107                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 1011                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                 1174                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24693                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu0.data                  34                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1057                       # number of overall hits
system.l2.overall_hits::cpu1.data                 501                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 954                       # number of overall hits
system.l2.overall_hits::cpu2.data                1456                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1001                       # number of overall hits
system.l2.overall_hits::cpu3.data                1816                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1033                       # number of overall hits
system.l2.overall_hits::cpu4.data                2292                       # number of overall hits
system.l2.overall_hits::cpu5.inst                1026                       # number of overall hits
system.l2.overall_hits::cpu5.data                3642                       # number of overall hits
system.l2.overall_hits::cpu6.inst                1050                       # number of overall hits
system.l2.overall_hits::cpu6.data                3502                       # number of overall hits
system.l2.overall_hits::cpu7.inst                1004                       # number of overall hits
system.l2.overall_hits::cpu7.data                2107                       # number of overall hits
system.l2.overall_hits::cpu8.inst                1011                       # number of overall hits
system.l2.overall_hits::cpu8.data                1174                       # number of overall hits
system.l2.overall_hits::total                   24693                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               355                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               100                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                87                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               308                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               960                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                53                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data               971                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                64                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              2065                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                35                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              1930                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              1840                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                80                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              1530                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data               511                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11113                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           7035                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          10406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          13478                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          17175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          18309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          18370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          18027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          10277                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             113079                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3431                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         5356                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         6766                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         9128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        10036                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         9893                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         9856                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data         5129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            59595                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data              69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1068                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                293                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1051                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1074                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               2191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               2054                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               1997                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               1651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data                580                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12181                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               355                       # number of overall misses
system.l2.overall_misses::cpu0.data               293                       # number of overall misses
system.l2.overall_misses::cpu1.inst                87                       # number of overall misses
system.l2.overall_misses::cpu1.data               392                       # number of overall misses
system.l2.overall_misses::cpu2.inst               112                       # number of overall misses
system.l2.overall_misses::cpu2.data              1051                       # number of overall misses
system.l2.overall_misses::cpu3.inst                53                       # number of overall misses
system.l2.overall_misses::cpu3.data              1074                       # number of overall misses
system.l2.overall_misses::cpu4.inst                64                       # number of overall misses
system.l2.overall_misses::cpu4.data              2191                       # number of overall misses
system.l2.overall_misses::cpu5.inst                35                       # number of overall misses
system.l2.overall_misses::cpu5.data              2054                       # number of overall misses
system.l2.overall_misses::cpu6.inst                34                       # number of overall misses
system.l2.overall_misses::cpu6.data              1997                       # number of overall misses
system.l2.overall_misses::cpu7.inst                80                       # number of overall misses
system.l2.overall_misses::cpu7.data              1651                       # number of overall misses
system.l2.overall_misses::cpu8.inst                78                       # number of overall misses
system.l2.overall_misses::cpu8.data               580                       # number of overall misses
system.l2.overall_misses::total                 12181                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18981000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      4366500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data     16374000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      5835000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data     50888000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      2600000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data     51454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      3366500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    109425000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1897500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data    102275500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1759500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data     97518000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      4203000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data     81097000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      4049500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data     27079500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       588572000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       264500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       953500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     10280500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      4593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      4919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data      5689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data      6790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data      6666000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data      8454500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data      6513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data      3833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57739500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      4366500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     20967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      5835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     55807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     57143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      3366500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    116215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1897500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    108941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1759500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    105972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      4203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     87610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      4049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data     30912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        646311500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18981000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15683000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      4366500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     20967500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      5835000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     55807000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2600000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     57143500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      3366500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    116215000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1897500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    108941500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1759500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    105972500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      4203000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     87610500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      4049500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data     30912500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       646311500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            2416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            2787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            4357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            1061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data            5571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            1084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data            5339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            1084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            3637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            1089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data            1684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               35801                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          867                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               867                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         7035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        10407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        13478                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        17176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        18309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        18370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        18028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        10279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           113085                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         5358                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         6766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         9128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        10036                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         9894                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         9856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data         5129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          59599                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data            70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1073                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              327                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              893                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1066                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2507                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1054                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2890                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1097                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             4483                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             1061                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             5696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             5499                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             3758                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data             1754                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36874                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             327                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             893                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1066                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2507                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1054                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2890                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1097                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            4483                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            1061                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            5696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            5499                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            3758                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data            1754                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36874                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.914948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.746269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.076049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.380717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.105066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.397351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.050285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.348403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.058341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.473950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.032988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.346437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.031365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.344634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.073801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.420676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.071625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.303444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.310410                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999947                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999709                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999627                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.999899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999933                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.992000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.981250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.985714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995340                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.914948                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.896024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.076049                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.438970                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.105066                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.419226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.050285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.371626                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.058341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.488735                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.032988                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.360604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.031365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.363157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.073801                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.439329                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.071625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.330673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330341                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.914948                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.896024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.076049                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.438970                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.105066                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.419226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.050285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.371626                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.058341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.488735                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.032988                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.360604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.031365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.363157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.073801                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.439329                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.071625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.330673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330341                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53467.605634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54025                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50189.655172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53162.337662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52098.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53008.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49056.603774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52990.731205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 52601.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52990.314770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 54214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52992.487047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        51750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52998.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 52537.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 53004.575163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 51916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52993.150685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52962.476379                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        26500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     7.533760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    19.624573                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    12.343523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     8.684254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data    11.540555                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     8.432158                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53266.839378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 54684.523810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 54054.945055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 55237.864078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53758.064516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53850.318471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53830.578512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 55550.724638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54063.202247                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53467.605634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53525.597270                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50189.655172                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53488.520408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52098.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53098.953378                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49056.603774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53206.238361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 52601.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53041.989959                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 54214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 53038.704966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        51750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 53065.848773                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 52537.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 53065.112053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 51916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 53297.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53058.985305                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53467.605634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53525.597270                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50189.655172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53488.520408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52098.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53098.953378                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49056.603774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53206.238361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 52601.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53041.989959                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 54214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 53038.704966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        51750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 53065.848773                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 52537.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 53065.112053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 51916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 53297.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53058.985305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  203                       # number of writebacks
system.l2.writebacks::total                       203                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst             26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                198                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 198                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                198                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           80                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data          967                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data         2065                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data         1929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data         1839                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data         1529                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data          511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10915                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         7035                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        10406                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        13478                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        17175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        18309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        18370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        18027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        10277                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        113079                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         3431                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         5356                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data         6766                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data         9128                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        10036                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data         9893                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data         9856                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data         5129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        59595                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1068                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          2191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          2053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          1996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          1650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data           580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         2191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         2053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         1996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         1650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data          580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11983                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14497000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3966500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1509000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     12460000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3314000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data     38844000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       529000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data     39199500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      2156500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data     83691000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      1437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data     78178500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       813500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data     74527000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      2203500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data     61993000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      2975500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data     20714500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    443009500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    287270970                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    424671656                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    550032937                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data    699802378                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data    745921433                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data    748409756                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data    734321265                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data    419640843                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4610154738                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    139092281                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    217092182                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    274220148                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    369953513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    406770427                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    400961478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    399466456                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    207931651                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2415488136                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7877500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      3554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      3798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data      4414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      5227000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data      5129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data      6507500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data      5020000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data      2978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44506500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11844000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     16014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     42642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     43614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      2156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     88918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      1437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     83308000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     81034500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      2203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     67013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      2975500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data     23692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    487516000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11844000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     16014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     42642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     43614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      2156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     88918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      1437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     83308000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     81034500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      2203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     67013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      2975500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data     23692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    487516000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.701493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.032343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.378245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.075047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.396523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.012334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.346968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.048314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.473950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.032045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.346257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.344447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.049815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.420401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.067034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.303444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.304880                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999945                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999627                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.999899                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999933                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.992000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.981250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.985714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995340                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.877676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.032343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.436730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.075047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.418428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.012334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.370242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.048314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.488735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.032045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.360428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.362975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.049815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.439063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.067034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.330673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.877676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.032343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.436730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.075047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.418428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.012334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.370242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.048314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.488735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.032045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.360428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.362975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.049815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.439063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.067034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.330673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324972                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42196.808511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40783.783784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40718.954248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        41425                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40546.972860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40692.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40537.228542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40688.679245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40528.329298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 42279.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40527.993779                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        40675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40525.829255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40544.800523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40760.273973                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40537.181996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40587.219423                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        41750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40834.537313                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40810.268691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40809.685191                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40745.407744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40740.697635                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40740.868590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40734.524047                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40833.009925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40769.327090                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40539.866220                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40532.520911                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40529.138043                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40529.525964                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40531.130630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40529.816840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40530.281656                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40540.388185                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40531.724742                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40816.062176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 42309.523810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41741.758242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 42859.223301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41484.126984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 41366.935484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 41449.044586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 41487.603306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 43159.420290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41672.752809                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41268.292683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40783.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 41061.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        41425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40650.619638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40692.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40760.747664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40688.679245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40583.295299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 42279.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40578.665368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        40675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40598.446894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40613.939394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40760.273973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40849.137931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40683.968956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41268.292683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40783.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 41061.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        41425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40650.619638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40692.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40760.747664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40688.679245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40583.295299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 42279.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40578.665368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        40675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40598.446894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40613.939394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40760.273973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40849.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40683.968956                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               10915                       # Transaction distribution
system.membus.trans_dist::ReadResp              10915                       # Transaction distribution
system.membus.trans_dist::Writeback               203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           211743                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         210176                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          172677                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          326                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6091                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       624111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 624111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       779712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  779712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           254594                       # Total snoops (count)
system.membus.snoop_fanout::samples            440251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  440251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              440251                       # Request fanout histogram
system.membus.reqLayer0.occupancy           263146514                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308459611                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1635309                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1632933                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2376                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              867                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211746                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        210180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         421926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        50414                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        50414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       164680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       249160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       275604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       339970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       366600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       327462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       351550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         2178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side       239545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2333399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        22208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        73216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        60160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        68224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       165760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        67456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       189888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        70208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       296960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        67904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       375552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        69376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       363520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        69376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       246464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side        69696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2415424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1913416                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2123841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17               2123841    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2123841                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1083262248                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            582998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            512994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1740918                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         231527963                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1615449                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         348872184                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1602933                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        373678620                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1651983                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        451228838                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1592995                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        484059916                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1632985                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        419380196                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1639955                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        466312310                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.7                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1636985                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        335486416                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
