<div id="pf1e2" class="pf w0 h0" data-page-no="1e2"><div class="pc pc1e2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1e2.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">28.3.24<span class="_ _b"> </span>ADC Minus-Side General Calibration Value Register</div><div class="t m0 xf1 h1b y1544 ff1 fsc fc0 sc0 ls0 ws24e">(ADC<span class="ff7">x</span>_CLM0)</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">For more information, see CLMD register description.</div><div class="t m0 x9 h7 y2a78 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + 6Ch offset = 4003_B06Ch</div><div class="t m0 x2c h1d y2a79 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y2a7a ff2 fsd fc0 sc0 ls20b">R<span class="fs4 ls20c v11">0<span class="ls0 ve">CLM0</span></span></div><div class="t m0 x89 h1d y2a7b ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y2a7c ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0</span></div><div class="t m0 x18 h9 y2a7d ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_CLM0 field descriptions</span></div><div class="t m0 x12c h10 y2a7e ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y2a7f ff2 fs4 fc0 sc0 ls0">31–6</div><div class="t m0 x91 h7 y2a80 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2a7f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2a80 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y2a81 ff2 fs4 fc0 sc0 ls0">5–0</div><div class="t m0 x95 h7 y2fc ff2 fs4 fc0 sc0 ls0">CLM0</div><div class="t m0 x83 h7 y2a81 ff2 fs4 fc0 sc0 ls0 ws0">Calibration Value</div><div class="t m0 x9 hd y2aa3 ff1 fs7 fc0 sc0 ls0 ws0">28.4<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y2aa4 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module is disabled during reset, in Low-Power Stop mode, or when</div><div class="t m0 x9 hf y2aa5 ff3 fs5 fc0 sc0 ls0 ws0">SC1n[ADCH] are all high; see the power management information for details. The</div><div class="t m0 x9 hf y2aa6 ff3 fs5 fc0 sc0 ls0 ws0">module is idle when a conversion has completed and another conversion has not been</div><div class="t m0 x9 hf y2aa7 ff3 fs5 fc0 sc0 ls0 ws0">initiated. When it is idle and the asynchronous clock output enable is disabled, or</div><div class="t m0 x9 hf y2034 ff3 fs5 fc0 sc0 ls0 ws0">CFG2[ADACKEN]= 0, the module is in its lowest power state. The ADC can perform an</div><div class="t m0 x9 hf y2aa8 ff3 fs5 fc0 sc0 ls0 ws0">analog-to-digital conversion on any of the software selectable channels. All modes</div><div class="t m0 x9 hf y2aa9 ff3 fs5 fc0 sc0 ls0 ws0">perform conversion by a successive approximation algorithm.</div><div class="t m0 x9 hf y2037 ff3 fs5 fc0 sc0 ls0 ws0">To meet accuracy specifications, the ADC module must be calibrated using the on-chip</div><div class="t m0 x9 hf y2038 ff3 fs5 fc0 sc0 ls0 ws0">calibration function. See <span class="fc1">Calibration function</span> for details on how to perform calibration.</div><div class="t m0 x9 hf y2aaa ff3 fs5 fc0 sc0 ls0 ws0">When the conversion is completed, the result is placed in the Rn data registers. The</div><div class="t m0 x9 hf y203a ff3 fs5 fc0 sc0 ls0 ws0">respective SC1n[COCO] is then set and an interrupt is generated if the respective</div><div class="t m0 x9 hf y203b ff3 fs5 fc0 sc0 ls0 ws0">conversion complete interrupt has been enabled, or, when SC1n[AIEN]=1.</div><div class="t m0 x9 hf y2aab ff3 fs5 fc0 sc0 ls0 ws0">The ADC module has the capability of automatically comparing the result of a</div><div class="t m0 x9 hf y2aac ff3 fs5 fc0 sc0 ls0 ws0">conversion with the contents of the CV1 and CV2 registers. The compare function is</div><div class="t m0 x9 hf y2aad ff3 fs5 fc0 sc0 ls0 ws0">enabled by setting SC2[ACFE] and operates in any of the conversion modes and</div><div class="t m0 x9 hf y2aae ff3 fs5 fc0 sc0 ls0">configurations.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">482<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1e2" data-dest-detail='[482,"XYZ",null,511.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:265.316000px;bottom:584.700000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e2" data-dest-detail='[482,"XYZ",null,484.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:500.180000px;bottom:580.200000px;width:24.003000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ee" data-dest-detail='[494,"XYZ",null,501.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:194.756000px;bottom:231.600000px;width:113.162000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
