ISim log file
Running: D:\QUARTUS\GitHub\lab06-grupo15_\src\BancoRegistro\TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 4.  For instance TestBench/uut/, width 2 of formal port addrRa is not equal to width 4 of actual variable addrRa. 
WARNING: File "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 5.  For instance TestBench/uut/, width 2 of formal port addrRb is not equal to width 4 of actual variable addrRb. 
WARNING: File "D:/QUARTUS/GitHub/lab06-grupo15_/src/BancoRegistro/TestBench.v" Line 6.  For instance TestBench/uut/, width 2 of formal port addrW is not equal to width 5 of actual variable addrW. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
el valor de registro  0 =  10 y  8 = 10
el valor de registro  1 =   2 y  9 = 10
el valor de registro  2 =   5 y 10 =  2
el valor de registro  3 =   1 y 11 =  5
el valor de registro  4 =  10 y 12 =  1
el valor de registro  5 =   2 y 13 = 10
el valor de registro  6 =   5 y 14 =  2
el valor de registro  7 =   1 y 15 =  5
