Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a661b8b9d3bc4bd7b926c0681fbadb64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.tick_msec
Compiling module xil_defaultlib.counter_msec
Compiling module xil_defaultlib.counter_sec
Compiling module xil_defaultlib.counter_min
Compiling module xil_defaultlib.counter_hour
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.clk_div_10Hz
Compiling module xil_defaultlib.counter_100ms
Compiling module xil_defaultlib.stop_watch
Compiling module xil_defaultlib.clk_div_1000Hz
Compiling module xil_defaultlib.counter_4
Compiling module xil_defaultlib.decoder_2X4
Compiling module xil_defaultlib.digit_splitter_msec
Compiling module xil_defaultlib.digit_splitter_sec
Compiling module xil_defaultlib.digit_splitter_min
Compiling module xil_defaultlib.digit_splitter_hour
Compiling module xil_defaultlib.digit_splitter_stop_watch
Compiling module xil_defaultlib.mux_12X1
Compiling module xil_defaultlib.fnd_font
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
