{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666021626806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666021626814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:47:04 2022 " "Processing started: Mon Oct 17 16:47:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666021626814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021626814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ON_FPGA -c CPU_ON_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ON_FPGA -c CPU_ON_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021626814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666021627521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666021627522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microaddress_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microaddress_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microaddress_counter-arch_of_micaddr_counter " "Found design unit 1: microaddress_counter-arch_of_micaddr_counter" {  } { { "microaddress_counter.vhd" "" { Text "E:/AlteraPrj/VHDL/CPU_ON_FPGA/microaddress_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666021641290 ""} { "Info" "ISGN_ENTITY_NAME" "1 microaddress_counter " "Found entity 1: microaddress_counter" {  } { { "microaddress_counter.vhd" "" { Text "E:/AlteraPrj/VHDL/CPU_ON_FPGA/microaddress_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666021641290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021641290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microaddr_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file microaddr_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microaddr_types " "Found design unit 1: microaddr_types" {  } { { "microaddr_types.vhd" "" { Text "E:/AlteraPrj/VHDL/CPU_ON_FPGA/microaddr_types.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666021641292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021641292 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"std_logic_vector\";  expecting \"(\", or \"access\", or \"array\", or \"file\", or \"range\", or \"record\" register_types.vhd(10) " "VHDL syntax error at register_types.vhd(10) near text \"std_logic_vector\";  expecting \"(\", or \"access\", or \"array\", or \"file\", or \"range\", or \"record\"" {  } { { "register_types.vhd" "" { Text "E:/AlteraPrj/VHDL/CPU_ON_FPGA/register_types.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021641293 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "register_types register_types.vhd(6) " "Ignored construct register_types at register_types.vhd(6) due to previous errors" {  } { { "register_types.vhd" "" { Text "E:/AlteraPrj/VHDL/CPU_ON_FPGA/register_types.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1666021641293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_types.vhd 0 0 " "Found 0 design units, including 0 entities, in source file register_types.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021641293 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666021641447 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 17 16:47:21 2022 " "Processing ended: Mon Oct 17 16:47:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666021641447 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666021641447 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666021641447 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021641447 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666021642114 ""}
