module top_module (
	input clk,
	input L,
	input r_in,
	input q_in,
	output reg Q);
	
    wire n1;
    assign n1 = L? r_in: q_in;
    always @(posedge clk) Q <=n1;
    
endmodule
