;redcode
;assert 1
	SPL 0, <-2
	CMP -6, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @2
	SPL 100
	SUB -7, <-420
	MOV -7, <-20
	SUB #72, @200
	SUB <100, @2
	SPL 0, <-3
	MOV #-0, <-20
	SUB 15, @10
	MOV #-0, <-20
	ADD 10, 48
	SUB @150, 116
	SUB #72, @200
	SUB #72, @200
	SUB 300, 90
	SUB -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 100
	SUB @121, 103
	SPL 0, <-3
	SUB @127, 106
	SUB @121, 106
	SUB @127, 106
	SUB @121, 103
	MOV -1, <-20
	MOV #-0, <-20
	SUB @150, 116
	SUB 12, @10
	SUB 12, @10
	ADD 10, 48
	SUB -7, <-20
	JMN 12, <10
	SUB @150, 116
	SUB #72, @200
	DJN -1, @-20
	MOV -1, <-20
	SUB 0, @2
	SPL 0, <-3
	SUB @121, 103
	CMP -6, <-424
	MOV -1, <-20
	SUB #72, @200
	SUB @121, 103
	SUB -0, 900
