module top
#(parameter param103 = {(&(~&((7'h44) ? (-(8'ha1)) : (^~(8'hb0))))), (((&{(7'h41), (8'ha8)}) << (-((8'hab) < (7'h42)))) ? (((^~(7'h43)) - {(8'haf)}) - ({(8'haf), (8'hb6)} ? ((7'h43) ? (7'h42) : (8'hb4)) : ((8'hbd) ? (8'hbb) : (8'hbb)))) : ((~&(&(8'ha4))) ? {{(8'h9e)}, {(8'hb0), (8'haf)}} : (((8'hac) ? (8'hb1) : (8'hab)) ^~ {(7'h41), (8'hba)})))})
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2ac):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire0;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(4'hd):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire signed [(5'h15):(1'h0)] wire4;
  wire [(5'h11):(1'h0)] wire102;
  wire signed [(2'h3):(1'h0)] wire101;
  wire [(4'hb):(1'h0)] wire100;
  wire [(5'h12):(1'h0)] wire88;
  wire signed [(5'h12):(1'h0)] wire87;
  wire signed [(4'hf):(1'h0)] wire86;
  wire signed [(3'h4):(1'h0)] wire85;
  wire [(4'h9):(1'h0)] wire84;
  wire signed [(4'h8):(1'h0)] wire83;
  wire signed [(4'h8):(1'h0)] wire82;
  wire signed [(2'h3):(1'h0)] wire61;
  wire [(4'h8):(1'h0)] wire48;
  wire [(5'h10):(1'h0)] wire47;
  wire [(5'h10):(1'h0)] wire46;
  wire [(3'h7):(1'h0)] wire45;
  wire signed [(4'ha):(1'h0)] wire43;
  wire signed [(5'h14):(1'h0)] wire29;
  wire signed [(4'hb):(1'h0)] wire26;
  wire [(3'h4):(1'h0)] wire24;
  reg [(5'h11):(1'h0)] reg99 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg98 = (1'h0);
  reg [(2'h2):(1'h0)] reg97 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg96 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg95 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg94 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg93 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg91 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg90 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg89 = (1'h0);
  reg [(5'h15):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg80 = (1'h0);
  reg [(5'h10):(1'h0)] reg79 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg78 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg77 = (1'h0);
  reg [(2'h2):(1'h0)] reg76 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg75 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg74 = (1'h0);
  reg [(2'h2):(1'h0)] reg73 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg72 = (1'h0);
  reg [(5'h15):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg70 = (1'h0);
  reg [(4'hf):(1'h0)] reg69 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg68 = (1'h0);
  reg [(2'h2):(1'h0)] reg67 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg65 = (1'h0);
  reg [(4'h9):(1'h0)] reg64 = (1'h0);
  reg [(4'he):(1'h0)] reg63 = (1'h0);
  reg [(5'h13):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg60 = (1'h0);
  reg [(4'ha):(1'h0)] reg59 = (1'h0);
  reg [(4'h9):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg55 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg53 = (1'h0);
  reg [(4'hb):(1'h0)] reg52 = (1'h0);
  reg [(3'h7):(1'h0)] reg51 = (1'h0);
  reg [(2'h3):(1'h0)] reg50 = (1'h0);
  reg [(4'h8):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg28 = (1'h0);
  assign y = {wire102,
                 wire101,
                 wire100,
                 wire88,
                 wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire61,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire29,
                 wire26,
                 wire24,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg27,
                 reg28,
                 (1'h0)};
  module5 #() modinst25 (wire24, clk, wire2, wire1, wire3, wire0, wire4);
  assign wire26 = (wire4 == wire4);
  always
    @(posedge clk) begin
      reg27 <= (((^~(~|$signed(wire1))) != ($unsigned($signed(wire26)) ^ (-$unsigned(wire4)))) ?
          {((&wire2) >>> $unsigned(wire26))} : {wire0,
              ((wire26 ? wire2 : (wire26 ? wire2 : wire3)) ?
                  wire0 : (|(~|wire26)))});
      reg28 <= (~^{$unsigned($unsigned((reg27 >> wire2)))});
    end
  assign wire29 = (((^~reg28) ?
                      wire24 : (wire26[(1'h0):(1'h0)] ?
                          {$signed(reg27), $signed(reg27)} : (~{wire2,
                              wire3}))) <<< wire2);
  module30 #() modinst44 (wire43, clk, wire3, reg28, wire0, wire26, wire29);
  assign wire45 = $signed($unsigned((~&wire24)));
  assign wire46 = ({(wire2 ?
                          (8'h9f) : ((-wire26) ?
                              reg28 : wire0[(5'h10):(4'he)])),
                      $signed(wire29)} <<< (~&$unsigned((|$unsigned(reg27)))));
  assign wire47 = wire3;
  assign wire48 = $unsigned(wire3);
  always
    @(posedge clk) begin
      if ((((wire2[(3'h4):(1'h0)] ?
          (-(wire3 ^ wire43)) : $signed(wire26[(1'h0):(1'h0)])) - (((^wire4) ?
              {reg28, wire45} : (wire1 ? reg28 : wire4)) ?
          (8'h9d) : (wire45[(2'h3):(2'h3)] == wire2[(1'h0):(1'h0)]))) << ($signed($signed($signed(wire43))) ?
          $signed($unsigned($signed(wire3))) : (wire24[(2'h3):(1'h0)] - (8'ha3)))))
        begin
          reg49 <= $unsigned($signed($signed(wire3[(2'h3):(1'h1)])));
          reg50 <= ({((8'ha8) ?
                  wire29[(5'h11):(5'h11)] : reg49[(3'h5):(1'h1)])} - wire1[(4'h9):(3'h4)]);
          reg51 <= $unsigned(reg28);
          reg52 <= reg28[(2'h3):(2'h2)];
        end
      else
        begin
          reg49 <= (wire43[(2'h3):(1'h1)] || wire26[(3'h7):(2'h2)]);
          reg50 <= {(|reg50), (~^(wire4[(5'h14):(4'h8)] ^~ (~|(~&reg52))))};
          if ($unsigned($signed((wire29[(3'h7):(1'h1)] >> (8'hbb)))))
            begin
              reg51 <= $unsigned(wire0[(4'hd):(4'hb)]);
              reg52 <= (((~^$signed((8'ha4))) << wire26) - $signed($unsigned((wire45[(3'h4):(2'h3)] ~^ {wire43}))));
              reg53 <= (~(~&(8'hb5)));
              reg54 <= ({$unsigned($unsigned($signed(wire43))),
                  ((reg27[(4'ha):(4'h8)] * $signed(wire1)) && $signed({wire1}))} != reg52);
              reg55 <= (~|($signed((8'hb0)) ?
                  reg52[(1'h1):(1'h0)] : {({reg51} ?
                          (wire1 || (8'hbe)) : (reg49 ? wire24 : (8'ha5)))}));
            end
          else
            begin
              reg51 <= ($unsigned($unsigned(((^~reg50) ? (&wire45) : reg55))) ?
                  $signed(($unsigned((wire29 < wire46)) ?
                      (|(^~reg50)) : $unsigned($signed((8'hb3))))) : wire4);
            end
          reg56 <= ((({wire26, {(8'hac), wire26}} <<< $signed((reg54 ?
                      reg51 : wire47))) ?
                  $signed($signed(wire24)) : wire48) ?
              ($signed($unsigned(wire24)) ?
                  (reg50 || $unsigned(reg52)) : (~&(|$signed(wire48)))) : (~|(^({(8'haa),
                  reg51} ~^ wire3))));
        end
      reg57 <= ($signed((^wire2)) >= {($signed((reg50 ?
              wire26 : wire2)) ^ $signed($unsigned(reg28)))});
      reg58 <= reg49[(3'h4):(1'h1)];
      reg59 <= (reg51[(1'h0):(1'h0)] != $unsigned(reg51[(3'h4):(2'h3)]));
      reg60 <= {reg56, wire24[(2'h3):(2'h2)]};
    end
  assign wire61 = ((reg54 ?
                          $signed({reg60[(4'h9):(2'h2)],
                              wire43[(4'ha):(3'h5)]}) : wire2) ?
                      (~&wire3) : $signed({wire26[(2'h3):(1'h0)],
                          (wire47 - reg60)}));
  always
    @(posedge clk) begin
      reg62 <= ($unsigned($unsigned($signed((&wire4)))) <= (($signed(((8'ha8) ?
                  wire46 : (8'hae))) ?
              (&(wire61 == reg55)) : ((wire43 ?
                  wire26 : wire29) + $signed(reg60))) ?
          $unsigned($unsigned((reg53 ?
              reg52 : reg52))) : {$signed(wire45[(2'h2):(1'h0)])}));
      if (({(|$signed($signed(wire43))),
          reg59} ^ $unsigned({(~$signed(wire26))})))
        begin
          reg63 <= wire26;
          if (($signed(((reg49 ?
                  reg62[(4'he):(3'h7)] : wire46[(5'h10):(4'h9)]) << (8'hb5))) ?
              (~^(^wire43)) : reg59[(4'h9):(3'h5)]))
            begin
              reg64 <= $signed((8'ha1));
            end
          else
            begin
              reg64 <= ((-$unsigned(reg64[(3'h6):(2'h2)])) <<< $unsigned(reg53));
              reg65 <= $unsigned($signed(({(+reg63),
                  $unsigned(reg58)} >= $signed($signed(wire46)))));
              reg66 <= $unsigned(reg62);
              reg67 <= (((-(|$signed(wire47))) <= {reg60[(4'h8):(4'h8)],
                  $signed($unsigned(wire1))}) >>> ({reg59,
                  $signed($unsigned(reg64))} >= (^~($unsigned(reg50) > (wire2 >= wire43)))));
              reg68 <= (~&{wire43[(2'h2):(1'h0)]});
            end
          reg69 <= $signed(reg58);
          reg70 <= (~|wire1[(4'h8):(1'h0)]);
          if (($signed((reg65[(3'h6):(2'h2)] ?
              (reg70[(3'h6):(2'h3)] - reg69) : wire24[(2'h2):(2'h2)])) >>> ((~^wire4[(1'h1):(1'h0)]) ~^ $unsigned($signed((reg67 ?
              reg56 : reg51))))))
            begin
              reg71 <= wire26;
              reg72 <= $signed((~&wire0[(2'h2):(1'h1)]));
              reg73 <= ({reg64[(2'h2):(2'h2)]} >>> ($signed((^(!(8'hae)))) ?
                  $signed($signed((|(8'hb5)))) : $unsigned({reg59[(1'h1):(1'h0)]})));
              reg74 <= $unsigned(((^(reg59[(1'h0):(1'h0)] * (~reg66))) >>> wire45[(1'h1):(1'h0)]));
              reg75 <= $signed(((~^({reg65} ?
                  $signed(reg28) : (reg28 ?
                      (8'haf) : wire3))) <= ($signed($signed(reg73)) + wire1[(3'h6):(3'h4)])));
            end
          else
            begin
              reg71 <= (wire1 < $unsigned((((reg69 >> reg67) ^~ (wire45 == wire61)) ?
                  (~&(wire45 ?
                      (8'hba) : wire43)) : ((wire24 * reg55) == reg54[(2'h3):(1'h1)]))));
              reg72 <= (reg56[(2'h3):(1'h1)] ?
                  (+wire61[(1'h0):(1'h0)]) : ($unsigned((&(reg60 >= wire3))) ?
                      (^~(reg72 ?
                          wire47 : reg69)) : ((((8'ha0) > wire46) ^ (^wire47)) && $unsigned(reg58[(1'h1):(1'h1)]))));
              reg73 <= $unsigned(($unsigned(reg53) < $signed(reg58[(2'h2):(1'h0)])));
              reg74 <= $signed(($signed(reg66[(1'h0):(1'h0)]) ?
                  reg60 : $signed(reg50[(1'h0):(1'h0)])));
            end
        end
      else
        begin
          reg63 <= {((-{(wire48 ? reg59 : wire26),
                  (reg27 ~^ reg58)}) ^~ (^~$signed((wire0 ^ wire0))))};
          reg64 <= $signed((($unsigned((reg55 << (8'hb9))) * {$unsigned(reg27),
              wire43}) || {$unsigned((reg58 ^~ wire26))}));
          reg65 <= $signed(reg51);
          reg66 <= $signed($unsigned($unsigned(($unsigned((7'h43)) ?
              $signed(reg52) : $signed(wire43)))));
          reg67 <= reg73[(1'h1):(1'h1)];
        end
      reg76 <= $signed((((~|(8'hbe)) << $signed(wire24)) << (!{$unsigned(reg68),
          $unsigned(reg63)})));
      if ($unsigned(wire3))
        begin
          reg77 <= (~|$signed(((wire46 << reg64) ?
              (~{reg66, (8'ha8)}) : reg56)));
          reg78 <= $signed({$signed(reg66[(3'h4):(2'h3)])});
          reg79 <= {wire24[(3'h4):(1'h0)]};
          reg80 <= ($signed({($unsigned(reg64) ?
                  wire61 : {wire46,
                      reg60})}) - {(~^($signed(reg66) == $signed(reg79)))});
        end
      else
        begin
          reg77 <= {(-reg59[(3'h6):(2'h3)])};
          reg78 <= wire26;
        end
      reg81 <= wire0[(3'h4):(1'h1)];
    end
  assign wire82 = reg59;
  assign wire83 = reg59;
  assign wire84 = ((!reg68[(3'h6):(3'h6)]) ?
                      wire47[(3'h6):(1'h1)] : reg58[(1'h0):(1'h0)]);
  assign wire85 = {$signed($signed({$signed(reg66), {reg76}}))};
  assign wire86 = ($signed((($signed(reg65) * (reg50 > wire3)) ~^ $unsigned(wire85[(1'h0):(1'h0)]))) ?
                      {($signed((^wire47)) ?
                              (reg53[(4'h8):(3'h6)] & reg56) : reg71[(3'h7):(1'h1)]),
                          (reg58 && $signed((&reg28)))} : {reg74[(4'hb):(3'h6)],
                          $signed({wire45[(2'h3):(2'h3)], reg66})});
  assign wire87 = (~|($signed(reg27[(2'h3):(2'h2)]) ?
                      (($unsigned((8'hbe)) ?
                          (wire0 ?
                              wire45 : wire85) : wire26) || {(|reg54)}) : ((wire3 >= (reg72 ?
                          reg80 : reg50)) <= (~&$signed(wire47)))));
  assign wire88 = (8'ha0);
  always
    @(posedge clk) begin
      reg89 <= (({$unsigned(reg57[(4'hc):(3'h5)]),
              {reg52, (reg76 ? (8'ha7) : reg55)}} ?
          $unsigned({(wire88 ?
                  reg63 : reg59)}) : reg79[(3'h4):(3'h4)]) ^ (wire83 != ((((8'ha2) ?
              reg73 : reg49) ?
          {reg63, reg53} : {reg57}) != {(~&reg79)})));
      reg90 <= $unsigned(reg89[(1'h0):(1'h0)]);
      reg91 <= $unsigned($unsigned((reg56 ?
          ($signed(reg57) ?
              reg56[(2'h2):(2'h2)] : (reg76 < reg77)) : reg77[(3'h4):(1'h1)])));
      reg92 <= (reg62[(5'h12):(3'h5)] >= {((!(~^reg74)) ?
              reg71 : ($signed(reg72) >>> $signed((8'hb3)))),
          $signed(reg59)});
      if ($unsigned(($signed(wire82) ?
          (~|(!(wire47 ? (8'hbe) : reg65))) : (({reg92} ?
                  $unsigned(wire1) : $unsigned(wire2)) ?
              {reg49} : $unsigned($signed(wire82))))))
        begin
          reg93 <= wire86;
          reg94 <= {$unsigned((|(reg69 & (+wire86))))};
          reg95 <= (($signed($signed((wire88 ?
              wire45 : wire86))) || ($unsigned(((7'h44) << wire0)) >= (wire3 ?
              (reg58 ?
                  wire82 : wire88) : (reg79 | wire86)))) || reg94[(3'h6):(1'h1)]);
          reg96 <= (($unsigned(wire48[(3'h7):(3'h5)]) ~^ $unsigned($signed($signed(wire4)))) ?
              {$unsigned(($unsigned(reg49) ?
                      $signed(reg89) : ((8'ha1) ? (8'ha5) : (8'hb8)))),
                  $signed(($unsigned(reg90) << $unsigned(reg49)))} : ($signed(reg81) >= $signed($signed((reg72 ^ reg72)))));
          if ((-$unsigned(wire82)))
            begin
              reg97 <= $unsigned((8'hb5));
              reg98 <= $unsigned((reg53 ^ (-$unsigned(((8'hbf) > (8'ha3))))));
              reg99 <= (((reg79[(3'h4):(1'h1)] * $unsigned((reg76 ?
                      wire87 : reg55))) ?
                  reg28 : $signed((|$unsigned((7'h44))))) << $signed((^$signed({reg62}))));
            end
          else
            begin
              reg97 <= (((^~($unsigned((8'hb3)) ^~ (reg58 ^~ reg49))) > wire88[(3'h4):(1'h1)]) * reg53);
              reg98 <= reg76;
              reg99 <= ($unsigned(reg76) ~^ (-$signed($signed(((8'h9c) && reg54)))));
            end
        end
      else
        begin
          reg93 <= $unsigned(reg90[(2'h3):(1'h0)]);
          reg94 <= (!$signed(($signed(reg79) ?
              reg57[(4'hc):(3'h4)] : wire87[(4'hd):(4'hc)])));
          if (({(~^$unsigned(reg49))} ? reg89 : ((7'h43) ? wire82 : reg91)))
            begin
              reg95 <= $signed(reg77);
              reg96 <= $signed({$signed($unsigned((reg59 ? reg96 : (8'ha9))))});
              reg97 <= $signed({reg80});
            end
          else
            begin
              reg95 <= {($unsigned(reg95[(2'h3):(2'h3)]) ?
                      (8'hb4) : reg90[(4'h9):(3'h4)]),
                  $unsigned(wire82[(1'h1):(1'h0)])};
              reg96 <= $unsigned($signed((8'h9c)));
              reg97 <= $signed((^(!$unsigned((reg58 >= reg56)))));
              reg98 <= {wire82};
              reg99 <= $unsigned(($unsigned(wire85[(2'h3):(2'h3)]) - reg58));
            end
        end
    end
  assign wire100 = ($signed(reg28[(1'h0):(1'h0)]) ?
                       (|$signed({(!wire43)})) : $signed((8'hbe)));
  assign wire101 = (8'hac);
  assign wire102 = $unsigned({wire101, reg62[(5'h11):(4'hf)]});
endmodule

module module30
#(parameter param41 = (((((~&(8'h9e)) & ((8'hae) ^~ (8'haf))) >>> (((8'hbc) ? (7'h43) : (8'ha8)) >>> ((8'ha7) ? (7'h40) : (8'h9c)))) ^ ((((8'ha8) + (8'h9f)) & {(8'hb0), (8'had)}) ? (~|((8'h9e) ~^ (8'hb0))) : (+((8'hb3) ? (8'ha2) : (8'ha6))))) << ((~(~|((8'hba) ? (7'h44) : (8'ha3)))) ? (^~((8'hab) ? (^~(7'h43)) : (~^(8'h9c)))) : ((^~(^(8'ha9))) * {{(8'hae), (8'hb1)}}))), 
parameter param42 = (~((((param41 ? param41 : param41) << param41) ? {(~&param41), param41} : (-(param41 ? param41 : param41))) * (((param41 <<< param41) ^~ (param41 - param41)) - param41))))
(y, clk, wire35, wire34, wire33, wire32, wire31);
  output wire [(32'h3b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire35;
  input wire signed [(2'h2):(1'h0)] wire34;
  input wire signed [(5'h10):(1'h0)] wire33;
  input wire signed [(4'h8):(1'h0)] wire32;
  input wire signed [(5'h11):(1'h0)] wire31;
  wire [(4'hd):(1'h0)] wire40;
  wire [(5'h13):(1'h0)] wire39;
  wire signed [(4'he):(1'h0)] wire38;
  wire [(3'h7):(1'h0)] wire37;
  wire signed [(3'h5):(1'h0)] wire36;
  assign y = {wire40, wire39, wire38, wire37, wire36, (1'h0)};
  assign wire36 = (wire34[(1'h0):(1'h0)] * wire33[(3'h4):(2'h2)]);
  assign wire37 = $unsigned($unsigned((8'h9f)));
  assign wire38 = wire35[(1'h0):(1'h0)];
  assign wire39 = $signed({wire32[(3'h7):(3'h7)],
                      $unsigned(((wire36 ? wire35 : (8'ha0)) ~^ wire38))});
  assign wire40 = wire38;
endmodule

module module5  (y, clk, wire10, wire9, wire8, wire7, wire6);
  output wire [(32'h85):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire10;
  input wire [(4'h9):(1'h0)] wire9;
  input wire [(2'h2):(1'h0)] wire8;
  input wire [(4'hc):(1'h0)] wire7;
  input wire signed [(5'h11):(1'h0)] wire6;
  wire signed [(5'h13):(1'h0)] wire23;
  wire signed [(2'h2):(1'h0)] wire22;
  wire [(5'h14):(1'h0)] wire16;
  wire [(5'h11):(1'h0)] wire12;
  wire [(5'h12):(1'h0)] wire11;
  reg [(5'h12):(1'h0)] reg21 = (1'h0);
  reg [(2'h2):(1'h0)] reg20 = (1'h0);
  reg [(3'h7):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg17 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg15 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(3'h6):(1'h0)] reg13 = (1'h0);
  assign y = {wire23,
                 wire22,
                 wire16,
                 wire12,
                 wire11,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg14,
                 reg13,
                 (1'h0)};
  assign wire11 = $signed(($unsigned((&(8'ha1))) | wire10));
  assign wire12 = $signed($unsigned((((wire10 ? wire9 : wire11) << (wire8 ?
                          (8'ha7) : wire11)) ?
                      wire8 : wire6)));
  always
    @(posedge clk) begin
      reg13 <= (8'haa);
      reg14 <= (&$unsigned((-((wire11 ? wire6 : wire7) ?
          (wire7 ? wire9 : wire12) : $signed(wire11)))));
      reg15 <= (^~(^reg14));
    end
  assign wire16 = ((~|(wire8 < (~|reg13))) <<< $unsigned(wire8[(1'h0):(1'h0)]));
  always
    @(posedge clk) begin
      reg17 <= wire8;
      reg18 <= wire8[(2'h2):(1'h1)];
      reg19 <= $unsigned($signed(wire11));
      reg20 <= wire10[(1'h0):(1'h0)];
      reg21 <= wire7;
    end
  assign wire22 = (^$unsigned($unsigned($signed(reg14[(2'h3):(1'h0)]))));
  assign wire23 = wire16[(1'h0):(1'h0)];
endmodule
