
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401100 <.init>:
  401100:	stp	x29, x30, [sp, #-16]!
  401104:	mov	x29, sp
  401108:	bl	4014a0 <ferror@plt+0x60>
  40110c:	ldp	x29, x30, [sp], #16
  401110:	ret

Disassembly of section .plt:

0000000000401120 <memcpy@plt-0x20>:
  401120:	stp	x16, x30, [sp, #-16]!
  401124:	adrp	x16, 413000 <ferror@plt+0x11bc0>
  401128:	ldr	x17, [x16, #4088]
  40112c:	add	x16, x16, #0xff8
  401130:	br	x17
  401134:	nop
  401138:	nop
  40113c:	nop

0000000000401140 <memcpy@plt>:
  401140:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401144:	ldr	x17, [x16]
  401148:	add	x16, x16, #0x0
  40114c:	br	x17

0000000000401150 <_exit@plt>:
  401150:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401154:	ldr	x17, [x16, #8]
  401158:	add	x16, x16, #0x8
  40115c:	br	x17

0000000000401160 <strtoul@plt>:
  401160:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401164:	ldr	x17, [x16, #16]
  401168:	add	x16, x16, #0x10
  40116c:	br	x17

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401174:	ldr	x17, [x16, #24]
  401178:	add	x16, x16, #0x18
  40117c:	br	x17

0000000000401180 <fputs@plt>:
  401180:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401184:	ldr	x17, [x16, #32]
  401188:	add	x16, x16, #0x20
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401194:	ldr	x17, [x16, #40]
  401198:	add	x16, x16, #0x28
  40119c:	br	x17

00000000004011a0 <dup@plt>:
  4011a0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011a4:	ldr	x17, [x16, #48]
  4011a8:	add	x16, x16, #0x30
  4011ac:	br	x17

00000000004011b0 <strtoimax@plt>:
  4011b0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011b4:	ldr	x17, [x16, #56]
  4011b8:	add	x16, x16, #0x38
  4011bc:	br	x17

00000000004011c0 <strtod@plt>:
  4011c0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011c4:	ldr	x17, [x16, #64]
  4011c8:	add	x16, x16, #0x40
  4011cc:	br	x17

00000000004011d0 <__cxa_atexit@plt>:
  4011d0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011d4:	ldr	x17, [x16, #72]
  4011d8:	add	x16, x16, #0x48
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011e4:	ldr	x17, [x16, #80]
  4011e8:	add	x16, x16, #0x50
  4011ec:	br	x17

00000000004011f0 <snprintf@plt>:
  4011f0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4011f4:	ldr	x17, [x16, #88]
  4011f8:	add	x16, x16, #0x58
  4011fc:	br	x17

0000000000401200 <localeconv@plt>:
  401200:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401204:	ldr	x17, [x16, #96]
  401208:	add	x16, x16, #0x60
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401214:	ldr	x17, [x16, #104]
  401218:	add	x16, x16, #0x68
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401224:	ldr	x17, [x16, #112]
  401228:	add	x16, x16, #0x70
  40122c:	br	x17

0000000000401230 <open@plt>:
  401230:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401234:	ldr	x17, [x16, #120]
  401238:	add	x16, x16, #0x78
  40123c:	br	x17

0000000000401240 <strncmp@plt>:
  401240:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401244:	ldr	x17, [x16, #128]
  401248:	add	x16, x16, #0x80
  40124c:	br	x17

0000000000401250 <bindtextdomain@plt>:
  401250:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401254:	ldr	x17, [x16, #136]
  401258:	add	x16, x16, #0x88
  40125c:	br	x17

0000000000401260 <__libc_start_main@plt>:
  401260:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401264:	ldr	x17, [x16, #144]
  401268:	add	x16, x16, #0x90
  40126c:	br	x17

0000000000401270 <fgetc@plt>:
  401270:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401274:	ldr	x17, [x16, #152]
  401278:	add	x16, x16, #0x98
  40127c:	br	x17

0000000000401280 <strdup@plt>:
  401280:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401284:	ldr	x17, [x16, #160]
  401288:	add	x16, x16, #0xa0
  40128c:	br	x17

0000000000401290 <close@plt>:
  401290:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401294:	ldr	x17, [x16, #168]
  401298:	add	x16, x16, #0xa8
  40129c:	br	x17

00000000004012a0 <__gmon_start__@plt>:
  4012a0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012a4:	ldr	x17, [x16, #176]
  4012a8:	add	x16, x16, #0xb0
  4012ac:	br	x17

00000000004012b0 <strtoumax@plt>:
  4012b0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012b4:	ldr	x17, [x16, #184]
  4012b8:	add	x16, x16, #0xb8
  4012bc:	br	x17

00000000004012c0 <abort@plt>:
  4012c0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012c4:	ldr	x17, [x16, #192]
  4012c8:	add	x16, x16, #0xc0
  4012cc:	br	x17

00000000004012d0 <textdomain@plt>:
  4012d0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012d4:	ldr	x17, [x16, #200]
  4012d8:	add	x16, x16, #0xc8
  4012dc:	br	x17

00000000004012e0 <getopt_long@plt>:
  4012e0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012e4:	ldr	x17, [x16, #208]
  4012e8:	add	x16, x16, #0xd0
  4012ec:	br	x17

00000000004012f0 <strcmp@plt>:
  4012f0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4012f4:	ldr	x17, [x16, #216]
  4012f8:	add	x16, x16, #0xd8
  4012fc:	br	x17

0000000000401300 <warn@plt>:
  401300:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401304:	ldr	x17, [x16, #224]
  401308:	add	x16, x16, #0xe0
  40130c:	br	x17

0000000000401310 <__ctype_b_loc@plt>:
  401310:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401314:	ldr	x17, [x16, #232]
  401318:	add	x16, x16, #0xe8
  40131c:	br	x17

0000000000401320 <strtol@plt>:
  401320:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401324:	ldr	x17, [x16, #240]
  401328:	add	x16, x16, #0xf0
  40132c:	br	x17

0000000000401330 <free@plt>:
  401330:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401334:	ldr	x17, [x16, #248]
  401338:	add	x16, x16, #0xf8
  40133c:	br	x17

0000000000401340 <vasprintf@plt>:
  401340:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401344:	ldr	x17, [x16, #256]
  401348:	add	x16, x16, #0x100
  40134c:	br	x17

0000000000401350 <strndup@plt>:
  401350:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401354:	ldr	x17, [x16, #264]
  401358:	add	x16, x16, #0x108
  40135c:	br	x17

0000000000401360 <strspn@plt>:
  401360:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401364:	ldr	x17, [x16, #272]
  401368:	add	x16, x16, #0x110
  40136c:	br	x17

0000000000401370 <strchr@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401374:	ldr	x17, [x16, #280]
  401378:	add	x16, x16, #0x118
  40137c:	br	x17

0000000000401380 <pread@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401384:	ldr	x17, [x16, #288]
  401388:	add	x16, x16, #0x120
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401394:	ldr	x17, [x16, #296]
  401398:	add	x16, x16, #0x128
  40139c:	br	x17

00000000004013a0 <warnx@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013a4:	ldr	x17, [x16, #304]
  4013a8:	add	x16, x16, #0x130
  4013ac:	br	x17

00000000004013b0 <memchr@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013b4:	ldr	x17, [x16, #312]
  4013b8:	add	x16, x16, #0x138
  4013bc:	br	x17

00000000004013c0 <dcgettext@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013c4:	ldr	x17, [x16, #320]
  4013c8:	add	x16, x16, #0x140
  4013cc:	br	x17

00000000004013d0 <errx@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013d4:	ldr	x17, [x16, #328]
  4013d8:	add	x16, x16, #0x148
  4013dc:	br	x17

00000000004013e0 <strcspn@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013e4:	ldr	x17, [x16, #336]
  4013e8:	add	x16, x16, #0x150
  4013ec:	br	x17

00000000004013f0 <printf@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  4013f4:	ldr	x17, [x16, #344]
  4013f8:	add	x16, x16, #0x158
  4013fc:	br	x17

0000000000401400 <__errno_location@plt>:
  401400:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401404:	ldr	x17, [x16, #352]
  401408:	add	x16, x16, #0x160
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401414:	ldr	x17, [x16, #360]
  401418:	add	x16, x16, #0x168
  40141c:	br	x17

0000000000401420 <err@plt>:
  401420:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401424:	ldr	x17, [x16, #368]
  401428:	add	x16, x16, #0x170
  40142c:	br	x17

0000000000401430 <setlocale@plt>:
  401430:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401434:	ldr	x17, [x16, #376]
  401438:	add	x16, x16, #0x178
  40143c:	br	x17

0000000000401440 <ferror@plt>:
  401440:	adrp	x16, 414000 <ferror@plt+0x12bc0>
  401444:	ldr	x17, [x16, #384]
  401448:	add	x16, x16, #0x180
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	mov	x29, #0x0                   	// #0
  401454:	mov	x30, #0x0                   	// #0
  401458:	mov	x5, x0
  40145c:	ldr	x1, [sp]
  401460:	add	x2, sp, #0x8
  401464:	mov	x6, sp
  401468:	movz	x0, #0x0, lsl #48
  40146c:	movk	x0, #0x0, lsl #32
  401470:	movk	x0, #0x40, lsl #16
  401474:	movk	x0, #0x15a0
  401478:	movz	x3, #0x0, lsl #48
  40147c:	movk	x3, #0x0, lsl #32
  401480:	movk	x3, #0x40, lsl #16
  401484:	movk	x3, #0x36b8
  401488:	movz	x4, #0x0, lsl #48
  40148c:	movk	x4, #0x0, lsl #32
  401490:	movk	x4, #0x40, lsl #16
  401494:	movk	x4, #0x3738
  401498:	bl	401260 <__libc_start_main@plt>
  40149c:	bl	4012c0 <abort@plt>
  4014a0:	adrp	x0, 413000 <ferror@plt+0x11bc0>
  4014a4:	ldr	x0, [x0, #4064]
  4014a8:	cbz	x0, 4014b0 <ferror@plt+0x70>
  4014ac:	b	4012a0 <__gmon_start__@plt>
  4014b0:	ret
  4014b4:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  4014b8:	add	x0, x0, #0x1a0
  4014bc:	adrp	x1, 414000 <ferror@plt+0x12bc0>
  4014c0:	add	x1, x1, #0x1a0
  4014c4:	cmp	x0, x1
  4014c8:	b.eq	4014fc <ferror@plt+0xbc>  // b.none
  4014cc:	stp	x29, x30, [sp, #-32]!
  4014d0:	mov	x29, sp
  4014d4:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  4014d8:	ldr	x0, [x0, #1896]
  4014dc:	str	x0, [sp, #24]
  4014e0:	mov	x1, x0
  4014e4:	cbz	x1, 4014f4 <ferror@plt+0xb4>
  4014e8:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  4014ec:	add	x0, x0, #0x1a0
  4014f0:	blr	x1
  4014f4:	ldp	x29, x30, [sp], #32
  4014f8:	ret
  4014fc:	ret
  401500:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  401504:	add	x0, x0, #0x1a0
  401508:	adrp	x1, 414000 <ferror@plt+0x12bc0>
  40150c:	add	x1, x1, #0x1a0
  401510:	sub	x0, x0, x1
  401514:	lsr	x1, x0, #63
  401518:	add	x0, x1, x0, asr #3
  40151c:	cmp	xzr, x0, asr #1
  401520:	b.eq	401558 <ferror@plt+0x118>  // b.none
  401524:	stp	x29, x30, [sp, #-32]!
  401528:	mov	x29, sp
  40152c:	asr	x1, x0, #1
  401530:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  401534:	ldr	x0, [x0, #1904]
  401538:	str	x0, [sp, #24]
  40153c:	mov	x2, x0
  401540:	cbz	x2, 401550 <ferror@plt+0x110>
  401544:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  401548:	add	x0, x0, #0x1a0
  40154c:	blr	x2
  401550:	ldp	x29, x30, [sp], #32
  401554:	ret
  401558:	ret
  40155c:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  401560:	ldrb	w0, [x0, #456]
  401564:	cbnz	w0, 401588 <ferror@plt+0x148>
  401568:	stp	x29, x30, [sp, #-16]!
  40156c:	mov	x29, sp
  401570:	bl	4014b4 <ferror@plt+0x74>
  401574:	adrp	x0, 414000 <ferror@plt+0x12bc0>
  401578:	mov	w1, #0x1                   	// #1
  40157c:	strb	w1, [x0, #456]
  401580:	ldp	x29, x30, [sp], #16
  401584:	ret
  401588:	ret
  40158c:	stp	x29, x30, [sp, #-16]!
  401590:	mov	x29, sp
  401594:	bl	401500 <ferror@plt+0xc0>
  401598:	ldp	x29, x30, [sp], #16
  40159c:	ret
  4015a0:	stp	x29, x30, [sp, #-96]!
  4015a4:	stp	x22, x21, [sp, #64]
  4015a8:	mov	x21, x1
  4015ac:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4015b0:	stp	x20, x19, [sp, #80]
  4015b4:	mov	w20, w0
  4015b8:	add	x1, x1, #0xabb
  4015bc:	mov	w0, #0x6                   	// #6
  4015c0:	str	x27, [sp, #16]
  4015c4:	stp	x26, x25, [sp, #32]
  4015c8:	stp	x24, x23, [sp, #48]
  4015cc:	mov	x29, sp
  4015d0:	bl	401430 <setlocale@plt>
  4015d4:	adrp	x19, 403000 <ferror@plt+0x1bc0>
  4015d8:	add	x19, x19, #0x850
  4015dc:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4015e0:	add	x1, x1, #0x85b
  4015e4:	mov	x0, x19
  4015e8:	bl	401250 <bindtextdomain@plt>
  4015ec:	mov	x0, x19
  4015f0:	bl	4012d0 <textdomain@plt>
  4015f4:	bl	40179c <ferror@plt+0x35c>
  4015f8:	adrp	x23, 403000 <ferror@plt+0x1bc0>
  4015fc:	adrp	x24, 403000 <ferror@plt+0x1bc0>
  401600:	adrp	x26, 403000 <ferror@plt+0x1bc0>
  401604:	adrp	x25, 403000 <ferror@plt+0x1bc0>
  401608:	mov	w19, wzr
  40160c:	mov	x22, xzr
  401610:	add	x23, x23, #0x86d
  401614:	add	x24, x24, #0x7a0
  401618:	add	x26, x26, #0x778
  40161c:	adrp	x27, 414000 <ferror@plt+0x12bc0>
  401620:	add	x25, x25, #0x873
  401624:	mov	w0, w20
  401628:	mov	x1, x21
  40162c:	mov	x2, x23
  401630:	mov	x3, x24
  401634:	mov	x4, xzr
  401638:	bl	4012e0 <getopt_long@plt>
  40163c:	sub	w8, w0, #0x56
  401640:	cmp	w8, #0x22
  401644:	b.hi	401688 <ferror@plt+0x248>  // b.pmore
  401648:	adr	x9, 401658 <ferror@plt+0x218>
  40164c:	ldrb	w10, [x26, x8]
  401650:	add	x9, x9, x10, lsl #2
  401654:	br	x9
  401658:	ldr	x22, [x27, #424]
  40165c:	mov	w2, #0x5                   	// #5
  401660:	mov	x0, xzr
  401664:	mov	x1, x25
  401668:	bl	4013c0 <dcgettext@plt>
  40166c:	mov	x1, x0
  401670:	mov	x0, x22
  401674:	bl	402764 <ferror@plt+0x1324>
  401678:	mov	x22, x0
  40167c:	b	401624 <ferror@plt+0x1e4>
  401680:	mov	w19, #0x1                   	// #1
  401684:	b	401624 <ferror@plt+0x1e4>
  401688:	cmn	w0, #0x1
  40168c:	b.ne	401764 <ferror@plt+0x324>  // b.any
  401690:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401694:	ldrsw	x8, [x8, #432]
  401698:	sub	w23, w20, w8
  40169c:	cmp	w23, #0x1
  4016a0:	b.lt	40174c <ferror@plt+0x30c>  // b.tstop
  4016a4:	cmp	w8, w20
  4016a8:	b.ge	4016e0 <ferror@plt+0x2a0>  // b.tcont
  4016ac:	mov	w24, wzr
  4016b0:	add	x21, x21, x8, lsl #3
  4016b4:	sub	w20, w20, w8
  4016b8:	ldr	x1, [x21], #8
  4016bc:	mov	w0, w23
  4016c0:	mov	w2, w19
  4016c4:	mov	x3, x22
  4016c8:	bl	401904 <ferror@plt+0x4c4>
  4016cc:	cmp	w0, #0x0
  4016d0:	cinc	w24, w24, ne  // ne = any
  4016d4:	subs	w20, w20, #0x1
  4016d8:	b.ne	4016b8 <ferror@plt+0x278>  // b.any
  4016dc:	b	4016e4 <ferror@plt+0x2a4>
  4016e0:	mov	w24, wzr
  4016e4:	cmp	w24, #0x0
  4016e8:	cset	w8, ne  // ne = any
  4016ec:	cmp	w23, w24
  4016f0:	ldp	x20, x19, [sp, #80]
  4016f4:	ldp	x22, x21, [sp, #64]
  4016f8:	ldp	x24, x23, [sp, #48]
  4016fc:	ldp	x26, x25, [sp, #32]
  401700:	ldr	x27, [sp, #16]
  401704:	lsl	w8, w8, #6
  401708:	mov	w9, #0x20                  	// #32
  40170c:	csel	w0, w9, w8, eq  // eq = none
  401710:	ldp	x29, x30, [sp], #96
  401714:	ret
  401718:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  40171c:	add	x1, x1, #0x88c
  401720:	mov	w2, #0x5                   	// #5
  401724:	mov	x0, xzr
  401728:	bl	4013c0 <dcgettext@plt>
  40172c:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401730:	ldr	x1, [x8, #448]
  401734:	adrp	x2, 403000 <ferror@plt+0x1bc0>
  401738:	add	x2, x2, #0x898
  40173c:	bl	4013f0 <printf@plt>
  401740:	mov	w0, wzr
  401744:	bl	401190 <exit@plt>
  401748:	bl	4017b8 <ferror@plt+0x378>
  40174c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401750:	add	x1, x1, #0x8d1
  401754:	mov	w2, #0x5                   	// #5
  401758:	mov	x0, xzr
  40175c:	bl	4013c0 <dcgettext@plt>
  401760:	bl	4013a0 <warnx@plt>
  401764:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401768:	ldr	x19, [x8, #416]
  40176c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401770:	add	x1, x1, #0x8aa
  401774:	mov	w2, #0x5                   	// #5
  401778:	mov	x0, xzr
  40177c:	bl	4013c0 <dcgettext@plt>
  401780:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401784:	ldr	x2, [x8, #448]
  401788:	mov	x1, x0
  40178c:	mov	x0, x19
  401790:	bl	401410 <fprintf@plt>
  401794:	mov	w0, #0x1                   	// #1
  401798:	bl	401190 <exit@plt>
  40179c:	stp	x29, x30, [sp, #-16]!
  4017a0:	adrp	x0, 401000 <memcpy@plt-0x140>
  4017a4:	add	x0, x0, #0xadc
  4017a8:	mov	x29, sp
  4017ac:	bl	403740 <ferror@plt+0x2300>
  4017b0:	ldp	x29, x30, [sp], #16
  4017b4:	ret
  4017b8:	stp	x29, x30, [sp, #-32]!
  4017bc:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4017c0:	add	x1, x1, #0x8f1
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	mov	x0, xzr
  4017cc:	stp	x20, x19, [sp, #16]
  4017d0:	mov	x29, sp
  4017d4:	bl	4013c0 <dcgettext@plt>
  4017d8:	adrp	x20, 414000 <ferror@plt+0x12bc0>
  4017dc:	ldr	x1, [x20, #440]
  4017e0:	bl	401180 <fputs@plt>
  4017e4:	ldr	x19, [x20, #440]
  4017e8:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4017ec:	add	x1, x1, #0x8fa
  4017f0:	mov	w2, #0x5                   	// #5
  4017f4:	mov	x0, xzr
  4017f8:	bl	4013c0 <dcgettext@plt>
  4017fc:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401800:	ldr	x2, [x8, #448]
  401804:	mov	x1, x0
  401808:	mov	x0, x19
  40180c:	bl	401410 <fprintf@plt>
  401810:	ldr	x1, [x20, #440]
  401814:	mov	w0, #0xa                   	// #10
  401818:	bl	4011e0 <fputc@plt>
  40181c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401820:	add	x1, x1, #0x922
  401824:	mov	w2, #0x5                   	// #5
  401828:	mov	x0, xzr
  40182c:	bl	4013c0 <dcgettext@plt>
  401830:	ldr	x1, [x20, #440]
  401834:	bl	401180 <fputs@plt>
  401838:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  40183c:	add	x1, x1, #0x94e
  401840:	mov	w2, #0x5                   	// #5
  401844:	mov	x0, xzr
  401848:	bl	4013c0 <dcgettext@plt>
  40184c:	ldr	x1, [x20, #440]
  401850:	bl	401180 <fputs@plt>
  401854:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401858:	add	x1, x1, #0x959
  40185c:	mov	w2, #0x5                   	// #5
  401860:	mov	x0, xzr
  401864:	bl	4013c0 <dcgettext@plt>
  401868:	ldr	x1, [x20, #440]
  40186c:	bl	401180 <fputs@plt>
  401870:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401874:	add	x1, x1, #0x99a
  401878:	mov	w2, #0x5                   	// #5
  40187c:	mov	x0, xzr
  401880:	bl	4013c0 <dcgettext@plt>
  401884:	ldr	x1, [x20, #440]
  401888:	bl	401180 <fputs@plt>
  40188c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401890:	add	x1, x1, #0x9ec
  401894:	mov	w2, #0x5                   	// #5
  401898:	mov	x0, xzr
  40189c:	bl	4013c0 <dcgettext@plt>
  4018a0:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4018a4:	mov	x19, x0
  4018a8:	add	x1, x1, #0xa0d
  4018ac:	mov	w2, #0x5                   	// #5
  4018b0:	mov	x0, xzr
  4018b4:	bl	4013c0 <dcgettext@plt>
  4018b8:	mov	x4, x0
  4018bc:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  4018c0:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4018c4:	adrp	x3, 403000 <ferror@plt+0x1bc0>
  4018c8:	add	x0, x0, #0x9cf
  4018cc:	add	x1, x1, #0x9e0
  4018d0:	add	x3, x3, #0x9fe
  4018d4:	mov	x2, x19
  4018d8:	bl	4013f0 <printf@plt>
  4018dc:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4018e0:	add	x1, x1, #0xa1d
  4018e4:	mov	w2, #0x5                   	// #5
  4018e8:	mov	x0, xzr
  4018ec:	bl	4013c0 <dcgettext@plt>
  4018f0:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4018f4:	add	x1, x1, #0xa38
  4018f8:	bl	4013f0 <printf@plt>
  4018fc:	mov	w0, wzr
  401900:	bl	401190 <exit@plt>
  401904:	sub	sp, sp, #0x60
  401908:	stp	x24, x23, [sp, #48]
  40190c:	stp	x20, x19, [sp, #80]
  401910:	mov	x20, x1
  401914:	mov	w23, w0
  401918:	mov	x0, x1
  40191c:	mov	w1, wzr
  401920:	stp	x29, x30, [sp, #16]
  401924:	str	x25, [sp, #32]
  401928:	stp	x22, x21, [sp, #64]
  40192c:	add	x29, sp, #0x10
  401930:	mov	x21, x3
  401934:	mov	w22, w2
  401938:	bl	401230 <open@plt>
  40193c:	mov	w19, w0
  401940:	tbnz	w0, #31, 401a40 <ferror@plt+0x600>
  401944:	mov	w0, w19
  401948:	bl	401bc4 <ferror@plt+0x784>
  40194c:	cbz	w0, 40196c <ferror@plt+0x52c>
  401950:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401954:	add	x1, x1, #0xa52
  401958:	mov	w2, #0x5                   	// #5
  40195c:	mov	x0, xzr
  401960:	bl	4013c0 <dcgettext@plt>
  401964:	mov	x1, x20
  401968:	bl	4013a0 <warnx@plt>
  40196c:	add	x1, x29, #0x18
  401970:	mov	w2, #0x8                   	// #8
  401974:	mov	w3, #0x8050                	// #32848
  401978:	mov	w0, w19
  40197c:	bl	401380 <pread@plt>
  401980:	cmp	x0, #0x8
  401984:	b.ne	401a0c <ferror@plt+0x5cc>  // b.any
  401988:	sub	x1, x29, #0x4
  40198c:	mov	w2, #0x4                   	// #4
  401990:	mov	w3, #0x8080                	// #32896
  401994:	mov	w0, w19
  401998:	bl	401380 <pread@plt>
  40199c:	cmp	x0, #0x4
  4019a0:	b.ne	401a0c <ferror@plt+0x5cc>  // b.any
  4019a4:	cmp	w22, #0x0
  4019a8:	cset	w25, ne  // ne = any
  4019ac:	add	x0, x29, #0x18
  4019b0:	mov	w1, w25
  4019b4:	bl	401c24 <ferror@plt+0x7e4>
  4019b8:	mov	w24, w0
  4019bc:	sub	x0, x29, #0x4
  4019c0:	mov	w1, w25
  4019c4:	bl	401c80 <ferror@plt+0x840>
  4019c8:	cmp	w23, #0x2
  4019cc:	mov	w23, w0
  4019d0:	b.lt	4019e4 <ferror@plt+0x5a4>  // b.tstop
  4019d4:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  4019d8:	add	x0, x0, #0xa86
  4019dc:	mov	x1, x20
  4019e0:	bl	4013f0 <printf@plt>
  4019e4:	cbz	w22, 401a8c <ferror@plt+0x64c>
  4019e8:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4019ec:	add	x1, x1, #0xa8b
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	mov	x0, xzr
  4019f8:	bl	4013c0 <dcgettext@plt>
  4019fc:	mov	w1, w24
  401a00:	mov	w2, w23
  401a04:	bl	4013f0 <printf@plt>
  401a08:	b	401ad0 <ferror@plt+0x690>
  401a0c:	bl	401400 <__errno_location@plt>
  401a10:	ldr	w21, [x0]
  401a14:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401a18:	add	x1, x1, #0xa75
  401a1c:	mov	w2, #0x5                   	// #5
  401a20:	mov	x0, xzr
  401a24:	bl	4013c0 <dcgettext@plt>
  401a28:	cbnz	w21, 401a54 <ferror@plt+0x614>
  401a2c:	mov	x1, x20
  401a30:	bl	4013a0 <warnx@plt>
  401a34:	mov	w20, #0xffffffff            	// #-1
  401a38:	tbz	w19, #31, 401a64 <ferror@plt+0x624>
  401a3c:	b	401a6c <ferror@plt+0x62c>
  401a40:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401a44:	add	x1, x1, #0xa43
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	mov	x0, xzr
  401a50:	bl	4013c0 <dcgettext@plt>
  401a54:	mov	x1, x20
  401a58:	bl	401300 <warn@plt>
  401a5c:	mov	w20, #0xffffffff            	// #-1
  401a60:	tbnz	w19, #31, 401a6c <ferror@plt+0x62c>
  401a64:	mov	w0, w19
  401a68:	bl	401290 <close@plt>
  401a6c:	mov	w0, w20
  401a70:	ldp	x20, x19, [sp, #80]
  401a74:	ldp	x22, x21, [sp, #64]
  401a78:	ldp	x24, x23, [sp, #48]
  401a7c:	ldr	x25, [sp, #32]
  401a80:	ldp	x29, x30, [sp, #16]
  401a84:	add	sp, sp, #0x60
  401a88:	ret
  401a8c:	sxtw	x8, w24
  401a90:	sxtw	x9, w23
  401a94:	cbz	x21, 401ab4 <ferror@plt+0x674>
  401a98:	cmp	x9, x21
  401a9c:	b.ne	401abc <ferror@plt+0x67c>  // b.any
  401aa0:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  401aa4:	add	x0, x0, #0xaaa
  401aa8:	mov	w1, w24
  401aac:	bl	4013f0 <printf@plt>
  401ab0:	b	401ad0 <ferror@plt+0x690>
  401ab4:	mul	x1, x9, x8
  401ab8:	b	401ac4 <ferror@plt+0x684>
  401abc:	mul	x8, x9, x8
  401ac0:	sdiv	x1, x8, x21
  401ac4:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  401ac8:	add	x0, x0, #0xaae
  401acc:	bl	4013f0 <printf@plt>
  401ad0:	mov	w20, wzr
  401ad4:	tbz	w19, #31, 401a64 <ferror@plt+0x624>
  401ad8:	b	401a6c <ferror@plt+0x62c>
  401adc:	stp	x29, x30, [sp, #-32]!
  401ae0:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401ae4:	ldr	x0, [x8, #440]
  401ae8:	str	x19, [sp, #16]
  401aec:	mov	x29, sp
  401af0:	bl	401b58 <ferror@plt+0x718>
  401af4:	cbz	w0, 401b08 <ferror@plt+0x6c8>
  401af8:	bl	401400 <__errno_location@plt>
  401afc:	ldr	w8, [x0]
  401b00:	cmp	w8, #0x20
  401b04:	b.ne	401b24 <ferror@plt+0x6e4>  // b.any
  401b08:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401b0c:	ldr	x0, [x8, #416]
  401b10:	bl	401b58 <ferror@plt+0x718>
  401b14:	cbnz	w0, 401b44 <ferror@plt+0x704>
  401b18:	ldr	x19, [sp, #16]
  401b1c:	ldp	x29, x30, [sp], #32
  401b20:	ret
  401b24:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  401b28:	add	x1, x1, #0x8e5
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	mov	w19, w8
  401b38:	bl	4013c0 <dcgettext@plt>
  401b3c:	cbnz	w19, 401b4c <ferror@plt+0x70c>
  401b40:	bl	4013a0 <warnx@plt>
  401b44:	mov	w0, #0x1                   	// #1
  401b48:	bl	401150 <_exit@plt>
  401b4c:	bl	401300 <warn@plt>
  401b50:	mov	w0, #0x1                   	// #1
  401b54:	bl	401150 <_exit@plt>
  401b58:	stp	x29, x30, [sp, #-32]!
  401b5c:	stp	x20, x19, [sp, #16]
  401b60:	mov	x29, sp
  401b64:	mov	x20, x0
  401b68:	bl	401400 <__errno_location@plt>
  401b6c:	mov	x19, x0
  401b70:	str	wzr, [x0]
  401b74:	mov	x0, x20
  401b78:	bl	401440 <ferror@plt>
  401b7c:	cbnz	w0, 401b8c <ferror@plt+0x74c>
  401b80:	mov	x0, x20
  401b84:	bl	401390 <fflush@plt>
  401b88:	cbz	w0, 401ba4 <ferror@plt+0x764>
  401b8c:	ldr	w8, [x19]
  401b90:	cmp	w8, #0x9
  401b94:	csetm	w0, ne  // ne = any
  401b98:	ldp	x20, x19, [sp, #16]
  401b9c:	ldp	x29, x30, [sp], #32
  401ba0:	ret
  401ba4:	mov	x0, x20
  401ba8:	bl	401210 <fileno@plt>
  401bac:	tbnz	w0, #31, 401b8c <ferror@plt+0x74c>
  401bb0:	bl	4011a0 <dup@plt>
  401bb4:	tbnz	w0, #31, 401b8c <ferror@plt+0x74c>
  401bb8:	bl	401290 <close@plt>
  401bbc:	cbnz	w0, 401b8c <ferror@plt+0x74c>
  401bc0:	b	401b98 <ferror@plt+0x758>
  401bc4:	sub	sp, sp, #0x20
  401bc8:	add	x1, sp, #0x8
  401bcc:	mov	w2, #0x8                   	// #8
  401bd0:	mov	w3, #0x8000                	// #32768
  401bd4:	stp	x29, x30, [sp, #16]
  401bd8:	add	x29, sp, #0x10
  401bdc:	bl	401380 <pread@plt>
  401be0:	cmn	x0, #0x1
  401be4:	b.eq	401c14 <ferror@plt+0x7d4>  // b.none
  401be8:	adrp	x9, 403000 <ferror@plt+0x1bc0>
  401bec:	add	x9, x9, #0xab4
  401bf0:	ldr	x8, [sp, #8]
  401bf4:	ldr	x9, [x9]
  401bf8:	rev	x8, x8
  401bfc:	rev	x9, x9
  401c00:	cmp	x8, x9
  401c04:	cset	w8, hi  // hi = pmore
  401c08:	cset	w9, cc  // cc = lo, ul, last
  401c0c:	sub	w0, w8, w9
  401c10:	b	401c18 <ferror@plt+0x7d8>
  401c14:	mov	w0, #0x1                   	// #1
  401c18:	ldp	x29, x30, [sp, #16]
  401c1c:	add	sp, sp, #0x20
  401c20:	ret
  401c24:	stp	x29, x30, [sp, #-48]!
  401c28:	str	x21, [sp, #16]
  401c2c:	stp	x20, x19, [sp, #32]
  401c30:	mov	x29, sp
  401c34:	mov	w20, w1
  401c38:	mov	x21, x0
  401c3c:	bl	401cdc <ferror@plt+0x89c>
  401c40:	mov	w19, w0
  401c44:	add	x0, x21, #0x4
  401c48:	bl	401ce4 <ferror@plt+0x8a4>
  401c4c:	cmp	w19, w0
  401c50:	b.eq	401c6c <ferror@plt+0x82c>  // b.none
  401c54:	tbz	w20, #0, 401c6c <ferror@plt+0x82c>
  401c58:	mov	w2, w0
  401c5c:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  401c60:	add	x0, x0, #0xabc
  401c64:	mov	w1, w19
  401c68:	bl	4013a0 <warnx@plt>
  401c6c:	mov	w0, w19
  401c70:	ldp	x20, x19, [sp, #32]
  401c74:	ldr	x21, [sp, #16]
  401c78:	ldp	x29, x30, [sp], #48
  401c7c:	ret
  401c80:	stp	x29, x30, [sp, #-48]!
  401c84:	str	x21, [sp, #16]
  401c88:	stp	x20, x19, [sp, #32]
  401c8c:	mov	x29, sp
  401c90:	mov	w20, w1
  401c94:	mov	x21, x0
  401c98:	bl	401cf0 <ferror@plt+0x8b0>
  401c9c:	mov	w19, w0
  401ca0:	add	x0, x21, #0x2
  401ca4:	bl	401cf8 <ferror@plt+0x8b8>
  401ca8:	cmp	w19, w0
  401cac:	b.eq	401cc8 <ferror@plt+0x888>  // b.none
  401cb0:	tbz	w20, #0, 401cc8 <ferror@plt+0x888>
  401cb4:	mov	w2, w0
  401cb8:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  401cbc:	add	x0, x0, #0xad2
  401cc0:	mov	w1, w19
  401cc4:	bl	4013a0 <warnx@plt>
  401cc8:	mov	w0, w19
  401ccc:	ldp	x20, x19, [sp, #32]
  401cd0:	ldr	x21, [sp, #16]
  401cd4:	ldp	x29, x30, [sp], #48
  401cd8:	ret
  401cdc:	ldr	w0, [x0]
  401ce0:	ret
  401ce4:	ldr	w8, [x0]
  401ce8:	rev	w0, w8
  401cec:	ret
  401cf0:	ldrh	w0, [x0]
  401cf4:	ret
  401cf8:	ldrh	w8, [x0]
  401cfc:	lsl	w8, w8, #16
  401d00:	rev	w0, w8
  401d04:	ret
  401d08:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  401d0c:	str	w0, [x8, #408]
  401d10:	ret
  401d14:	sub	sp, sp, #0x80
  401d18:	stp	x29, x30, [sp, #32]
  401d1c:	stp	x28, x27, [sp, #48]
  401d20:	stp	x26, x25, [sp, #64]
  401d24:	stp	x24, x23, [sp, #80]
  401d28:	stp	x22, x21, [sp, #96]
  401d2c:	stp	x20, x19, [sp, #112]
  401d30:	add	x29, sp, #0x20
  401d34:	str	xzr, [x1]
  401d38:	cbz	x0, 401d74 <ferror@plt+0x934>
  401d3c:	ldrb	w8, [x0]
  401d40:	mov	x21, x0
  401d44:	cbz	w8, 401d74 <ferror@plt+0x934>
  401d48:	mov	x20, x2
  401d4c:	mov	x19, x1
  401d50:	bl	401310 <__ctype_b_loc@plt>
  401d54:	ldr	x8, [x0]
  401d58:	mov	x23, x0
  401d5c:	mov	x9, x21
  401d60:	ldrb	w10, [x9], #1
  401d64:	ldrh	w11, [x8, x10, lsl #1]
  401d68:	tbnz	w11, #13, 401d60 <ferror@plt+0x920>
  401d6c:	cmp	w10, #0x2d
  401d70:	b.ne	401d8c <ferror@plt+0x94c>  // b.any
  401d74:	mov	w21, #0xffffffea            	// #-22
  401d78:	tbz	w21, #31, 401fb8 <ferror@plt+0xb78>
  401d7c:	neg	w19, w21
  401d80:	bl	401400 <__errno_location@plt>
  401d84:	str	w19, [x0]
  401d88:	b	401fb8 <ferror@plt+0xb78>
  401d8c:	bl	401400 <__errno_location@plt>
  401d90:	mov	x25, x0
  401d94:	str	wzr, [x0]
  401d98:	sub	x1, x29, #0x8
  401d9c:	mov	x0, x21
  401da0:	mov	w2, wzr
  401da4:	stur	xzr, [x29, #-8]
  401da8:	bl	4012b0 <strtoumax@plt>
  401dac:	ldur	x24, [x29, #-8]
  401db0:	str	x0, [sp, #16]
  401db4:	cmp	x24, x21
  401db8:	b.eq	401dd0 <ferror@plt+0x990>  // b.none
  401dbc:	add	x8, x0, #0x1
  401dc0:	cmp	x8, #0x1
  401dc4:	b.hi	401de8 <ferror@plt+0x9a8>  // b.pmore
  401dc8:	ldr	w8, [x25]
  401dcc:	cbz	w8, 401de8 <ferror@plt+0x9a8>
  401dd0:	ldr	w8, [x25]
  401dd4:	mov	w9, #0xffffffea            	// #-22
  401dd8:	cmp	w8, #0x0
  401ddc:	csneg	w21, w9, w8, eq  // eq = none
  401de0:	tbz	w21, #31, 401fb8 <ferror@plt+0xb78>
  401de4:	b	401d7c <ferror@plt+0x93c>
  401de8:	cbz	x24, 401fa8 <ferror@plt+0xb68>
  401dec:	ldrb	w8, [x24]
  401df0:	cbz	w8, 401fa8 <ferror@plt+0xb68>
  401df4:	mov	w28, wzr
  401df8:	mov	w21, wzr
  401dfc:	mov	x22, xzr
  401e00:	b	401e18 <ferror@plt+0x9d8>
  401e04:	mov	x27, xzr
  401e08:	cbz	x22, 401ea0 <ferror@plt+0xa60>
  401e0c:	mov	w21, #0xffffffea            	// #-22
  401e10:	mov	w8, wzr
  401e14:	tbz	wzr, #0, 401fb4 <ferror@plt+0xb74>
  401e18:	ldrb	w8, [x24, #1]
  401e1c:	cmp	w8, #0x61
  401e20:	b.le	401e60 <ferror@plt+0xa20>
  401e24:	cmp	w8, #0x62
  401e28:	b.eq	401e68 <ferror@plt+0xa28>  // b.none
  401e2c:	cmp	w8, #0x69
  401e30:	b.ne	401e74 <ferror@plt+0xa34>  // b.any
  401e34:	ldrb	w9, [x24, #2]
  401e38:	orr	w9, w9, #0x20
  401e3c:	cmp	w9, #0x62
  401e40:	b.ne	401e4c <ferror@plt+0xa0c>  // b.any
  401e44:	ldrb	w9, [x24, #3]
  401e48:	cbz	w9, 401fdc <ferror@plt+0xb9c>
  401e4c:	cmp	w8, #0x42
  401e50:	b.eq	401e68 <ferror@plt+0xa28>  // b.none
  401e54:	cmp	w8, #0x62
  401e58:	b.ne	401e70 <ferror@plt+0xa30>  // b.any
  401e5c:	b	401e68 <ferror@plt+0xa28>
  401e60:	cmp	w8, #0x42
  401e64:	b.ne	401e70 <ferror@plt+0xa30>  // b.any
  401e68:	ldrb	w9, [x24, #2]
  401e6c:	cbz	w9, 401fe4 <ferror@plt+0xba4>
  401e70:	cbz	w8, 401fdc <ferror@plt+0xb9c>
  401e74:	bl	401200 <localeconv@plt>
  401e78:	cbz	x0, 401e88 <ferror@plt+0xa48>
  401e7c:	ldr	x26, [x0]
  401e80:	cbnz	x26, 401e90 <ferror@plt+0xa50>
  401e84:	b	401e04 <ferror@plt+0x9c4>
  401e88:	mov	x26, xzr
  401e8c:	cbz	x26, 401e04 <ferror@plt+0x9c4>
  401e90:	mov	x0, x26
  401e94:	bl	401170 <strlen@plt>
  401e98:	mov	x27, x0
  401e9c:	cbnz	x22, 401e0c <ferror@plt+0x9cc>
  401ea0:	mov	w8, wzr
  401ea4:	cbz	x26, 401f20 <ferror@plt+0xae0>
  401ea8:	ldrb	w9, [x24]
  401eac:	cbz	w9, 401f2c <ferror@plt+0xaec>
  401eb0:	mov	x0, x26
  401eb4:	mov	x1, x24
  401eb8:	mov	x2, x27
  401ebc:	bl	401240 <strncmp@plt>
  401ec0:	cbnz	w0, 401e0c <ferror@plt+0x9cc>
  401ec4:	add	x24, x24, x27
  401ec8:	ldrb	w8, [x24]
  401ecc:	cmp	w8, #0x30
  401ed0:	b.ne	401ee4 <ferror@plt+0xaa4>  // b.any
  401ed4:	ldrb	w8, [x24, #1]!
  401ed8:	add	w28, w28, #0x1
  401edc:	cmp	w8, #0x30
  401ee0:	b.eq	401ed4 <ferror@plt+0xa94>  // b.none
  401ee4:	ldr	x9, [x23]
  401ee8:	sxtb	x8, w8
  401eec:	ldrh	w8, [x9, x8, lsl #1]
  401ef0:	tbnz	w8, #11, 401f38 <ferror@plt+0xaf8>
  401ef4:	mov	x22, xzr
  401ef8:	stur	x24, [x29, #-8]
  401efc:	cbz	x22, 401f10 <ferror@plt+0xad0>
  401f00:	ldur	x8, [x29, #-8]
  401f04:	cbz	x8, 401f90 <ferror@plt+0xb50>
  401f08:	ldrb	w8, [x8]
  401f0c:	cbz	w8, 401f9c <ferror@plt+0xb5c>
  401f10:	ldur	x24, [x29, #-8]
  401f14:	mov	w8, #0x1                   	// #1
  401f18:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401f1c:	b	401fb4 <ferror@plt+0xb74>
  401f20:	mov	w21, #0xffffffea            	// #-22
  401f24:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401f28:	b	401fb4 <ferror@plt+0xb74>
  401f2c:	mov	w21, #0xffffffea            	// #-22
  401f30:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401f34:	b	401fb4 <ferror@plt+0xb74>
  401f38:	sub	x1, x29, #0x8
  401f3c:	mov	x0, x24
  401f40:	mov	w2, wzr
  401f44:	str	wzr, [x25]
  401f48:	stur	xzr, [x29, #-8]
  401f4c:	bl	4012b0 <strtoumax@plt>
  401f50:	ldur	x8, [x29, #-8]
  401f54:	mov	x22, x0
  401f58:	cmp	x8, x24
  401f5c:	b.eq	401f74 <ferror@plt+0xb34>  // b.none
  401f60:	add	x8, x22, #0x1
  401f64:	cmp	x8, #0x1
  401f68:	b.hi	401efc <ferror@plt+0xabc>  // b.pmore
  401f6c:	ldr	w8, [x25]
  401f70:	cbz	w8, 401efc <ferror@plt+0xabc>
  401f74:	ldr	w9, [x25]
  401f78:	mov	w10, #0xffffffea            	// #-22
  401f7c:	mov	w8, wzr
  401f80:	cmp	w9, #0x0
  401f84:	csneg	w21, w10, w9, eq  // eq = none
  401f88:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401f8c:	b	401fb4 <ferror@plt+0xb74>
  401f90:	mov	w21, #0xffffffea            	// #-22
  401f94:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401f98:	b	401fb4 <ferror@plt+0xb74>
  401f9c:	mov	w21, #0xffffffea            	// #-22
  401fa0:	tbnz	w8, #0, 401e18 <ferror@plt+0x9d8>
  401fa4:	b	401fb4 <ferror@plt+0xb74>
  401fa8:	mov	w21, wzr
  401fac:	ldr	x8, [sp, #16]
  401fb0:	str	x8, [x19]
  401fb4:	tbnz	w21, #31, 401d7c <ferror@plt+0x93c>
  401fb8:	mov	w0, w21
  401fbc:	ldp	x20, x19, [sp, #112]
  401fc0:	ldp	x22, x21, [sp, #96]
  401fc4:	ldp	x24, x23, [sp, #80]
  401fc8:	ldp	x26, x25, [sp, #64]
  401fcc:	ldp	x28, x27, [sp, #48]
  401fd0:	ldp	x29, x30, [sp, #32]
  401fd4:	add	sp, sp, #0x80
  401fd8:	ret
  401fdc:	mov	w23, #0x400                 	// #1024
  401fe0:	b	401fe8 <ferror@plt+0xba8>
  401fe4:	mov	w23, #0x3e8                 	// #1000
  401fe8:	ldrsb	w24, [x24]
  401fec:	adrp	x21, 403000 <ferror@plt+0x1bc0>
  401ff0:	add	x21, x21, #0xaf4
  401ff4:	mov	w2, #0x9                   	// #9
  401ff8:	mov	x0, x21
  401ffc:	mov	w1, w24
  402000:	bl	4013b0 <memchr@plt>
  402004:	cbnz	x0, 402024 <ferror@plt+0xbe4>
  402008:	adrp	x21, 403000 <ferror@plt+0x1bc0>
  40200c:	add	x21, x21, #0xafd
  402010:	mov	w2, #0x9                   	// #9
  402014:	mov	x0, x21
  402018:	mov	w1, w24
  40201c:	bl	4013b0 <memchr@plt>
  402020:	cbz	x0, 401d74 <ferror@plt+0x934>
  402024:	sub	w8, w0, w21
  402028:	add	w24, w8, #0x1
  40202c:	add	x0, sp, #0x10
  402030:	mov	w1, w23
  402034:	mov	w2, w24
  402038:	bl	4020f8 <ferror@plt+0xcb8>
  40203c:	mov	w21, w0
  402040:	cbz	x20, 402048 <ferror@plt+0xc08>
  402044:	str	w24, [x20]
  402048:	cbz	x22, 401fac <ferror@plt+0xb6c>
  40204c:	cbz	w24, 401fac <ferror@plt+0xb6c>
  402050:	mov	w8, #0x1                   	// #1
  402054:	add	x0, sp, #0x8
  402058:	mov	w1, w23
  40205c:	mov	w2, w24
  402060:	str	x8, [sp, #8]
  402064:	bl	4020f8 <ferror@plt+0xcb8>
  402068:	mov	w8, #0xa                   	// #10
  40206c:	cmp	x22, #0xb
  402070:	b.cc	402084 <ferror@plt+0xc44>  // b.lo, b.ul, b.last
  402074:	add	x8, x8, x8, lsl #2
  402078:	lsl	x8, x8, #1
  40207c:	cmp	x8, x22
  402080:	b.cc	402074 <ferror@plt+0xc34>  // b.lo, b.ul, b.last
  402084:	cmp	w28, #0x1
  402088:	b.lt	40209c <ferror@plt+0xc5c>  // b.tstop
  40208c:	add	x8, x8, x8, lsl #2
  402090:	subs	w28, w28, #0x1
  402094:	lsl	x8, x8, #1
  402098:	b.ne	40208c <ferror@plt+0xc4c>  // b.any
  40209c:	ldp	x10, x9, [sp, #8]
  4020a0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4020a4:	mov	w13, #0x1                   	// #1
  4020a8:	movk	x11, #0xcccd
  4020ac:	mov	w12, #0xa                   	// #10
  4020b0:	b	4020c4 <ferror@plt+0xc84>
  4020b4:	cmp	x22, #0x9
  4020b8:	mov	x22, x14
  4020bc:	mov	x13, x15
  4020c0:	b.ls	4020f0 <ferror@plt+0xcb0>  // b.plast
  4020c4:	umulh	x14, x22, x11
  4020c8:	lsr	x14, x14, #3
  4020cc:	add	x15, x13, x13, lsl #2
  4020d0:	msub	x16, x14, x12, x22
  4020d4:	lsl	x15, x15, #1
  4020d8:	cbz	x16, 4020b4 <ferror@plt+0xc74>
  4020dc:	udiv	x13, x8, x13
  4020e0:	udiv	x13, x13, x16
  4020e4:	udiv	x13, x10, x13
  4020e8:	add	x9, x9, x13
  4020ec:	b	4020b4 <ferror@plt+0xc74>
  4020f0:	str	x9, [sp, #16]
  4020f4:	b	401fac <ferror@plt+0xb6c>
  4020f8:	cbz	w2, 402120 <ferror@plt+0xce0>
  4020fc:	sxtw	x8, w1
  402100:	ldr	x9, [x0]
  402104:	umulh	x10, x8, x9
  402108:	cmp	xzr, x10
  40210c:	b.ne	402128 <ferror@plt+0xce8>  // b.any
  402110:	sub	w2, w2, #0x1
  402114:	mul	x9, x9, x8
  402118:	str	x9, [x0]
  40211c:	cbnz	w2, 402100 <ferror@plt+0xcc0>
  402120:	mov	w0, wzr
  402124:	ret
  402128:	mov	w0, #0xffffffde            	// #-34
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-16]!
  402134:	mov	x2, xzr
  402138:	mov	x29, sp
  40213c:	bl	401d14 <ferror@plt+0x8d4>
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	stp	x29, x30, [sp, #-48]!
  40214c:	stp	x22, x21, [sp, #16]
  402150:	stp	x20, x19, [sp, #32]
  402154:	mov	x20, x1
  402158:	mov	x19, x0
  40215c:	mov	x21, x0
  402160:	mov	x29, sp
  402164:	cbz	x0, 402194 <ferror@plt+0xd54>
  402168:	ldrb	w22, [x19]
  40216c:	mov	x21, x19
  402170:	cbz	w22, 402194 <ferror@plt+0xd54>
  402174:	mov	x21, x19
  402178:	bl	401310 <__ctype_b_loc@plt>
  40217c:	ldr	x8, [x0]
  402180:	and	x9, x22, #0xff
  402184:	ldrh	w8, [x8, x9, lsl #1]
  402188:	tbz	w8, #11, 402194 <ferror@plt+0xd54>
  40218c:	ldrb	w22, [x21, #1]!
  402190:	cbnz	w22, 402178 <ferror@plt+0xd38>
  402194:	cbz	x20, 40219c <ferror@plt+0xd5c>
  402198:	str	x21, [x20]
  40219c:	cmp	x21, x19
  4021a0:	b.ls	4021b4 <ferror@plt+0xd74>  // b.plast
  4021a4:	ldrb	w8, [x21]
  4021a8:	cmp	w8, #0x0
  4021ac:	cset	w0, eq  // eq = none
  4021b0:	b	4021b8 <ferror@plt+0xd78>
  4021b4:	mov	w0, wzr
  4021b8:	ldp	x20, x19, [sp, #32]
  4021bc:	ldp	x22, x21, [sp, #16]
  4021c0:	ldp	x29, x30, [sp], #48
  4021c4:	ret
  4021c8:	stp	x29, x30, [sp, #-48]!
  4021cc:	stp	x22, x21, [sp, #16]
  4021d0:	stp	x20, x19, [sp, #32]
  4021d4:	mov	x20, x1
  4021d8:	mov	x19, x0
  4021dc:	mov	x21, x0
  4021e0:	mov	x29, sp
  4021e4:	cbz	x0, 402214 <ferror@plt+0xdd4>
  4021e8:	ldrb	w22, [x19]
  4021ec:	mov	x21, x19
  4021f0:	cbz	w22, 402214 <ferror@plt+0xdd4>
  4021f4:	mov	x21, x19
  4021f8:	bl	401310 <__ctype_b_loc@plt>
  4021fc:	ldr	x8, [x0]
  402200:	and	x9, x22, #0xff
  402204:	ldrh	w8, [x8, x9, lsl #1]
  402208:	tbz	w8, #12, 402214 <ferror@plt+0xdd4>
  40220c:	ldrb	w22, [x21, #1]!
  402210:	cbnz	w22, 4021f8 <ferror@plt+0xdb8>
  402214:	cbz	x20, 40221c <ferror@plt+0xddc>
  402218:	str	x21, [x20]
  40221c:	cmp	x21, x19
  402220:	b.ls	402234 <ferror@plt+0xdf4>  // b.plast
  402224:	ldrb	w8, [x21]
  402228:	cmp	w8, #0x0
  40222c:	cset	w0, eq  // eq = none
  402230:	b	402238 <ferror@plt+0xdf8>
  402234:	mov	w0, wzr
  402238:	ldp	x20, x19, [sp, #32]
  40223c:	ldp	x22, x21, [sp, #16]
  402240:	ldp	x29, x30, [sp], #48
  402244:	ret
  402248:	sub	sp, sp, #0x100
  40224c:	stp	x29, x30, [sp, #208]
  402250:	add	x29, sp, #0xd0
  402254:	mov	x8, #0xffffffffffffffd0    	// #-48
  402258:	mov	x9, sp
  40225c:	sub	x10, x29, #0x50
  402260:	stp	x22, x21, [sp, #224]
  402264:	stp	x20, x19, [sp, #240]
  402268:	mov	x20, x1
  40226c:	mov	x19, x0
  402270:	movk	x8, #0xff80, lsl #32
  402274:	add	x11, x29, #0x30
  402278:	add	x9, x9, #0x80
  40227c:	add	x22, x10, #0x30
  402280:	stp	x2, x3, [x29, #-80]
  402284:	stp	x4, x5, [x29, #-64]
  402288:	stp	x6, x7, [x29, #-48]
  40228c:	stp	q1, q2, [sp, #16]
  402290:	stp	q3, q4, [sp, #48]
  402294:	str	q0, [sp]
  402298:	stp	q5, q6, [sp, #80]
  40229c:	str	q7, [sp, #112]
  4022a0:	stp	x9, x8, [x29, #-16]
  4022a4:	stp	x11, x22, [x29, #-32]
  4022a8:	ldursw	x8, [x29, #-8]
  4022ac:	tbz	w8, #31, 4022c0 <ferror@plt+0xe80>
  4022b0:	add	w9, w8, #0x8
  4022b4:	cmp	w9, #0x0
  4022b8:	stur	w9, [x29, #-8]
  4022bc:	b.le	402320 <ferror@plt+0xee0>
  4022c0:	ldur	x8, [x29, #-32]
  4022c4:	add	x9, x8, #0x8
  4022c8:	stur	x9, [x29, #-32]
  4022cc:	ldr	x1, [x8]
  4022d0:	cbz	x1, 40233c <ferror@plt+0xefc>
  4022d4:	ldursw	x8, [x29, #-8]
  4022d8:	tbz	w8, #31, 4022ec <ferror@plt+0xeac>
  4022dc:	add	w9, w8, #0x8
  4022e0:	cmp	w9, #0x0
  4022e4:	stur	w9, [x29, #-8]
  4022e8:	b.le	402330 <ferror@plt+0xef0>
  4022ec:	ldur	x8, [x29, #-32]
  4022f0:	add	x9, x8, #0x8
  4022f4:	stur	x9, [x29, #-32]
  4022f8:	ldr	x21, [x8]
  4022fc:	cbz	x21, 40233c <ferror@plt+0xefc>
  402300:	mov	x0, x19
  402304:	bl	4012f0 <strcmp@plt>
  402308:	cbz	w0, 402358 <ferror@plt+0xf18>
  40230c:	mov	x0, x19
  402310:	mov	x1, x21
  402314:	bl	4012f0 <strcmp@plt>
  402318:	cbnz	w0, 4022a8 <ferror@plt+0xe68>
  40231c:	b	40235c <ferror@plt+0xf1c>
  402320:	add	x8, x22, x8
  402324:	ldr	x1, [x8]
  402328:	cbnz	x1, 4022d4 <ferror@plt+0xe94>
  40232c:	b	40233c <ferror@plt+0xefc>
  402330:	add	x8, x22, x8
  402334:	ldr	x21, [x8]
  402338:	cbnz	x21, 402300 <ferror@plt+0xec0>
  40233c:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  402340:	ldr	w0, [x8, #408]
  402344:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  402348:	add	x1, x1, #0xb06
  40234c:	mov	x2, x20
  402350:	mov	x3, x19
  402354:	bl	4013d0 <errx@plt>
  402358:	mov	w0, #0x1                   	// #1
  40235c:	ldp	x20, x19, [sp, #240]
  402360:	ldp	x22, x21, [sp, #224]
  402364:	ldp	x29, x30, [sp, #208]
  402368:	add	sp, sp, #0x100
  40236c:	ret
  402370:	cbz	x1, 402394 <ferror@plt+0xf54>
  402374:	sxtb	w8, w2
  402378:	ldrsb	w9, [x0]
  40237c:	cbz	w9, 402394 <ferror@plt+0xf54>
  402380:	cmp	w8, w9
  402384:	b.eq	402398 <ferror@plt+0xf58>  // b.none
  402388:	sub	x1, x1, #0x1
  40238c:	add	x0, x0, #0x1
  402390:	cbnz	x1, 402378 <ferror@plt+0xf38>
  402394:	mov	x0, xzr
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-32]!
  4023a0:	stp	x20, x19, [sp, #16]
  4023a4:	mov	x29, sp
  4023a8:	mov	x20, x1
  4023ac:	mov	x19, x0
  4023b0:	bl	4023f0 <ferror@plt+0xfb0>
  4023b4:	cmp	w0, w0, sxth
  4023b8:	b.ne	4023c8 <ferror@plt+0xf88>  // b.any
  4023bc:	ldp	x20, x19, [sp, #16]
  4023c0:	ldp	x29, x30, [sp], #32
  4023c4:	ret
  4023c8:	bl	401400 <__errno_location@plt>
  4023cc:	mov	w8, #0x22                  	// #34
  4023d0:	str	w8, [x0]
  4023d4:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  4023d8:	ldr	w0, [x8, #408]
  4023dc:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4023e0:	add	x1, x1, #0xb06
  4023e4:	mov	x2, x20
  4023e8:	mov	x3, x19
  4023ec:	bl	401420 <err@plt>
  4023f0:	stp	x29, x30, [sp, #-32]!
  4023f4:	stp	x20, x19, [sp, #16]
  4023f8:	mov	x29, sp
  4023fc:	mov	x20, x1
  402400:	mov	x19, x0
  402404:	bl	4024c8 <ferror@plt+0x1088>
  402408:	cmp	x0, w0, sxtw
  40240c:	b.ne	40241c <ferror@plt+0xfdc>  // b.any
  402410:	ldp	x20, x19, [sp, #16]
  402414:	ldp	x29, x30, [sp], #32
  402418:	ret
  40241c:	bl	401400 <__errno_location@plt>
  402420:	mov	w8, #0x22                  	// #34
  402424:	str	w8, [x0]
  402428:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  40242c:	ldr	w0, [x8, #408]
  402430:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  402434:	add	x1, x1, #0xb06
  402438:	mov	x2, x20
  40243c:	mov	x3, x19
  402440:	bl	401420 <err@plt>
  402444:	stp	x29, x30, [sp, #-16]!
  402448:	mov	w2, #0xa                   	// #10
  40244c:	mov	x29, sp
  402450:	bl	40245c <ferror@plt+0x101c>
  402454:	ldp	x29, x30, [sp], #16
  402458:	ret
  40245c:	stp	x29, x30, [sp, #-32]!
  402460:	stp	x20, x19, [sp, #16]
  402464:	mov	x29, sp
  402468:	mov	x20, x1
  40246c:	mov	x19, x0
  402470:	bl	402580 <ferror@plt+0x1140>
  402474:	cmp	w0, #0x10, lsl #12
  402478:	b.cs	402488 <ferror@plt+0x1048>  // b.hs, b.nlast
  40247c:	ldp	x20, x19, [sp, #16]
  402480:	ldp	x29, x30, [sp], #32
  402484:	ret
  402488:	bl	401400 <__errno_location@plt>
  40248c:	mov	w8, #0x22                  	// #34
  402490:	str	w8, [x0]
  402494:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  402498:	ldr	w0, [x8, #408]
  40249c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4024a0:	add	x1, x1, #0xb06
  4024a4:	mov	x2, x20
  4024a8:	mov	x3, x19
  4024ac:	bl	401420 <err@plt>
  4024b0:	stp	x29, x30, [sp, #-16]!
  4024b4:	mov	w2, #0x10                  	// #16
  4024b8:	mov	x29, sp
  4024bc:	bl	40245c <ferror@plt+0x101c>
  4024c0:	ldp	x29, x30, [sp], #16
  4024c4:	ret
  4024c8:	stp	x29, x30, [sp, #-48]!
  4024cc:	mov	x29, sp
  4024d0:	str	x21, [sp, #16]
  4024d4:	stp	x20, x19, [sp, #32]
  4024d8:	mov	x20, x1
  4024dc:	mov	x19, x0
  4024e0:	str	xzr, [x29, #24]
  4024e4:	bl	401400 <__errno_location@plt>
  4024e8:	mov	x21, x0
  4024ec:	str	wzr, [x0]
  4024f0:	cbz	x19, 40253c <ferror@plt+0x10fc>
  4024f4:	ldrb	w8, [x19]
  4024f8:	cbz	w8, 40253c <ferror@plt+0x10fc>
  4024fc:	add	x1, x29, #0x18
  402500:	mov	w2, #0xa                   	// #10
  402504:	mov	x0, x19
  402508:	bl	4011b0 <strtoimax@plt>
  40250c:	ldr	w8, [x21]
  402510:	cbnz	w8, 40253c <ferror@plt+0x10fc>
  402514:	ldr	x8, [x29, #24]
  402518:	cmp	x8, x19
  40251c:	b.eq	40253c <ferror@plt+0x10fc>  // b.none
  402520:	cbz	x8, 40252c <ferror@plt+0x10ec>
  402524:	ldrb	w8, [x8]
  402528:	cbnz	w8, 40253c <ferror@plt+0x10fc>
  40252c:	ldp	x20, x19, [sp, #32]
  402530:	ldr	x21, [sp, #16]
  402534:	ldp	x29, x30, [sp], #48
  402538:	ret
  40253c:	ldr	w8, [x21]
  402540:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  402544:	ldr	w0, [x9, #408]
  402548:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  40254c:	add	x1, x1, #0xb06
  402550:	mov	x2, x20
  402554:	mov	x3, x19
  402558:	cmp	w8, #0x22
  40255c:	b.ne	402564 <ferror@plt+0x1124>  // b.any
  402560:	bl	401420 <err@plt>
  402564:	bl	4013d0 <errx@plt>
  402568:	stp	x29, x30, [sp, #-16]!
  40256c:	mov	w2, #0xa                   	// #10
  402570:	mov	x29, sp
  402574:	bl	402580 <ferror@plt+0x1140>
  402578:	ldp	x29, x30, [sp], #16
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-32]!
  402584:	stp	x20, x19, [sp, #16]
  402588:	mov	x29, sp
  40258c:	mov	x20, x1
  402590:	mov	x19, x0
  402594:	bl	402604 <ferror@plt+0x11c4>
  402598:	lsr	x8, x0, #32
  40259c:	cbnz	x8, 4025ac <ferror@plt+0x116c>
  4025a0:	ldp	x20, x19, [sp, #16]
  4025a4:	ldp	x29, x30, [sp], #32
  4025a8:	ret
  4025ac:	bl	401400 <__errno_location@plt>
  4025b0:	mov	w8, #0x22                  	// #34
  4025b4:	str	w8, [x0]
  4025b8:	adrp	x8, 414000 <ferror@plt+0x12bc0>
  4025bc:	ldr	w0, [x8, #408]
  4025c0:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4025c4:	add	x1, x1, #0xb06
  4025c8:	mov	x2, x20
  4025cc:	mov	x3, x19
  4025d0:	bl	401420 <err@plt>
  4025d4:	stp	x29, x30, [sp, #-16]!
  4025d8:	mov	w2, #0x10                  	// #16
  4025dc:	mov	x29, sp
  4025e0:	bl	402580 <ferror@plt+0x1140>
  4025e4:	ldp	x29, x30, [sp], #16
  4025e8:	ret
  4025ec:	stp	x29, x30, [sp, #-16]!
  4025f0:	mov	w2, #0xa                   	// #10
  4025f4:	mov	x29, sp
  4025f8:	bl	402604 <ferror@plt+0x11c4>
  4025fc:	ldp	x29, x30, [sp], #16
  402600:	ret
  402604:	sub	sp, sp, #0x40
  402608:	stp	x29, x30, [sp, #16]
  40260c:	stp	x22, x21, [sp, #32]
  402610:	stp	x20, x19, [sp, #48]
  402614:	add	x29, sp, #0x10
  402618:	mov	w22, w2
  40261c:	mov	x20, x1
  402620:	mov	x19, x0
  402624:	str	xzr, [sp, #8]
  402628:	bl	401400 <__errno_location@plt>
  40262c:	mov	x21, x0
  402630:	str	wzr, [x0]
  402634:	cbz	x19, 402684 <ferror@plt+0x1244>
  402638:	ldrb	w8, [x19]
  40263c:	cbz	w8, 402684 <ferror@plt+0x1244>
  402640:	add	x1, sp, #0x8
  402644:	mov	x0, x19
  402648:	mov	w2, w22
  40264c:	bl	4012b0 <strtoumax@plt>
  402650:	ldr	w8, [x21]
  402654:	cbnz	w8, 402684 <ferror@plt+0x1244>
  402658:	ldr	x8, [sp, #8]
  40265c:	cmp	x8, x19
  402660:	b.eq	402684 <ferror@plt+0x1244>  // b.none
  402664:	cbz	x8, 402670 <ferror@plt+0x1230>
  402668:	ldrb	w8, [x8]
  40266c:	cbnz	w8, 402684 <ferror@plt+0x1244>
  402670:	ldp	x20, x19, [sp, #48]
  402674:	ldp	x22, x21, [sp, #32]
  402678:	ldp	x29, x30, [sp, #16]
  40267c:	add	sp, sp, #0x40
  402680:	ret
  402684:	ldr	w8, [x21]
  402688:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  40268c:	ldr	w0, [x9, #408]
  402690:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  402694:	add	x1, x1, #0xb06
  402698:	mov	x2, x20
  40269c:	mov	x3, x19
  4026a0:	cmp	w8, #0x22
  4026a4:	b.ne	4026ac <ferror@plt+0x126c>  // b.any
  4026a8:	bl	401420 <err@plt>
  4026ac:	bl	4013d0 <errx@plt>
  4026b0:	stp	x29, x30, [sp, #-16]!
  4026b4:	mov	w2, #0x10                  	// #16
  4026b8:	mov	x29, sp
  4026bc:	bl	402604 <ferror@plt+0x11c4>
  4026c0:	ldp	x29, x30, [sp], #16
  4026c4:	ret
  4026c8:	stp	x29, x30, [sp, #-48]!
  4026cc:	mov	x29, sp
  4026d0:	str	x21, [sp, #16]
  4026d4:	stp	x20, x19, [sp, #32]
  4026d8:	mov	x20, x1
  4026dc:	mov	x19, x0
  4026e0:	str	xzr, [x29, #24]
  4026e4:	bl	401400 <__errno_location@plt>
  4026e8:	mov	x21, x0
  4026ec:	str	wzr, [x0]
  4026f0:	cbz	x19, 402738 <ferror@plt+0x12f8>
  4026f4:	ldrb	w8, [x19]
  4026f8:	cbz	w8, 402738 <ferror@plt+0x12f8>
  4026fc:	add	x1, x29, #0x18
  402700:	mov	x0, x19
  402704:	bl	4011c0 <strtod@plt>
  402708:	ldr	w8, [x21]
  40270c:	cbnz	w8, 402738 <ferror@plt+0x12f8>
  402710:	ldr	x8, [x29, #24]
  402714:	cmp	x8, x19
  402718:	b.eq	402738 <ferror@plt+0x12f8>  // b.none
  40271c:	cbz	x8, 402728 <ferror@plt+0x12e8>
  402720:	ldrb	w8, [x8]
  402724:	cbnz	w8, 402738 <ferror@plt+0x12f8>
  402728:	ldp	x20, x19, [sp, #32]
  40272c:	ldr	x21, [sp, #16]
  402730:	ldp	x29, x30, [sp], #48
  402734:	ret
  402738:	ldr	w8, [x21]
  40273c:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  402740:	ldr	w0, [x9, #408]
  402744:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  402748:	add	x1, x1, #0xb06
  40274c:	mov	x2, x20
  402750:	mov	x3, x19
  402754:	cmp	w8, #0x22
  402758:	b.ne	402760 <ferror@plt+0x1320>  // b.any
  40275c:	bl	401420 <err@plt>
  402760:	bl	4013d0 <errx@plt>
  402764:	stp	x29, x30, [sp, #-48]!
  402768:	mov	x29, sp
  40276c:	str	x21, [sp, #16]
  402770:	stp	x20, x19, [sp, #32]
  402774:	mov	x20, x1
  402778:	mov	x19, x0
  40277c:	str	xzr, [x29, #24]
  402780:	bl	401400 <__errno_location@plt>
  402784:	mov	x21, x0
  402788:	str	wzr, [x0]
  40278c:	cbz	x19, 4027d8 <ferror@plt+0x1398>
  402790:	ldrb	w8, [x19]
  402794:	cbz	w8, 4027d8 <ferror@plt+0x1398>
  402798:	add	x1, x29, #0x18
  40279c:	mov	w2, #0xa                   	// #10
  4027a0:	mov	x0, x19
  4027a4:	bl	401320 <strtol@plt>
  4027a8:	ldr	w8, [x21]
  4027ac:	cbnz	w8, 4027d8 <ferror@plt+0x1398>
  4027b0:	ldr	x8, [x29, #24]
  4027b4:	cmp	x8, x19
  4027b8:	b.eq	4027d8 <ferror@plt+0x1398>  // b.none
  4027bc:	cbz	x8, 4027c8 <ferror@plt+0x1388>
  4027c0:	ldrb	w8, [x8]
  4027c4:	cbnz	w8, 4027d8 <ferror@plt+0x1398>
  4027c8:	ldp	x20, x19, [sp, #32]
  4027cc:	ldr	x21, [sp, #16]
  4027d0:	ldp	x29, x30, [sp], #48
  4027d4:	ret
  4027d8:	ldr	w8, [x21]
  4027dc:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  4027e0:	ldr	w0, [x9, #408]
  4027e4:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4027e8:	add	x1, x1, #0xb06
  4027ec:	mov	x2, x20
  4027f0:	mov	x3, x19
  4027f4:	cmp	w8, #0x22
  4027f8:	b.ne	402800 <ferror@plt+0x13c0>  // b.any
  4027fc:	bl	401420 <err@plt>
  402800:	bl	4013d0 <errx@plt>
  402804:	stp	x29, x30, [sp, #-48]!
  402808:	mov	x29, sp
  40280c:	str	x21, [sp, #16]
  402810:	stp	x20, x19, [sp, #32]
  402814:	mov	x20, x1
  402818:	mov	x19, x0
  40281c:	str	xzr, [x29, #24]
  402820:	bl	401400 <__errno_location@plt>
  402824:	mov	x21, x0
  402828:	str	wzr, [x0]
  40282c:	cbz	x19, 402878 <ferror@plt+0x1438>
  402830:	ldrb	w8, [x19]
  402834:	cbz	w8, 402878 <ferror@plt+0x1438>
  402838:	add	x1, x29, #0x18
  40283c:	mov	w2, #0xa                   	// #10
  402840:	mov	x0, x19
  402844:	bl	401160 <strtoul@plt>
  402848:	ldr	w8, [x21]
  40284c:	cbnz	w8, 402878 <ferror@plt+0x1438>
  402850:	ldr	x8, [x29, #24]
  402854:	cmp	x8, x19
  402858:	b.eq	402878 <ferror@plt+0x1438>  // b.none
  40285c:	cbz	x8, 402868 <ferror@plt+0x1428>
  402860:	ldrb	w8, [x8]
  402864:	cbnz	w8, 402878 <ferror@plt+0x1438>
  402868:	ldp	x20, x19, [sp, #32]
  40286c:	ldr	x21, [sp, #16]
  402870:	ldp	x29, x30, [sp], #48
  402874:	ret
  402878:	ldr	w8, [x21]
  40287c:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  402880:	ldr	w0, [x9, #408]
  402884:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  402888:	add	x1, x1, #0xb06
  40288c:	mov	x2, x20
  402890:	mov	x3, x19
  402894:	cmp	w8, #0x22
  402898:	b.ne	4028a0 <ferror@plt+0x1460>  // b.any
  40289c:	bl	401420 <err@plt>
  4028a0:	bl	4013d0 <errx@plt>
  4028a4:	sub	sp, sp, #0x30
  4028a8:	stp	x20, x19, [sp, #32]
  4028ac:	mov	x20, x1
  4028b0:	add	x1, sp, #0x8
  4028b4:	stp	x29, x30, [sp, #16]
  4028b8:	add	x29, sp, #0x10
  4028bc:	mov	x19, x0
  4028c0:	bl	402130 <ferror@plt+0xcf0>
  4028c4:	cbnz	w0, 4028dc <ferror@plt+0x149c>
  4028c8:	ldr	x0, [sp, #8]
  4028cc:	ldp	x20, x19, [sp, #32]
  4028d0:	ldp	x29, x30, [sp, #16]
  4028d4:	add	sp, sp, #0x30
  4028d8:	ret
  4028dc:	bl	401400 <__errno_location@plt>
  4028e0:	adrp	x9, 414000 <ferror@plt+0x12bc0>
  4028e4:	ldr	w8, [x0]
  4028e8:	ldr	w0, [x9, #408]
  4028ec:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4028f0:	add	x1, x1, #0xb06
  4028f4:	mov	x2, x20
  4028f8:	mov	x3, x19
  4028fc:	cbnz	w8, 402904 <ferror@plt+0x14c4>
  402900:	bl	4013d0 <errx@plt>
  402904:	bl	401420 <err@plt>
  402908:	stp	x29, x30, [sp, #-32]!
  40290c:	str	x19, [sp, #16]
  402910:	mov	x19, x1
  402914:	mov	x1, x2
  402918:	mov	x29, sp
  40291c:	bl	4026c8 <ferror@plt+0x1288>
  402920:	fcvtzs	x8, d0
  402924:	mov	x9, #0x848000000000        	// #145685290680320
  402928:	movk	x9, #0x412e, lsl #48
  40292c:	scvtf	d1, x8
  402930:	fmov	d2, x9
  402934:	fsub	d0, d0, d1
  402938:	fmul	d0, d0, d2
  40293c:	fcvtzs	x9, d0
  402940:	stp	x8, x9, [x19]
  402944:	ldr	x19, [sp, #16]
  402948:	ldp	x29, x30, [sp], #32
  40294c:	ret
  402950:	and	w8, w0, #0xf000
  402954:	sub	w8, w8, #0x1, lsl #12
  402958:	lsr	w9, w8, #12
  40295c:	cmp	w9, #0xb
  402960:	mov	w8, wzr
  402964:	b.hi	4029b8 <ferror@plt+0x1578>  // b.pmore
  402968:	adrp	x10, 403000 <ferror@plt+0x1bc0>
  40296c:	add	x10, x10, #0xae8
  402970:	adr	x11, 402984 <ferror@plt+0x1544>
  402974:	ldrb	w12, [x10, x9]
  402978:	add	x11, x11, x12, lsl #2
  40297c:	mov	w9, #0x64                  	// #100
  402980:	br	x11
  402984:	mov	w9, #0x70                  	// #112
  402988:	b	4029b0 <ferror@plt+0x1570>
  40298c:	mov	w9, #0x63                  	// #99
  402990:	b	4029b0 <ferror@plt+0x1570>
  402994:	mov	w9, #0x62                  	// #98
  402998:	b	4029b0 <ferror@plt+0x1570>
  40299c:	mov	w9, #0x6c                  	// #108
  4029a0:	b	4029b0 <ferror@plt+0x1570>
  4029a4:	mov	w9, #0x73                  	// #115
  4029a8:	b	4029b0 <ferror@plt+0x1570>
  4029ac:	mov	w9, #0x2d                  	// #45
  4029b0:	mov	w8, #0x1                   	// #1
  4029b4:	strb	w9, [x1]
  4029b8:	tst	w0, #0x100
  4029bc:	mov	w9, #0x72                  	// #114
  4029c0:	mov	w10, #0x2d                  	// #45
  4029c4:	add	x11, x1, x8
  4029c8:	mov	w12, #0x77                  	// #119
  4029cc:	csel	w17, w10, w9, eq  // eq = none
  4029d0:	tst	w0, #0x80
  4029d4:	mov	w14, #0x53                  	// #83
  4029d8:	mov	w15, #0x73                  	// #115
  4029dc:	mov	w16, #0x78                  	// #120
  4029e0:	strb	w17, [x11]
  4029e4:	csel	w17, w10, w12, eq  // eq = none
  4029e8:	tst	w0, #0x40
  4029ec:	orr	x13, x8, #0x2
  4029f0:	strb	w17, [x11, #1]
  4029f4:	csel	w11, w15, w14, ne  // ne = any
  4029f8:	csel	w17, w16, w10, ne  // ne = any
  4029fc:	tst	w0, #0x800
  402a00:	csel	w11, w17, w11, eq  // eq = none
  402a04:	add	x13, x13, x1
  402a08:	tst	w0, #0x20
  402a0c:	strb	w11, [x13]
  402a10:	csel	w11, w10, w9, eq  // eq = none
  402a14:	tst	w0, #0x10
  402a18:	strb	w11, [x13, #1]
  402a1c:	csel	w11, w10, w12, eq  // eq = none
  402a20:	tst	w0, #0x8
  402a24:	csel	w14, w15, w14, ne  // ne = any
  402a28:	csel	w15, w16, w10, ne  // ne = any
  402a2c:	tst	w0, #0x400
  402a30:	orr	x8, x8, #0x6
  402a34:	csel	w14, w15, w14, eq  // eq = none
  402a38:	tst	w0, #0x4
  402a3c:	add	x8, x8, x1
  402a40:	csel	w9, w10, w9, eq  // eq = none
  402a44:	tst	w0, #0x2
  402a48:	mov	w17, #0x54                  	// #84
  402a4c:	strb	w11, [x13, #2]
  402a50:	mov	w11, #0x74                  	// #116
  402a54:	strb	w14, [x13, #3]
  402a58:	strb	w9, [x8]
  402a5c:	csel	w9, w10, w12, eq  // eq = none
  402a60:	tst	w0, #0x1
  402a64:	strb	w9, [x8, #1]
  402a68:	csel	w9, w11, w17, ne  // ne = any
  402a6c:	csel	w10, w16, w10, ne  // ne = any
  402a70:	tst	w0, #0x200
  402a74:	csel	w9, w10, w9, eq  // eq = none
  402a78:	mov	x0, x1
  402a7c:	strb	w9, [x8, #2]
  402a80:	strb	wzr, [x8, #3]
  402a84:	ret
  402a88:	sub	sp, sp, #0x60
  402a8c:	stp	x22, x21, [sp, #64]
  402a90:	stp	x20, x19, [sp, #80]
  402a94:	mov	x21, x1
  402a98:	mov	w20, w0
  402a9c:	add	x22, sp, #0x8
  402aa0:	stp	x29, x30, [sp, #48]
  402aa4:	add	x29, sp, #0x30
  402aa8:	tbz	w0, #1, 402ab8 <ferror@plt+0x1678>
  402aac:	orr	x22, x22, #0x1
  402ab0:	mov	w8, #0x20                  	// #32
  402ab4:	strb	w8, [sp, #8]
  402ab8:	mov	x0, x21
  402abc:	bl	402c58 <ferror@plt+0x1818>
  402ac0:	cbz	w0, 402ae4 <ferror@plt+0x16a4>
  402ac4:	mov	w8, #0x6667                	// #26215
  402ac8:	movk	w8, #0x6666, lsl #16
  402acc:	smull	x8, w0, w8
  402ad0:	lsr	x9, x8, #63
  402ad4:	asr	x8, x8, #34
  402ad8:	add	w8, w8, w9
  402adc:	sxtw	x9, w8
  402ae0:	b	402ae8 <ferror@plt+0x16a8>
  402ae4:	mov	x9, xzr
  402ae8:	adrp	x8, 403000 <ferror@plt+0x1bc0>
  402aec:	add	x8, x8, #0xb0f
  402af0:	ldrb	w11, [x8, x9]
  402af4:	mov	x10, #0xffffffffffffffff    	// #-1
  402af8:	lsl	x8, x10, x0
  402afc:	bic	x8, x21, x8
  402b00:	cmp	w0, #0x0
  402b04:	mov	x10, x22
  402b08:	lsr	x19, x21, x0
  402b0c:	csel	x8, x8, xzr, ne  // ne = any
  402b10:	strb	w11, [x10], #1
  402b14:	tbz	w20, #0, 402b28 <ferror@plt+0x16e8>
  402b18:	cbz	x9, 402b28 <ferror@plt+0x16e8>
  402b1c:	mov	w9, #0x4269                	// #17001
  402b20:	add	x10, x22, #0x3
  402b24:	sturh	w9, [x22, #1]
  402b28:	strb	wzr, [x10]
  402b2c:	cbz	x8, 402b74 <ferror@plt+0x1734>
  402b30:	sub	w9, w0, #0xa
  402b34:	lsr	x8, x8, x9
  402b38:	tbnz	w20, #2, 402b80 <ferror@plt+0x1740>
  402b3c:	mov	x10, #0xf5c3                	// #62915
  402b40:	movk	x10, #0x5c28, lsl #16
  402b44:	add	x9, x8, #0x32
  402b48:	movk	x10, #0xc28f, lsl #32
  402b4c:	movk	x10, #0x28f5, lsl #48
  402b50:	sub	x8, x8, #0x3b6
  402b54:	lsr	x9, x9, #2
  402b58:	cmp	x8, #0x64
  402b5c:	umulh	x8, x9, x10
  402b60:	lsr	x8, x8, #2
  402b64:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  402b68:	cinc	w19, w19, cc  // cc = lo, ul, last
  402b6c:	cbnz	x20, 402bb0 <ferror@plt+0x1770>
  402b70:	b	402c20 <ferror@plt+0x17e0>
  402b74:	mov	x20, xzr
  402b78:	cbnz	x20, 402bb0 <ferror@plt+0x1770>
  402b7c:	b	402c20 <ferror@plt+0x17e0>
  402b80:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402b84:	add	x8, x8, #0x5
  402b88:	movk	x9, #0xcccd
  402b8c:	umulh	x10, x8, x9
  402b90:	lsr	x20, x10, #3
  402b94:	mul	x9, x20, x9
  402b98:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  402b9c:	ror	x9, x9, #1
  402ba0:	movk	x10, #0x1999, lsl #48
  402ba4:	cmp	x9, x10
  402ba8:	b.ls	402c00 <ferror@plt+0x17c0>  // b.plast
  402bac:	cbz	x20, 402c20 <ferror@plt+0x17e0>
  402bb0:	bl	401200 <localeconv@plt>
  402bb4:	cbz	x0, 402bc4 <ferror@plt+0x1784>
  402bb8:	ldr	x4, [x0]
  402bbc:	cbnz	x4, 402bcc <ferror@plt+0x178c>
  402bc0:	b	402bd4 <ferror@plt+0x1794>
  402bc4:	mov	x4, xzr
  402bc8:	cbz	x4, 402bd4 <ferror@plt+0x1794>
  402bcc:	ldrb	w8, [x4]
  402bd0:	cbnz	w8, 402bdc <ferror@plt+0x179c>
  402bd4:	adrp	x4, 403000 <ferror@plt+0x1bc0>
  402bd8:	add	x4, x4, #0xb17
  402bdc:	adrp	x2, 403000 <ferror@plt+0x1bc0>
  402be0:	add	x2, x2, #0xb19
  402be4:	add	x0, sp, #0x10
  402be8:	add	x6, sp, #0x8
  402bec:	mov	w1, #0x20                  	// #32
  402bf0:	mov	w3, w19
  402bf4:	mov	x5, x20
  402bf8:	bl	4011f0 <snprintf@plt>
  402bfc:	b	402c3c <ferror@plt+0x17fc>
  402c00:	mov	x9, #0xf5c3                	// #62915
  402c04:	movk	x9, #0x5c28, lsl #16
  402c08:	movk	x9, #0xc28f, lsl #32
  402c0c:	lsr	x8, x8, #2
  402c10:	movk	x9, #0x28f5, lsl #48
  402c14:	umulh	x8, x8, x9
  402c18:	lsr	x20, x8, #2
  402c1c:	cbnz	x20, 402bb0 <ferror@plt+0x1770>
  402c20:	adrp	x2, 403000 <ferror@plt+0x1bc0>
  402c24:	add	x2, x2, #0xb23
  402c28:	add	x0, sp, #0x10
  402c2c:	add	x4, sp, #0x8
  402c30:	mov	w1, #0x20                  	// #32
  402c34:	mov	w3, w19
  402c38:	bl	4011f0 <snprintf@plt>
  402c3c:	add	x0, sp, #0x10
  402c40:	bl	401280 <strdup@plt>
  402c44:	ldp	x20, x19, [sp, #80]
  402c48:	ldp	x22, x21, [sp, #64]
  402c4c:	ldp	x29, x30, [sp, #48]
  402c50:	add	sp, sp, #0x60
  402c54:	ret
  402c58:	mov	w8, #0xa                   	// #10
  402c5c:	lsr	x9, x0, x8
  402c60:	cbz	x9, 402c74 <ferror@plt+0x1834>
  402c64:	cmp	x8, #0x33
  402c68:	add	x8, x8, #0xa
  402c6c:	b.cc	402c5c <ferror@plt+0x181c>  // b.lo, b.ul, b.last
  402c70:	mov	w8, #0x46                  	// #70
  402c74:	sub	w0, w8, #0xa
  402c78:	ret
  402c7c:	stp	x29, x30, [sp, #-80]!
  402c80:	stp	x26, x25, [sp, #16]
  402c84:	stp	x24, x23, [sp, #32]
  402c88:	stp	x22, x21, [sp, #48]
  402c8c:	stp	x20, x19, [sp, #64]
  402c90:	mov	x29, sp
  402c94:	cbz	x0, 402d78 <ferror@plt+0x1938>
  402c98:	mov	x20, x3
  402c9c:	mov	w19, #0xffffffff            	// #-1
  402ca0:	cbz	x3, 402d94 <ferror@plt+0x1954>
  402ca4:	mov	x21, x2
  402ca8:	cbz	x2, 402d94 <ferror@plt+0x1954>
  402cac:	mov	x22, x1
  402cb0:	cbz	x1, 402d94 <ferror@plt+0x1954>
  402cb4:	ldrb	w8, [x0]
  402cb8:	cbz	w8, 402d94 <ferror@plt+0x1954>
  402cbc:	ldrb	w8, [x0]
  402cc0:	cbz	w8, 402d80 <ferror@plt+0x1940>
  402cc4:	mov	x24, xzr
  402cc8:	mov	x23, xzr
  402ccc:	add	x25, x0, #0x1
  402cd0:	b	402cdc <ferror@plt+0x189c>
  402cd4:	ldrb	w8, [x25], #1
  402cd8:	cbz	w8, 402d90 <ferror@plt+0x1950>
  402cdc:	cmp	x24, x21
  402ce0:	b.cs	402d50 <ferror@plt+0x1910>  // b.hs, b.nlast
  402ce4:	ldrb	w10, [x25]
  402ce8:	sub	x9, x25, #0x1
  402cec:	cmp	x23, #0x0
  402cf0:	and	w8, w8, #0xff
  402cf4:	csel	x23, x9, x23, eq  // eq = none
  402cf8:	cmp	w8, #0x2c
  402cfc:	csel	x8, x9, xzr, eq  // eq = none
  402d00:	cmp	w10, #0x0
  402d04:	csel	x26, x25, x8, eq  // eq = none
  402d08:	mov	w8, #0x4                   	// #4
  402d0c:	cbz	x23, 402d58 <ferror@plt+0x1918>
  402d10:	cbz	x26, 402d58 <ferror@plt+0x1918>
  402d14:	subs	x1, x26, x23
  402d18:	b.ls	402d68 <ferror@plt+0x1928>  // b.plast
  402d1c:	mov	x0, x23
  402d20:	blr	x20
  402d24:	cmn	w0, #0x1
  402d28:	b.eq	402d68 <ferror@plt+0x1928>  // b.none
  402d2c:	str	w0, [x22, x24, lsl #2]
  402d30:	ldrb	w8, [x26]
  402d34:	mov	x23, xzr
  402d38:	add	x24, x24, #0x1
  402d3c:	cmp	w8, #0x0
  402d40:	cset	w8, eq  // eq = none
  402d44:	lsl	w8, w8, #1
  402d48:	cbnz	w8, 402d5c <ferror@plt+0x191c>
  402d4c:	b	402cd4 <ferror@plt+0x1894>
  402d50:	mov	w19, #0xfffffffe            	// #-2
  402d54:	mov	w8, #0x1                   	// #1
  402d58:	cbz	w8, 402cd4 <ferror@plt+0x1894>
  402d5c:	cmp	w8, #0x4
  402d60:	b.eq	402cd4 <ferror@plt+0x1894>  // b.none
  402d64:	b	402d88 <ferror@plt+0x1948>
  402d68:	mov	w19, #0xffffffff            	// #-1
  402d6c:	mov	w8, #0x1                   	// #1
  402d70:	cbnz	w8, 402d5c <ferror@plt+0x191c>
  402d74:	b	402cd4 <ferror@plt+0x1894>
  402d78:	mov	w19, #0xffffffff            	// #-1
  402d7c:	b	402d94 <ferror@plt+0x1954>
  402d80:	mov	x24, xzr
  402d84:	b	402d90 <ferror@plt+0x1950>
  402d88:	cmp	w8, #0x2
  402d8c:	b.ne	402d94 <ferror@plt+0x1954>  // b.any
  402d90:	mov	w19, w24
  402d94:	mov	w0, w19
  402d98:	ldp	x20, x19, [sp, #64]
  402d9c:	ldp	x22, x21, [sp, #48]
  402da0:	ldp	x24, x23, [sp, #32]
  402da4:	ldp	x26, x25, [sp, #16]
  402da8:	ldp	x29, x30, [sp], #80
  402dac:	ret
  402db0:	stp	x29, x30, [sp, #-32]!
  402db4:	str	x19, [sp, #16]
  402db8:	mov	x29, sp
  402dbc:	cbz	x0, 402de0 <ferror@plt+0x19a0>
  402dc0:	mov	x19, x3
  402dc4:	mov	w8, #0xffffffff            	// #-1
  402dc8:	cbz	x3, 402de4 <ferror@plt+0x19a4>
  402dcc:	ldrb	w9, [x0]
  402dd0:	cbz	w9, 402de4 <ferror@plt+0x19a4>
  402dd4:	ldr	x8, [x19]
  402dd8:	cmp	x8, x2
  402ddc:	b.ls	402df4 <ferror@plt+0x19b4>  // b.plast
  402de0:	mov	w8, #0xffffffff            	// #-1
  402de4:	ldr	x19, [sp, #16]
  402de8:	mov	w0, w8
  402dec:	ldp	x29, x30, [sp], #32
  402df0:	ret
  402df4:	cmp	w9, #0x2b
  402df8:	b.ne	402e04 <ferror@plt+0x19c4>  // b.any
  402dfc:	add	x0, x0, #0x1
  402e00:	b	402e08 <ferror@plt+0x19c8>
  402e04:	str	xzr, [x19]
  402e08:	ldr	x8, [x19]
  402e0c:	mov	x3, x4
  402e10:	add	x1, x1, x8, lsl #2
  402e14:	sub	x2, x2, x8
  402e18:	bl	402c7c <ferror@plt+0x183c>
  402e1c:	mov	w8, w0
  402e20:	cmp	w0, #0x1
  402e24:	b.lt	402de4 <ferror@plt+0x19a4>  // b.tstop
  402e28:	ldr	x9, [x19]
  402e2c:	add	x9, x9, w8, sxtw
  402e30:	str	x9, [x19]
  402e34:	b	402de4 <ferror@plt+0x19a4>
  402e38:	stp	x29, x30, [sp, #-80]!
  402e3c:	stp	x22, x21, [sp, #48]
  402e40:	mov	w21, #0xffffffea            	// #-22
  402e44:	str	x25, [sp, #16]
  402e48:	stp	x24, x23, [sp, #32]
  402e4c:	stp	x20, x19, [sp, #64]
  402e50:	mov	x29, sp
  402e54:	cbz	x1, 402f40 <ferror@plt+0x1b00>
  402e58:	cbz	x0, 402f40 <ferror@plt+0x1b00>
  402e5c:	mov	x19, x2
  402e60:	cbz	x2, 402f40 <ferror@plt+0x1b00>
  402e64:	ldrb	w8, [x0]
  402e68:	cbz	w8, 402f3c <ferror@plt+0x1afc>
  402e6c:	mov	x20, x1
  402e70:	mov	x22, xzr
  402e74:	add	x23, x0, #0x1
  402e78:	mov	w24, #0x1                   	// #1
  402e7c:	b	402e88 <ferror@plt+0x1a48>
  402e80:	ldrb	w8, [x23], #1
  402e84:	cbz	w8, 402f3c <ferror@plt+0x1afc>
  402e88:	mov	x9, x23
  402e8c:	ldrb	w10, [x9], #-1
  402e90:	cmp	x22, #0x0
  402e94:	and	w8, w8, #0xff
  402e98:	csel	x22, x9, x22, eq  // eq = none
  402e9c:	cmp	w8, #0x2c
  402ea0:	csel	x8, x9, xzr, eq  // eq = none
  402ea4:	cmp	w10, #0x0
  402ea8:	csel	x25, x23, x8, eq  // eq = none
  402eac:	mov	w8, #0x4                   	// #4
  402eb0:	cbz	x22, 402f14 <ferror@plt+0x1ad4>
  402eb4:	cbz	x25, 402f14 <ferror@plt+0x1ad4>
  402eb8:	subs	x1, x25, x22
  402ebc:	b.ls	402f0c <ferror@plt+0x1acc>  // b.plast
  402ec0:	mov	x0, x22
  402ec4:	blr	x19
  402ec8:	tbnz	w0, #31, 402f24 <ferror@plt+0x1ae4>
  402ecc:	add	w8, w0, #0x7
  402ed0:	cmp	w0, #0x0
  402ed4:	csel	w8, w8, w0, lt  // lt = tstop
  402ed8:	sbfx	x8, x8, #3, #29
  402edc:	ldrb	w9, [x20, x8]
  402ee0:	and	w10, w0, #0x7
  402ee4:	lsl	w10, w24, w10
  402ee8:	mov	x22, xzr
  402eec:	orr	w9, w9, w10
  402ef0:	strb	w9, [x20, x8]
  402ef4:	ldrb	w8, [x25]
  402ef8:	cmp	w8, #0x0
  402efc:	cset	w8, eq  // eq = none
  402f00:	lsl	w8, w8, #1
  402f04:	cbnz	w8, 402f18 <ferror@plt+0x1ad8>
  402f08:	b	402e80 <ferror@plt+0x1a40>
  402f0c:	mov	w21, #0xffffffff            	// #-1
  402f10:	mov	w8, #0x1                   	// #1
  402f14:	cbz	w8, 402e80 <ferror@plt+0x1a40>
  402f18:	cmp	w8, #0x4
  402f1c:	b.eq	402e80 <ferror@plt+0x1a40>  // b.none
  402f20:	b	402f34 <ferror@plt+0x1af4>
  402f24:	mov	w8, #0x1                   	// #1
  402f28:	mov	w21, w0
  402f2c:	cbnz	w8, 402f18 <ferror@plt+0x1ad8>
  402f30:	b	402e80 <ferror@plt+0x1a40>
  402f34:	cmp	w8, #0x2
  402f38:	b.ne	402f40 <ferror@plt+0x1b00>  // b.any
  402f3c:	mov	w21, wzr
  402f40:	mov	w0, w21
  402f44:	ldp	x20, x19, [sp, #64]
  402f48:	ldp	x22, x21, [sp, #48]
  402f4c:	ldp	x24, x23, [sp, #32]
  402f50:	ldr	x25, [sp, #16]
  402f54:	ldp	x29, x30, [sp], #80
  402f58:	ret
  402f5c:	stp	x29, x30, [sp, #-64]!
  402f60:	stp	x22, x21, [sp, #32]
  402f64:	mov	w21, #0xffffffea            	// #-22
  402f68:	stp	x24, x23, [sp, #16]
  402f6c:	stp	x20, x19, [sp, #48]
  402f70:	mov	x29, sp
  402f74:	cbz	x1, 403044 <ferror@plt+0x1c04>
  402f78:	cbz	x0, 403044 <ferror@plt+0x1c04>
  402f7c:	mov	x19, x2
  402f80:	cbz	x2, 403044 <ferror@plt+0x1c04>
  402f84:	ldrb	w8, [x0]
  402f88:	cbz	w8, 403040 <ferror@plt+0x1c00>
  402f8c:	mov	x20, x1
  402f90:	mov	x22, xzr
  402f94:	add	x23, x0, #0x1
  402f98:	b	402fa4 <ferror@plt+0x1b64>
  402f9c:	ldrb	w8, [x23], #1
  402fa0:	cbz	w8, 403040 <ferror@plt+0x1c00>
  402fa4:	mov	x9, x23
  402fa8:	ldrb	w10, [x9], #-1
  402fac:	cmp	x22, #0x0
  402fb0:	and	w8, w8, #0xff
  402fb4:	csel	x22, x9, x22, eq  // eq = none
  402fb8:	cmp	w8, #0x2c
  402fbc:	csel	x8, x9, xzr, eq  // eq = none
  402fc0:	cmp	w10, #0x0
  402fc4:	csel	x24, x23, x8, eq  // eq = none
  402fc8:	mov	w8, #0x4                   	// #4
  402fcc:	cbz	x22, 403018 <ferror@plt+0x1bd8>
  402fd0:	cbz	x24, 403018 <ferror@plt+0x1bd8>
  402fd4:	subs	x1, x24, x22
  402fd8:	b.ls	403010 <ferror@plt+0x1bd0>  // b.plast
  402fdc:	mov	x0, x22
  402fe0:	blr	x19
  402fe4:	tbnz	x0, #63, 403028 <ferror@plt+0x1be8>
  402fe8:	ldr	x8, [x20]
  402fec:	mov	x22, xzr
  402ff0:	orr	x8, x8, x0
  402ff4:	str	x8, [x20]
  402ff8:	ldrb	w8, [x24]
  402ffc:	cmp	w8, #0x0
  403000:	cset	w8, eq  // eq = none
  403004:	lsl	w8, w8, #1
  403008:	cbnz	w8, 40301c <ferror@plt+0x1bdc>
  40300c:	b	402f9c <ferror@plt+0x1b5c>
  403010:	mov	w21, #0xffffffff            	// #-1
  403014:	mov	w8, #0x1                   	// #1
  403018:	cbz	w8, 402f9c <ferror@plt+0x1b5c>
  40301c:	cmp	w8, #0x4
  403020:	b.eq	402f9c <ferror@plt+0x1b5c>  // b.none
  403024:	b	403038 <ferror@plt+0x1bf8>
  403028:	mov	w8, #0x1                   	// #1
  40302c:	mov	w21, w0
  403030:	cbnz	w8, 40301c <ferror@plt+0x1bdc>
  403034:	b	402f9c <ferror@plt+0x1b5c>
  403038:	cmp	w8, #0x2
  40303c:	b.ne	403044 <ferror@plt+0x1c04>  // b.any
  403040:	mov	w21, wzr
  403044:	mov	w0, w21
  403048:	ldp	x20, x19, [sp, #48]
  40304c:	ldp	x22, x21, [sp, #32]
  403050:	ldp	x24, x23, [sp, #16]
  403054:	ldp	x29, x30, [sp], #64
  403058:	ret
  40305c:	stp	x29, x30, [sp, #-64]!
  403060:	mov	x29, sp
  403064:	str	x23, [sp, #16]
  403068:	stp	x22, x21, [sp, #32]
  40306c:	stp	x20, x19, [sp, #48]
  403070:	str	xzr, [x29, #24]
  403074:	cbz	x0, 403164 <ferror@plt+0x1d24>
  403078:	mov	w21, w3
  40307c:	mov	x19, x2
  403080:	mov	x23, x1
  403084:	mov	x22, x0
  403088:	str	w3, [x1]
  40308c:	str	w3, [x2]
  403090:	bl	401400 <__errno_location@plt>
  403094:	str	wzr, [x0]
  403098:	ldrb	w8, [x22]
  40309c:	mov	x20, x0
  4030a0:	cmp	w8, #0x3a
  4030a4:	b.ne	4030ec <ferror@plt+0x1cac>  // b.any
  4030a8:	add	x21, x22, #0x1
  4030ac:	add	x1, x29, #0x18
  4030b0:	mov	w2, #0xa                   	// #10
  4030b4:	mov	x0, x21
  4030b8:	bl	401320 <strtol@plt>
  4030bc:	str	w0, [x19]
  4030c0:	ldr	w8, [x20]
  4030c4:	mov	w0, #0xffffffff            	// #-1
  4030c8:	cbnz	w8, 403164 <ferror@plt+0x1d24>
  4030cc:	ldr	x8, [x29, #24]
  4030d0:	cbz	x8, 403164 <ferror@plt+0x1d24>
  4030d4:	cmp	x8, x21
  4030d8:	mov	w0, #0xffffffff            	// #-1
  4030dc:	b.eq	403164 <ferror@plt+0x1d24>  // b.none
  4030e0:	ldrb	w8, [x8]
  4030e4:	cbz	w8, 403160 <ferror@plt+0x1d20>
  4030e8:	b	403164 <ferror@plt+0x1d24>
  4030ec:	add	x1, x29, #0x18
  4030f0:	mov	w2, #0xa                   	// #10
  4030f4:	mov	x0, x22
  4030f8:	bl	401320 <strtol@plt>
  4030fc:	str	w0, [x23]
  403100:	str	w0, [x19]
  403104:	ldr	x8, [x29, #24]
  403108:	mov	w0, #0xffffffff            	// #-1
  40310c:	cmp	x8, x22
  403110:	b.eq	403164 <ferror@plt+0x1d24>  // b.none
  403114:	ldr	w9, [x20]
  403118:	cbnz	w9, 403164 <ferror@plt+0x1d24>
  40311c:	cbz	x8, 403164 <ferror@plt+0x1d24>
  403120:	ldrb	w9, [x8]
  403124:	cmp	w9, #0x2d
  403128:	b.eq	40314c <ferror@plt+0x1d0c>  // b.none
  40312c:	cmp	w9, #0x3a
  403130:	b.ne	403160 <ferror@plt+0x1d20>  // b.any
  403134:	ldrb	w10, [x8, #1]
  403138:	cbz	w10, 40315c <ferror@plt+0x1d1c>
  40313c:	cmp	w9, #0x3a
  403140:	b.eq	40314c <ferror@plt+0x1d0c>  // b.none
  403144:	cmp	w9, #0x2d
  403148:	b.ne	403160 <ferror@plt+0x1d20>  // b.any
  40314c:	add	x21, x8, #0x1
  403150:	str	xzr, [x29, #24]
  403154:	str	wzr, [x20]
  403158:	b	4030ac <ferror@plt+0x1c6c>
  40315c:	str	w21, [x19]
  403160:	mov	w0, wzr
  403164:	ldp	x20, x19, [sp, #48]
  403168:	ldp	x22, x21, [sp, #32]
  40316c:	ldr	x23, [sp, #16]
  403170:	ldp	x29, x30, [sp], #64
  403174:	ret
  403178:	sub	sp, sp, #0x50
  40317c:	stp	x20, x19, [sp, #64]
  403180:	mov	x20, x1
  403184:	mov	x19, x0
  403188:	stp	x29, x30, [sp, #16]
  40318c:	stp	x24, x23, [sp, #32]
  403190:	stp	x22, x21, [sp, #48]
  403194:	add	x29, sp, #0x10
  403198:	mov	w0, wzr
  40319c:	cbz	x20, 403268 <ferror@plt+0x1e28>
  4031a0:	cbz	x19, 403268 <ferror@plt+0x1e28>
  4031a4:	add	x1, sp, #0x8
  4031a8:	mov	x0, x19
  4031ac:	bl	403280 <ferror@plt+0x1e40>
  4031b0:	mov	x21, x0
  4031b4:	mov	x1, sp
  4031b8:	mov	x0, x20
  4031bc:	bl	403280 <ferror@plt+0x1e40>
  4031c0:	ldp	x24, x22, [sp]
  4031c4:	adds	x8, x24, x22
  4031c8:	b.eq	4031f4 <ferror@plt+0x1db4>  // b.none
  4031cc:	mov	x23, x0
  4031d0:	cmp	x8, #0x1
  4031d4:	b.ne	40321c <ferror@plt+0x1ddc>  // b.any
  4031d8:	cbz	x21, 403200 <ferror@plt+0x1dc0>
  4031dc:	ldrb	w8, [x21]
  4031e0:	cmp	w8, #0x2f
  4031e4:	b.ne	403200 <ferror@plt+0x1dc0>  // b.any
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	cbnz	w0, 40325c <ferror@plt+0x1e1c>
  4031f0:	b	403198 <ferror@plt+0x1d58>
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	cbnz	w0, 40325c <ferror@plt+0x1e1c>
  4031fc:	b	403198 <ferror@plt+0x1d58>
  403200:	cbz	x23, 40321c <ferror@plt+0x1ddc>
  403204:	ldrb	w8, [x23]
  403208:	cmp	w8, #0x2f
  40320c:	b.ne	40321c <ferror@plt+0x1ddc>  // b.any
  403210:	mov	w0, #0x1                   	// #1
  403214:	cbnz	w0, 40325c <ferror@plt+0x1e1c>
  403218:	b	403198 <ferror@plt+0x1d58>
  40321c:	mov	w0, #0x3                   	// #3
  403220:	cbz	x21, 403248 <ferror@plt+0x1e08>
  403224:	cbz	x23, 403248 <ferror@plt+0x1e08>
  403228:	cmp	x22, x24
  40322c:	b.ne	403248 <ferror@plt+0x1e08>  // b.any
  403230:	mov	x0, x21
  403234:	mov	x1, x23
  403238:	mov	x2, x22
  40323c:	bl	401240 <strncmp@plt>
  403240:	cbz	w0, 403250 <ferror@plt+0x1e10>
  403244:	mov	w0, #0x3                   	// #3
  403248:	cbnz	w0, 40325c <ferror@plt+0x1e1c>
  40324c:	b	403198 <ferror@plt+0x1d58>
  403250:	add	x19, x21, x22
  403254:	add	x20, x23, x24
  403258:	cbz	w0, 403198 <ferror@plt+0x1d58>
  40325c:	cmp	w0, #0x3
  403260:	b.ne	403268 <ferror@plt+0x1e28>  // b.any
  403264:	mov	w0, wzr
  403268:	ldp	x20, x19, [sp, #64]
  40326c:	ldp	x22, x21, [sp, #48]
  403270:	ldp	x24, x23, [sp, #32]
  403274:	ldp	x29, x30, [sp, #16]
  403278:	add	sp, sp, #0x50
  40327c:	ret
  403280:	mov	x8, x0
  403284:	str	xzr, [x1]
  403288:	mov	x0, x8
  40328c:	cbz	x8, 4032d4 <ferror@plt+0x1e94>
  403290:	ldrb	w9, [x0]
  403294:	cmp	w9, #0x2f
  403298:	b.ne	4032ac <ferror@plt+0x1e6c>  // b.any
  40329c:	mov	x8, x0
  4032a0:	ldrb	w10, [x8, #1]!
  4032a4:	cmp	w10, #0x2f
  4032a8:	b.eq	403288 <ferror@plt+0x1e48>  // b.none
  4032ac:	cbz	w9, 4032d0 <ferror@plt+0x1e90>
  4032b0:	mov	w8, #0x1                   	// #1
  4032b4:	str	x8, [x1]
  4032b8:	ldrb	w9, [x0, x8]
  4032bc:	cbz	w9, 4032d4 <ferror@plt+0x1e94>
  4032c0:	cmp	w9, #0x2f
  4032c4:	b.eq	4032d4 <ferror@plt+0x1e94>  // b.none
  4032c8:	add	x8, x8, #0x1
  4032cc:	b	4032b4 <ferror@plt+0x1e74>
  4032d0:	mov	x0, xzr
  4032d4:	ret
  4032d8:	stp	x29, x30, [sp, #-64]!
  4032dc:	orr	x8, x0, x1
  4032e0:	stp	x24, x23, [sp, #16]
  4032e4:	stp	x22, x21, [sp, #32]
  4032e8:	stp	x20, x19, [sp, #48]
  4032ec:	mov	x29, sp
  4032f0:	cbz	x8, 403324 <ferror@plt+0x1ee4>
  4032f4:	mov	x19, x1
  4032f8:	mov	x22, x0
  4032fc:	mov	x20, x2
  403300:	cbz	x0, 403338 <ferror@plt+0x1ef8>
  403304:	cbz	x19, 40334c <ferror@plt+0x1f0c>
  403308:	mov	x0, x22
  40330c:	bl	401170 <strlen@plt>
  403310:	mvn	x8, x0
  403314:	cmp	x8, x20
  403318:	b.cs	403354 <ferror@plt+0x1f14>  // b.hs, b.nlast
  40331c:	mov	x21, xzr
  403320:	b	403390 <ferror@plt+0x1f50>
  403324:	adrp	x0, 403000 <ferror@plt+0x1bc0>
  403328:	add	x0, x0, #0xabb
  40332c:	bl	401280 <strdup@plt>
  403330:	mov	x21, x0
  403334:	b	403390 <ferror@plt+0x1f50>
  403338:	mov	x0, x19
  40333c:	mov	x1, x20
  403340:	bl	401350 <strndup@plt>
  403344:	mov	x21, x0
  403348:	b	403390 <ferror@plt+0x1f50>
  40334c:	mov	x0, x22
  403350:	b	40332c <ferror@plt+0x1eec>
  403354:	add	x24, x0, x20
  403358:	mov	x23, x0
  40335c:	add	x0, x24, #0x1
  403360:	bl	401220 <malloc@plt>
  403364:	mov	x21, x0
  403368:	cbz	x0, 403390 <ferror@plt+0x1f50>
  40336c:	mov	x0, x21
  403370:	mov	x1, x22
  403374:	mov	x2, x23
  403378:	bl	401140 <memcpy@plt>
  40337c:	add	x0, x21, x23
  403380:	mov	x1, x19
  403384:	mov	x2, x20
  403388:	bl	401140 <memcpy@plt>
  40338c:	strb	wzr, [x21, x24]
  403390:	mov	x0, x21
  403394:	ldp	x20, x19, [sp, #48]
  403398:	ldp	x22, x21, [sp, #32]
  40339c:	ldp	x24, x23, [sp, #16]
  4033a0:	ldp	x29, x30, [sp], #64
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-32]!
  4033ac:	stp	x20, x19, [sp, #16]
  4033b0:	mov	x19, x1
  4033b4:	mov	x20, x0
  4033b8:	mov	x29, sp
  4033bc:	cbz	x1, 4033d0 <ferror@plt+0x1f90>
  4033c0:	mov	x0, x19
  4033c4:	bl	401170 <strlen@plt>
  4033c8:	mov	x2, x0
  4033cc:	b	4033d4 <ferror@plt+0x1f94>
  4033d0:	mov	x2, xzr
  4033d4:	mov	x0, x20
  4033d8:	mov	x1, x19
  4033dc:	bl	4032d8 <ferror@plt+0x1e98>
  4033e0:	ldp	x20, x19, [sp, #16]
  4033e4:	ldp	x29, x30, [sp], #32
  4033e8:	ret
  4033ec:	sub	sp, sp, #0x120
  4033f0:	stp	x29, x30, [sp, #256]
  4033f4:	add	x29, sp, #0x100
  4033f8:	add	x9, sp, #0x80
  4033fc:	mov	x10, sp
  403400:	mov	x11, #0xffffffffffffffd0    	// #-48
  403404:	add	x8, x29, #0x20
  403408:	movk	x11, #0xff80, lsl #32
  40340c:	add	x9, x9, #0x30
  403410:	add	x10, x10, #0x80
  403414:	stp	x8, x9, [x29, #-32]
  403418:	stp	x10, x11, [x29, #-16]
  40341c:	stp	q1, q2, [sp, #16]
  403420:	str	q0, [sp]
  403424:	ldp	q0, q1, [x29, #-32]
  403428:	stp	x28, x19, [sp, #272]
  40342c:	mov	x19, x0
  403430:	stp	x2, x3, [sp, #128]
  403434:	sub	x0, x29, #0x28
  403438:	sub	x2, x29, #0x50
  40343c:	stp	x4, x5, [sp, #144]
  403440:	stp	x6, x7, [sp, #160]
  403444:	stp	q3, q4, [sp, #48]
  403448:	stp	q5, q6, [sp, #80]
  40344c:	str	q7, [sp, #112]
  403450:	stp	q0, q1, [x29, #-80]
  403454:	bl	401340 <vasprintf@plt>
  403458:	tbnz	w0, #31, 403480 <ferror@plt+0x2040>
  40345c:	ldur	x1, [x29, #-40]
  403460:	sxtw	x2, w0
  403464:	mov	x0, x19
  403468:	bl	4032d8 <ferror@plt+0x1e98>
  40346c:	ldur	x8, [x29, #-40]
  403470:	mov	x19, x0
  403474:	mov	x0, x8
  403478:	bl	401330 <free@plt>
  40347c:	b	403484 <ferror@plt+0x2044>
  403480:	mov	x19, xzr
  403484:	mov	x0, x19
  403488:	ldp	x28, x19, [sp, #272]
  40348c:	ldp	x29, x30, [sp, #256]
  403490:	add	sp, sp, #0x120
  403494:	ret
  403498:	stp	x29, x30, [sp, #-80]!
  40349c:	stp	x24, x23, [sp, #32]
  4034a0:	stp	x22, x21, [sp, #48]
  4034a4:	stp	x20, x19, [sp, #64]
  4034a8:	ldr	x19, [x0]
  4034ac:	str	x25, [sp, #16]
  4034b0:	mov	x29, sp
  4034b4:	ldrb	w8, [x19]
  4034b8:	cbz	w8, 4035b8 <ferror@plt+0x2178>
  4034bc:	mov	x20, x0
  4034c0:	mov	x22, x1
  4034c4:	mov	x0, x19
  4034c8:	mov	x1, x2
  4034cc:	mov	w23, w3
  4034d0:	mov	x21, x2
  4034d4:	bl	401360 <strspn@plt>
  4034d8:	add	x19, x19, x0
  4034dc:	ldrb	w8, [x19]
  4034e0:	cbz	x8, 4035b4 <ferror@plt+0x2174>
  4034e4:	cbz	w23, 40356c <ferror@plt+0x212c>
  4034e8:	cmp	w8, #0x3f
  4034ec:	b.hi	403584 <ferror@plt+0x2144>  // b.pmore
  4034f0:	mov	w9, #0x1                   	// #1
  4034f4:	lsl	x8, x9, x8
  4034f8:	mov	x9, #0x1                   	// #1
  4034fc:	movk	x9, #0x84, lsl #32
  403500:	and	x8, x8, x9
  403504:	cbz	x8, 403584 <ferror@plt+0x2144>
  403508:	mov	x23, x19
  40350c:	ldrb	w25, [x23], #1
  403510:	add	x1, x29, #0x1c
  403514:	strb	wzr, [x29, #29]
  403518:	mov	x0, x23
  40351c:	strb	w25, [x29, #28]
  403520:	bl	4035f0 <ferror@plt+0x21b0>
  403524:	str	x0, [x22]
  403528:	add	x8, x0, x19
  40352c:	ldrb	w9, [x8, #1]
  403530:	mov	w8, wzr
  403534:	cbz	w9, 4035dc <ferror@plt+0x219c>
  403538:	cmp	w9, w25
  40353c:	b.ne	4035dc <ferror@plt+0x219c>  // b.any
  403540:	add	x8, x0, x19
  403544:	ldrsb	w1, [x8, #2]
  403548:	mov	x24, x0
  40354c:	cbz	w1, 40355c <ferror@plt+0x211c>
  403550:	mov	x0, x21
  403554:	bl	401370 <strchr@plt>
  403558:	cbz	x0, 4035d8 <ferror@plt+0x2198>
  40355c:	add	x8, x19, x24
  403560:	add	x19, x8, #0x2
  403564:	mov	w8, #0x1                   	// #1
  403568:	b	4035e0 <ferror@plt+0x21a0>
  40356c:	mov	x0, x19
  403570:	mov	x1, x21
  403574:	bl	4013e0 <strcspn@plt>
  403578:	str	x0, [x22]
  40357c:	add	x22, x19, x0
  403580:	b	4035ac <ferror@plt+0x216c>
  403584:	mov	x0, x19
  403588:	mov	x1, x21
  40358c:	bl	4035f0 <ferror@plt+0x21b0>
  403590:	str	x0, [x22]
  403594:	add	x22, x19, x0
  403598:	ldrsb	w1, [x22]
  40359c:	cbz	w1, 4035ac <ferror@plt+0x216c>
  4035a0:	mov	x0, x21
  4035a4:	bl	401370 <strchr@plt>
  4035a8:	cbz	x0, 4035b4 <ferror@plt+0x2174>
  4035ac:	str	x22, [x20]
  4035b0:	b	4035bc <ferror@plt+0x217c>
  4035b4:	str	x19, [x20]
  4035b8:	mov	x19, xzr
  4035bc:	mov	x0, x19
  4035c0:	ldp	x20, x19, [sp, #64]
  4035c4:	ldp	x22, x21, [sp, #48]
  4035c8:	ldp	x24, x23, [sp, #32]
  4035cc:	ldr	x25, [sp, #16]
  4035d0:	ldp	x29, x30, [sp], #80
  4035d4:	ret
  4035d8:	mov	w8, wzr
  4035dc:	mov	x23, x19
  4035e0:	str	x19, [x20]
  4035e4:	mov	x19, x23
  4035e8:	tbz	w8, #0, 4035b8 <ferror@plt+0x2178>
  4035ec:	b	4035bc <ferror@plt+0x217c>
  4035f0:	stp	x29, x30, [sp, #-48]!
  4035f4:	stp	x22, x21, [sp, #16]
  4035f8:	stp	x20, x19, [sp, #32]
  4035fc:	ldrb	w8, [x0]
  403600:	mov	x29, sp
  403604:	cbz	w8, 403654 <ferror@plt+0x2214>
  403608:	mov	x19, x1
  40360c:	mov	x22, xzr
  403610:	mov	w20, wzr
  403614:	add	x21, x0, #0x1
  403618:	b	40363c <ferror@plt+0x21fc>
  40361c:	sxtb	w1, w8
  403620:	mov	x0, x19
  403624:	bl	401370 <strchr@plt>
  403628:	cbnz	x0, 403660 <ferror@plt+0x2220>
  40362c:	mov	w20, wzr
  403630:	ldrb	w8, [x21, x22]
  403634:	add	x22, x22, #0x1
  403638:	cbz	w8, 403660 <ferror@plt+0x2220>
  40363c:	cbnz	w20, 40362c <ferror@plt+0x21ec>
  403640:	and	w9, w8, #0xff
  403644:	cmp	w9, #0x5c
  403648:	b.ne	40361c <ferror@plt+0x21dc>  // b.any
  40364c:	mov	w20, #0x1                   	// #1
  403650:	b	403630 <ferror@plt+0x21f0>
  403654:	mov	w20, wzr
  403658:	mov	w22, wzr
  40365c:	b	403660 <ferror@plt+0x2220>
  403660:	sub	w8, w22, w20
  403664:	ldp	x20, x19, [sp, #32]
  403668:	ldp	x22, x21, [sp, #16]
  40366c:	sxtw	x0, w8
  403670:	ldp	x29, x30, [sp], #48
  403674:	ret
  403678:	stp	x29, x30, [sp, #-32]!
  40367c:	str	x19, [sp, #16]
  403680:	mov	x19, x0
  403684:	mov	x29, sp
  403688:	mov	x0, x19
  40368c:	bl	401270 <fgetc@plt>
  403690:	cmn	w0, #0x1
  403694:	b.eq	4036a8 <ferror@plt+0x2268>  // b.none
  403698:	cmp	w0, #0xa
  40369c:	b.ne	403688 <ferror@plt+0x2248>  // b.any
  4036a0:	mov	w0, wzr
  4036a4:	b	4036ac <ferror@plt+0x226c>
  4036a8:	mov	w0, #0x1                   	// #1
  4036ac:	ldr	x19, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #32
  4036b4:	ret
  4036b8:	stp	x29, x30, [sp, #-64]!
  4036bc:	mov	x29, sp
  4036c0:	stp	x19, x20, [sp, #16]
  4036c4:	adrp	x20, 413000 <ferror@plt+0x11bc0>
  4036c8:	add	x20, x20, #0xdf0
  4036cc:	stp	x21, x22, [sp, #32]
  4036d0:	adrp	x21, 413000 <ferror@plt+0x11bc0>
  4036d4:	add	x21, x21, #0xde8
  4036d8:	sub	x20, x20, x21
  4036dc:	mov	w22, w0
  4036e0:	stp	x23, x24, [sp, #48]
  4036e4:	mov	x23, x1
  4036e8:	mov	x24, x2
  4036ec:	bl	401100 <memcpy@plt-0x40>
  4036f0:	cmp	xzr, x20, asr #3
  4036f4:	b.eq	403720 <ferror@plt+0x22e0>  // b.none
  4036f8:	asr	x20, x20, #3
  4036fc:	mov	x19, #0x0                   	// #0
  403700:	ldr	x3, [x21, x19, lsl #3]
  403704:	mov	x2, x24
  403708:	add	x19, x19, #0x1
  40370c:	mov	x1, x23
  403710:	mov	w0, w22
  403714:	blr	x3
  403718:	cmp	x20, x19
  40371c:	b.ne	403700 <ferror@plt+0x22c0>  // b.any
  403720:	ldp	x19, x20, [sp, #16]
  403724:	ldp	x21, x22, [sp, #32]
  403728:	ldp	x23, x24, [sp, #48]
  40372c:	ldp	x29, x30, [sp], #64
  403730:	ret
  403734:	nop
  403738:	ret
  40373c:	nop
  403740:	adrp	x2, 414000 <ferror@plt+0x12bc0>
  403744:	mov	x1, #0x0                   	// #0
  403748:	ldr	x2, [x2, #400]
  40374c:	b	4011d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403750 <.fini>:
  403750:	stp	x29, x30, [sp, #-16]!
  403754:	mov	x29, sp
  403758:	ldp	x29, x30, [sp], #16
  40375c:	ret
