{
    "DESIGN_NAME": "Top_Module_4_ALU",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/Top_Module_4_ALU.v","dir::../../verilog/rtl/ALU/ALU.v"],
    "FP_SIZING": "absolute",
    "CLOCK_PORT":"clk",
    "CLOCK_PERIOD": 40,
    "DIE_AREA": "0 0 975 1900",
    "SYNTH_NO_FLAT": true,
    "ROUTING_CORES":12,
    "FP_CORE_UTIL": 70,
    "//PL_TARGET_DENSITY":0.65,
    "DPL_CELL_PADDING":0,
    "DIODE_INSERTION_STRATEGY": 4,
    "SYNTH_STRATEGY": "AREA 1",
      "GRT_ADJUSTMENT":0.21,
 
    "RUN_CVC": 0,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "RT_MAX_LAYER": "met4"
    
}
