<def f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='87' type='bool llvm::AllocationOrder::isHint() const'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='86'>/// Return true if the last register returned from next() was a preferred register.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='771' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1166' u='c' c='_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
