// Seed: 428447288
module module_0 (
    output uwire id_0
    , id_21,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input uwire id_9
    , id_22,
    input wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    input tri0 id_16,
    output tri1 id_17,
    input uwire id_18,
    output supply1 id_19
);
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3
);
  tri1 id_5 = 1;
  wire id_6;
  module_0(
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0
  );
  assign id_5 = 1;
  wire id_7;
endmodule
