

================================================================
== Vitis HLS Report for 'v_mix_420_to_422_false_s'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110  |v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2  |        2|     3842|  20.000 ns|  38.420 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_74_1  |        0|  8303040|  4 ~ 3844|          -|          -|  0 ~ 2160|        no|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    116|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      58|    223|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110  |v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2  |        0|   0|  15|  82|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |Total                                                       |                                                 |        0|   0|  15|  82|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_27_fu_140_p2       |         +|   0|  0|  12|          12|           1|
    |icmp_ln74_fu_135_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1      |        or|   0|  0|   1|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          25|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnableFlag_2_val_blk_n      |   9|          2|    1|          2|
    |HwReg_layerEnableFlag_2_val_c19_blk_n  |   9|          2|    1|          2|
    |HwReg_layerHeight_2_val_blk_n          |   9|          2|    1|          2|
    |HwReg_layerHeight_2_val_c35_blk_n      |   9|          2|    1|          2|
    |HwReg_layerWidth_2_val_blk_n           |   9|          2|    1|          2|
    |HwReg_layerWidth_2_val_c27_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                              |  17|          4|    1|          4|
    |ap_done                                |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |srcLayer2Yuv422_write                  |   9|          2|    1|          2|
    |srcLayer2_read                         |   9|          2|    1|          2|
    |y_fu_64                                |   9|          2|   12|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 116|         26|   23|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   3|   0|    3|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |height_reg_155                                                           |  12|   0|   12|          0|
    |layerEnableFlag_reg_151                                                  |   1|   0|    1|          0|
    |start_once_reg                                                           |   1|   0|    1|          0|
    |width_reg_160                                                            |  12|   0|   12|          0|
    |y_fu_64                                                                  |  12|   0|   12|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  43|   0|   43|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|start_full_n                                    |   in|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|start_out                                       |  out|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|start_write                                     |  out|    1|  ap_ctrl_hs|          v_mix_420_to_422<false>|  return value|
|srcLayer2_dout                                  |   in|   24|     ap_fifo|                        srcLayer2|       pointer|
|srcLayer2_num_data_valid                        |   in|    3|     ap_fifo|                        srcLayer2|       pointer|
|srcLayer2_fifo_cap                              |   in|    3|     ap_fifo|                        srcLayer2|       pointer|
|srcLayer2_empty_n                               |   in|    1|     ap_fifo|                        srcLayer2|       pointer|
|srcLayer2_read                                  |  out|    1|     ap_fifo|                        srcLayer2|       pointer|
|HwReg_layerHeight_2_val_dout                    |   in|   16|     ap_fifo|          HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_num_data_valid          |   in|    3|     ap_fifo|          HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_fifo_cap                |   in|    3|     ap_fifo|          HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_empty_n                 |   in|    1|     ap_fifo|          HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_read                    |  out|    1|     ap_fifo|          HwReg_layerHeight_2_val|       pointer|
|HwReg_layerWidth_2_val_dout                     |   in|   16|     ap_fifo|           HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_num_data_valid           |   in|    3|     ap_fifo|           HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_fifo_cap                 |   in|    3|     ap_fifo|           HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_empty_n                  |   in|    1|     ap_fifo|           HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_read                     |  out|    1|     ap_fifo|           HwReg_layerWidth_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_dout                |   in|    1|     ap_fifo|      HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_num_data_valid      |   in|    3|     ap_fifo|      HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_fifo_cap            |   in|    3|     ap_fifo|      HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_empty_n             |   in|    1|     ap_fifo|      HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_read                |  out|    1|     ap_fifo|      HwReg_layerEnableFlag_2_val|       pointer|
|srcLayer2Yuv422_din                             |  out|   24|     ap_fifo|                  srcLayer2Yuv422|       pointer|
|srcLayer2Yuv422_num_data_valid                  |   in|    3|     ap_fifo|                  srcLayer2Yuv422|       pointer|
|srcLayer2Yuv422_fifo_cap                        |   in|    3|     ap_fifo|                  srcLayer2Yuv422|       pointer|
|srcLayer2Yuv422_full_n                          |   in|    1|     ap_fifo|                  srcLayer2Yuv422|       pointer|
|srcLayer2Yuv422_write                           |  out|    1|     ap_fifo|                  srcLayer2Yuv422|       pointer|
|HwReg_layerEnableFlag_2_val_c19_din             |  out|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val_c19|       pointer|
|HwReg_layerEnableFlag_2_val_c19_num_data_valid  |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_2_val_c19|       pointer|
|HwReg_layerEnableFlag_2_val_c19_fifo_cap        |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_2_val_c19|       pointer|
|HwReg_layerEnableFlag_2_val_c19_full_n          |   in|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val_c19|       pointer|
|HwReg_layerEnableFlag_2_val_c19_write           |  out|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val_c19|       pointer|
|HwReg_layerWidth_2_val_c27_din                  |  out|   16|     ap_fifo|       HwReg_layerWidth_2_val_c27|       pointer|
|HwReg_layerWidth_2_val_c27_num_data_valid       |   in|    3|     ap_fifo|       HwReg_layerWidth_2_val_c27|       pointer|
|HwReg_layerWidth_2_val_c27_fifo_cap             |   in|    3|     ap_fifo|       HwReg_layerWidth_2_val_c27|       pointer|
|HwReg_layerWidth_2_val_c27_full_n               |   in|    1|     ap_fifo|       HwReg_layerWidth_2_val_c27|       pointer|
|HwReg_layerWidth_2_val_c27_write                |  out|    1|     ap_fifo|       HwReg_layerWidth_2_val_c27|       pointer|
|HwReg_layerHeight_2_val_c35_din                 |  out|   16|     ap_fifo|      HwReg_layerHeight_2_val_c35|       pointer|
|HwReg_layerHeight_2_val_c35_num_data_valid      |   in|    3|     ap_fifo|      HwReg_layerHeight_2_val_c35|       pointer|
|HwReg_layerHeight_2_val_c35_fifo_cap            |   in|    3|     ap_fifo|      HwReg_layerHeight_2_val_c35|       pointer|
|HwReg_layerHeight_2_val_c35_full_n              |   in|    1|     ap_fifo|      HwReg_layerHeight_2_val_c35|       pointer|
|HwReg_layerHeight_2_val_c35_write               |  out|    1|     ap_fifo|      HwReg_layerHeight_2_val_c35|       pointer|
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+

