#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 26 14:06:27 2024
# Process ID: 32412
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/mopshub_board_v1_sem_controller_wrapp_0_0_synth_1
# Command line: vivado -log mopshub_board_v1_sem_controller_wrapp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mopshub_board_v1_sem_controller_wrapp_0_0.tcl
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/mopshub_board_v1_sem_controller_wrapp_0_0_synth_1/mopshub_board_v1_sem_controller_wrapp_0_0.vds
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/mopshub_board_v1_sem_controller_wrapp_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v1_sem_controller_wrapp_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top mopshub_board_v1_sem_controller_wrapp_0_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'mopshub_board_v1_sem_controller_wrapp_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1030
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.375 ; gain = 0.000 ; free physical = 1716 ; free virtual = 6057
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mopshub_board_v1_sem_controller_wrapp_0_0' [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_sem_controller_wrapp_0_0/synth/mopshub_board_v1_sem_controller_wrapp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sem_controller_wrapper' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_controller_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'sem_0' [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/sem_0/synth/sem_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (1#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (2#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'FDP' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6155] done synthesizing module 'FDP' (4#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6157] synthesizing module 'INV' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6155] done synthesizing module 'INV' (6#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (7#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (8#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'FD' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6155] done synthesizing module 'FD' (9#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'FDE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13625]
INFO: [Synth 8-6155] done synthesizing module 'FDE' (10#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13625]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (10#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (11#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42936]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (14#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42936]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (14#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82372]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82372]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized8' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized8' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized2' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (16#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized9' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized9' (16#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM16X1D' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69907]
INFO: [Synth 8-6155] done synthesizing module 'RAM16X1D' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69907]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized10' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized10' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized11' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized11' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70646]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70646]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized12' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized12' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized13' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized13' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'MUXF5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42973]
INFO: [Synth 8-6155] done synthesizing module 'MUXF5' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42973]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized4' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized5' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized6' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized6' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized14' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized14' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized7' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized7' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized15' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized15' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized16' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized16' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized17' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized17' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM32X1S' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70331]
INFO: [Synth 8-6155] done synthesizing module 'RAM32X1S' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70331]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized18' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized18' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized19' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized19' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized1' (22#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75938]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (25#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75938]
INFO: [Synth 8-6155] done synthesizing module 'sem_0' (29#1) [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/sem_0/synth/sem_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_cfg' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_cfg.v:150]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FRAME_ECCE2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14607]
	Parameter FARSRC bound to: EFAR - type: string 
	Parameter FRAME_RBT_IN_FILENAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'FRAME_ECCE2' (30#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14607]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34801]
	Parameter DEVICE_ID bound to: -1 - type: integer 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (31#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34801]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_cfg' (32#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_cfg.v:150]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon.v:151]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter V_ENABLETIME bound to: 650 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_fifo' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_fifo.v:122]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_fifo' (34#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_fifo.v:122]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_piso' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_piso.v:120]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (34#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_piso' (35#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_piso.v:120]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_sipo' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_sipo.v:115]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_sipo' (36#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_sipo.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon' (37#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon.v:151]
INFO: [Synth 8-6155] done synthesizing module 'sem_controller_wrapper' (38#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_controller_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mopshub_board_v1_sem_controller_wrapp_0_0' (39#1) [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_sem_controller_wrapp_0_0/synth/mopshub_board_v1_sem_controller_wrapp_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2497.352 ; gain = 33.977 ; free physical = 1602 ; free virtual = 5945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2509.223 ; gain = 45.848 ; free physical = 1508 ; free virtual = 5850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2509.223 ; gain = 45.848 ; free physical = 1507 ; free virtual = 5850
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.129 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5819
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/mopshub_board_v1_sem_controller_wrapp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/mopshub_board_v1_sem_controller_wrapp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.973 ; gain = 0.000 ; free physical = 1461 ; free virtual = 5804
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  FD => FDRE: 29 instances
  FDE => FDRE: 2 instances
  FDP => FDPE: 5 instances
  FDR => FDRE: 30 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  INV => LUT1: 5 instances
  MUXF5 => LUT3: 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2658.977 ; gain = 0.004 ; free physical = 1458 ; free virtual = 5801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2658.977 ; gain = 195.602 ; free physical = 1367 ; free virtual = 5709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2658.977 ; gain = 195.602 ; free physical = 1367 ; free virtual = 5709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/sem_0_sem_controller0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2658.977 ; gain = 195.602 ; free physical = 1478 ; free virtual = 5821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2658.977 ; gain = 195.602 ; free physical = 1448 ; free virtual = 5792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
+---Registers : 
	              152 Bit    Registers := 1     
	              151 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   6 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
