// Seed: 2726268621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout tri id_5;
  inout tri0 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1 - id_3;
  assign id_4 = {-1, id_4};
endmodule
module module_0 #(
    parameter id_9 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_2,
      id_4,
      id_5,
      id_2
  );
  assign modCall_1.id_4 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0][1 : 1] id_10;
  wire [id_9 : 1] id_11;
  initial id_10[1] <= module_1[1];
endmodule
