#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 22:02:37 2019
# Process ID: 25816
# Current directory: C:/Verilog/05_06/sequential_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22360 C:\Verilog\05_06\sequential_ch\sequential_ch.xpr
# Log file: C:/Verilog/05_06/sequential_ch/vivado.log
# Journal file: C:/Verilog/05_06/sequential_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/05_06/sequential_ch/sequential_ch.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 668.164 ; gain = 75.852
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/05_06/sequential_ch/sequential_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_divider_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/05_06/sequential_ch/sequential_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_divider_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/05_06/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/05_06/sequential_ch/sequential_ch.sim/sim_1/behav/xsim'
"xelab -wto 1973ed62d9774692a8aed6e6c8642ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_divider_TB_behav xil_defaultlib.clock_divider_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1973ed62d9774692a8aed6e6c8642ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_divider_TB_behav xil_defaultlib.clock_divider_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.clock_divider_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_divider_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/05_06/sequential_ch/sequential_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_divider_TB_behav -key {Behavioral:sim_1:Functional:clock_divider_TB} -tclbatch {clock_divider_TB.tcl} -view {C:/Verilog/05_06/sequential_ch/clock_divider_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Verilog/05_06/sequential_ch/clock_divider_TB_behav.wcfg
source clock_divider_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
ratio/2 -1 = counter:     49999
ratio-1 = counter:     99999
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 722.129 ; gain = 2.309
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_divider_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 722.129 ; gain = 8.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 22:06:07 2019...
