[
 {
  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/ND120_TOP.v",
  "InstLine" : 24,
  "InstName" : "ND120_TOP",
  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/ND120_TOP.v",
  "ModuleLine" : 24,
  "ModuleName" : "ND120_TOP",
  "SubInsts" : [
   {
    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/ND120_TOP.v",
    "InstLine" : 84,
    "InstName" : "CPU_BOARD",
    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
    "ModuleLine" : 15,
    "ModuleName" : "ND3202D",
    "SubInsts" : [
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 416,
      "InstName" : "CYC",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
      "ModuleLine" : 12,
      "ModuleName" : "CYC_36",
      "SubInsts" : [
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
        "InstLine" : 214,
        "InstName" : "PAL_44601_UCYCFSM",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44601B.v",
        "ModuleLine" : 21,
        "ModuleName" : "PAL_44601B"
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
        "InstLine" : 241,
        "InstName" : "PAL_44307_UCYCLK",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44307C.v",
        "ModuleLine" : 12,
        "ModuleName" : "PAL_44307C"
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
        "InstLine" : 263,
        "InstName" : "PAL_44403_UCYIN0",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44403C.v",
        "ModuleLine" : 16,
        "ModuleName" : "PAL_44403C"
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
        "InstLine" : 289,
        "InstName" : "PAL_44404_UCYIN1",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44404C.v",
        "ModuleLine" : 13,
        "ModuleName" : "PAL_44404C"
       }
      ]
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 467,
      "InstName" : "CPU",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_15.v",
      "ModuleLine" : 18,
      "ModuleName" : "CPU_15",
      "SubInsts" : [
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_15.v",
        "InstLine" : 315,
        "InstName" : "PROC",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
        "ModuleLine" : 13,
        "ModuleName" : "CPU_PROC_32",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 306,
          "InstName" : "CHIP_25F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29841.v",
          "ModuleLine" : 5,
          "ModuleName" : "AM29841"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 313,
          "InstName" : "CMDDEC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CMDDEC_34.v",
          "ModuleLine" : 10,
          "ModuleName" : "CPU_PROC_CMDDEC_34",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CMDDEC_34.v",
            "InstLine" : 55,
            "InstName" : "PAL_44407_UERFIX",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44407A.v",
            "ModuleLine" : 10,
            "ModuleName" : "PAL_44407A"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CMDDEC_34.v",
            "InstLine" : 83,
            "InstName" : "PAL_44408B_VEXFIX",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44408B.v",
            "ModuleLine" : 19,
            "ModuleName" : "PAL_44408B"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CMDDEC_34.v",
            "InstLine" : 108,
            "InstName" : "PAL_44511_ULEV0",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44511A.v",
            "ModuleLine" : 19,
            "ModuleName" : "PAL_44511A"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 339,
          "InstName" : "CHIP_32F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74245.v",
          "ModuleLine" : 8,
          "ModuleName" : "TTL_74245"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 349,
          "InstName" : "CHIP_33F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74245.v",
          "ModuleLine" : 8,
          "ModuleName" : "TTL_74245"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 359,
          "InstName" : "CHIP_34F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
          "ModuleLine" : 5,
          "ModuleName" : "TMM2018D_25"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 372,
          "InstName" : "CHIP_35F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
          "ModuleLine" : 5,
          "ModuleName" : "TMM2018D_25"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
          "InstLine" : 387,
          "InstName" : "CGA",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CGA_33.v",
          "ModuleLine" : 12,
          "ModuleName" : "CPU_PROC_CGA_33",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CGA_33.v",
            "InstLine" : 97,
            "InstName" : "CHIP_34G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
            "ModuleLine" : 5,
            "ModuleName" : "TTL_74374"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CGA_33.v",
            "InstLine" : 191,
            "InstName" : "DELILAH",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
            "ModuleLine" : 13,
            "ModuleName" : "CGA",
            "SubInsts" : [
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 624,
              "InstName" : "ALU",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
              "ModuleLine" : 14,
              "ModuleName" : "CGA_ALU",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 232,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 247,
                "InstName" : "ALU_RALU",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_CPU_ALU_RALU",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 112,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 120,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 128,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 136,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 145,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 154,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 164,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 178,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 186,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 195,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 203,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 216,
                  "InstName" : "ARITH_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Adder.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Adder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 229,
                  "InstName" : "RN_R_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_ALU_RALU_MUX216L",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 57,
                    "InstName" : "MUXQ15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 64,
                    "InstName" : "MUXQ14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 71,
                    "InstName" : "MUXQ13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 78,
                    "InstName" : "MUXQ12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 85,
                    "InstName" : "MUXQ11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 92,
                    "InstName" : "MUXQ10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 99,
                    "InstName" : "MUXQ9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 106,
                    "InstName" : "MUXQ8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 113,
                    "InstName" : "MUXQ7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 120,
                    "InstName" : "MUXQ6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 127,
                    "InstName" : "MUXQ5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 134,
                    "InstName" : "MUXQ4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 141,
                    "InstName" : "MUXQ3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 148,
                    "InstName" : "MUXQ2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 155,
                    "InstName" : "MUXQ1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 162,
                    "InstName" : "MUXQ0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 236,
                  "InstName" : "SN_S_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_ALU_RALU_MUX216L",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 57,
                    "InstName" : "MUXQ15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 64,
                    "InstName" : "MUXQ14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 71,
                    "InstName" : "MUXQ13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 78,
                    "InstName" : "MUXQ12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 85,
                    "InstName" : "MUXQ11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 92,
                    "InstName" : "MUXQ10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 99,
                    "InstName" : "MUXQ9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 106,
                    "InstName" : "MUXQ8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 113,
                    "InstName" : "MUXQ7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 120,
                    "InstName" : "MUXQ6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 127,
                    "InstName" : "MUXQ5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 134,
                    "InstName" : "MUXQ4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 141,
                    "InstName" : "MUXQ3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 148,
                    "InstName" : "MUXQ2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 155,
                    "InstName" : "MUXQ1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 162,
                    "InstName" : "MUXQ0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 243,
                  "InstName" : "LOGOP",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_ALU_RALU_LOGOP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 60,
                    "InstName" : "MUXLF15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 70,
                    "InstName" : "MUXLF14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 80,
                    "InstName" : "MUXLF13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 90,
                    "InstName" : "MUXLF12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 100,
                    "InstName" : "MUXLF11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 110,
                    "InstName" : "MUXLF10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 120,
                    "InstName" : "MUXLF9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 130,
                    "InstName" : "MUXLF8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 140,
                    "InstName" : "MUXLF7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 150,
                    "InstName" : "MUXLF6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 160,
                    "InstName" : "MUXLF5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 172,
                    "InstName" : "MUXLF4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 182,
                    "InstName" : "MUXLL3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 192,
                    "InstName" : "MUXLF2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 202,
                    "InstName" : "MUXLF1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
                    "InstLine" : 212,
                    "InstName" : "MUXLF0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX41P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXER",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
                  "InstLine" : 251,
                  "InstName" : "AF_LF_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_ALU_RALU_MUX216L",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 57,
                    "InstName" : "MUXQ15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 64,
                    "InstName" : "MUXQ14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 71,
                    "InstName" : "MUXQ13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 78,
                    "InstName" : "MUXQ12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 85,
                    "InstName" : "MUXQ11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 92,
                    "InstName" : "MUXQ10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 99,
                    "InstName" : "MUXQ9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 106,
                    "InstName" : "MUXQ8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 113,
                    "InstName" : "MUXQ7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 120,
                    "InstName" : "MUXQ6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 127,
                    "InstName" : "MUXQ5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 134,
                    "InstName" : "MUXQ4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 141,
                    "InstName" : "MUXQ3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 148,
                    "InstName" : "MUXQ2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 155,
                    "InstName" : "MUXQ1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
                    "InstLine" : 162,
                    "InstName" : "MUXQ0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "MUX21LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                      "InstLine" : 17,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 262,
                "InstName" : "ALU_SHIFT",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                "ModuleLine" : 12,
                "ModuleName" : "CGA_ALU_SHIFT",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 89,
                  "InstName" : "RB0MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 98,
                  "InstName" : "RB1MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 107,
                  "InstName" : "RB2MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 116,
                  "InstName" : "RB3MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 125,
                  "InstName" : "RB4MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 134,
                  "InstName" : "RB5MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 143,
                  "InstName" : "RB6MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 152,
                  "InstName" : "RB7MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 161,
                  "InstName" : "RB8MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 170,
                  "InstName" : "RB9MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 179,
                  "InstName" : "RB10MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 188,
                  "InstName" : "RB11MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 197,
                  "InstName" : "RB12MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 206,
                  "InstName" : "RB13MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 215,
                  "InstName" : "RB14MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
                  "InstLine" : 224,
                  "InstName" : "RB15MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 271,
                "InstName" : "ALU_STS",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_ALU_STS",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 110,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 118,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 129,
                  "InstName" : "STS6_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 138,
                  "InstName" : "STS5_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 147,
                  "InstName" : "STS4_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 156,
                  "InstName" : "STS7_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 166,
                  "InstName" : "STS_REG_MID",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 71,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 83,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 95,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 107,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 182,
                  "InstName" : "STS15_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 191,
                  "InstName" : "STS14_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 200,
                  "InstName" : "STS13_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 209,
                  "InstName" : "STS12_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 218,
                  "InstName" : "STS11_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 227,
                  "InstName" : "STS10_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 236,
                  "InstName" : "STS9_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 245,
                  "InstName" : "STS8_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 256,
                  "InstName" : "STS3_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 265,
                  "InstName" : "STS2_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 274,
                  "InstName" : "STS1_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
                  "InstLine" : 283,
                  "InstName" : "STS0_FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 282,
                "InstName" : "ALU_GPR",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                "ModuleLine" : 12,
                "ModuleName" : "CGA_ALU_GPR",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 79,
                  "InstName" : "MEMORY_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 97,
                  "InstName" : "GPR15M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 107,
                  "InstName" : "GPR14M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 117,
                  "InstName" : "GPR13M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 127,
                  "InstName" : "GPR12M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 137,
                  "InstName" : "GPR11M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 147,
                  "InstName" : "GPR10M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 157,
                  "InstName" : "GPR9M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 167,
                  "InstName" : "GPR8M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 177,
                  "InstName" : "GPR7M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 187,
                  "InstName" : "GPR6M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 197,
                  "InstName" : "GPR5M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 207,
                  "InstName" : "GPR4M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 217,
                  "InstName" : "GPR3M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 227,
                  "InstName" : "GPR2M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 237,
                  "InstName" : "GPR1M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 247,
                  "InstName" : "GPR0M",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 259,
                  "InstName" : "GPR0M21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 268,
                  "InstName" : "GPR15FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 277,
                  "InstName" : "GPR14FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 286,
                  "InstName" : "GPR13FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 295,
                  "InstName" : "GPR12FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 304,
                  "InstName" : "GPR11FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 313,
                  "InstName" : "GPR10FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 322,
                  "InstName" : "GPR9FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 331,
                  "InstName" : "GPR8FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 340,
                  "InstName" : "GPR7FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 349,
                  "InstName" : "GPR6FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 358,
                  "InstName" : "GPR5FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 367,
                  "InstName" : "GPR4FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 376,
                  "InstName" : "GPR3FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 385,
                  "InstName" : "GPR2FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
                  "InstLine" : 394,
                  "InstName" : "GPR1FF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 292,
                "InstName" : "ALU_DBR",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                "ModuleLine" : 15,
                "ModuleName" : "CGA_ALU_DBR",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 54,
                  "InstName" : "DBRF15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 63,
                  "InstName" : "DBRF14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 72,
                  "InstName" : "DBRf13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 81,
                  "InstName" : "DBRF12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 90,
                  "InstName" : "DBRF11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 99,
                  "InstName" : "DBRF10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 108,
                  "InstName" : "DBRF9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 117,
                  "InstName" : "DBRF8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 126,
                  "InstName" : "DBRF7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 135,
                  "InstName" : "DBRF6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 144,
                  "InstName" : "DBRF5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 153,
                  "InstName" : "DBRF4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 162,
                  "InstName" : "DBRF3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 171,
                  "InstName" : "DBRF2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 180,
                  "InstName" : "DBRF1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
                  "InstLine" : 189,
                  "InstName" : "DBRF0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 299,
                "InstName" : "ALU_ARG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_ARG.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_ALU_ARG",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_ARG.v",
                  "InstLine" : 43,
                  "InstName" : "ARG_HI_REG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_ARG.v",
                  "InstLine" : 73,
                  "InstName" : "ARG_LO_REG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 305,
                "InstName" : "ALU_SWAP",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SWAP.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_ALU_SWAP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SWAP.v",
                  "InstLine" : 43,
                  "InstName" : "SWAP_LO_REG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SWAP.v",
                  "InstLine" : 71,
                  "InstName" : "SWAP_HI_REG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 311,
                "InstName" : "AARG0_MUX",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                "ModuleLine" : 7,
                "ModuleName" : "MUX21LP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 318,
                "InstName" : "ALU_OUTMUX",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_ALU_OUTMUX",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 668,
                  "InstName" : "GMUX15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 677,
                  "InstName" : "GMUX14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 686,
                  "InstName" : "GMUX13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 695,
                  "InstName" : "GMUX12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 704,
                  "InstName" : "GMUX11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 713,
                  "InstName" : "GMUX10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 722,
                  "InstName" : "GMUX9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 731,
                  "InstName" : "GMUX8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 740,
                  "InstName" : "GMUX7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 749,
                  "InstName" : "GMUX6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 758,
                  "InstName" : "GMUX5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 767,
                  "InstName" : "GMUX4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 776,
                  "InstName" : "GMUX3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 785,
                  "InstName" : "GMUX2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 794,
                  "InstName" : "GMUX1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 803,
                  "InstName" : "GMUX0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX31LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "InstLine" : 31,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 815,
                  "InstName" : "DMUX15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 822,
                  "InstName" : "DMUX14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 828,
                  "InstName" : "DMUX13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 834,
                  "InstName" : "DMUX12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 840,
                  "InstName" : "DMUX11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 846,
                  "InstName" : "DMUX10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 852,
                  "InstName" : "DMUX9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 858,
                  "InstName" : "DMUX8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 864,
                  "InstName" : "DMUX7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_CPU_ALU_OUTMUX_SEL7",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 50,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 58,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 66,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 74,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 82,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 90,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 98,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
                    "InstLine" : 106,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_7_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_7_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 870,
                  "InstName" : "DMUX6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 876,
                  "InstName" : "DMUX5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 882,
                  "InstName" : "DMUX4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 888,
                  "InstName" : "DMUX3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 894,
                  "InstName" : "DMUX2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 900,
                  "InstName" : "DMUX1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 906,
                  "InstName" : "DMUX0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_ALU_OUTMUX_SEL8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 60,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 68,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 76,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 100,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 108,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
                    "InstLine" : 116,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
                  "InstLine" : 912,
                  "InstName" : "OUTMUX_IDBS",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_ALU_OUTMUX_IDBS",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 141,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 149,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 157,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 171,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 179,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 187,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 195,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_5_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 206,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 217,
                    "InstName" : "IDBS_G1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "ND38GLP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                      "InstLine" : 66,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "Decoder_8"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 232,
                    "InstName" : "IDBS_G2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "ND38GLP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                      "InstLine" : 66,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "Decoder_8"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 248,
                    "InstName" : "IDBS_R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
                    "InstLine" : 277,
                    "InstName" : "IDBS_R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 338,
                "InstName" : "ALU_QREG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_ALU_QREG",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 68,
                  "InstName" : "MUXQ15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 78,
                  "InstName" : "MUXQ10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 88,
                  "InstName" : "MUXQ9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 98,
                  "InstName" : "MUXQ8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 108,
                  "InstName" : "MUXQ7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 118,
                  "InstName" : "MUXQ6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 128,
                  "InstName" : "MUXQ5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 138,
                  "InstName" : "MUXQ4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 148,
                  "InstName" : "MUXQ3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 158,
                  "InstName" : "MUXQ2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 168,
                  "InstName" : "MUXQ1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 178,
                  "InstName" : "MUXQ14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 188,
                  "InstName" : "MUXQ0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 198,
                  "InstName" : "MUXQ13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 208,
                  "InstName" : "MUXQ12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 218,
                  "InstName" : "MUXQ11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 228,
                  "InstName" : "REG_Q_LO",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "R81P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 111,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 123,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 135,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 147,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 159,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 171,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 183,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 195,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
                  "InstLine" : 258,
                  "InstName" : "REG_Q_HI",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "R81P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 111,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 123,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 135,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 147,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 159,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 171,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 183,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "InstLine" : 195,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 346,
                "InstName" : "ALU_RMUX",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_CPU_ALU_RMUX",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 54,
                  "InstName" : "RN15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 62,
                  "InstName" : "RN14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 70,
                  "InstName" : "RN13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 78,
                  "InstName" : "RN12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 86,
                  "InstName" : "RN11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 94,
                  "InstName" : "RN10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 102,
                  "InstName" : "RN9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 110,
                  "InstName" : "RN8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 118,
                  "InstName" : "RN7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 126,
                  "InstName" : "RN6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 134,
                  "InstName" : "RN5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 142,
                  "InstName" : "RN4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 150,
                  "InstName" : "RN3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 158,
                  "InstName" : "RN2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 166,
                  "InstName" : "RN1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
                  "InstLine" : 174,
                  "InstName" : "RN0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "RMUX_Gates",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 53,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 61,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 354,
                "InstName" : "ALU_SMUX",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_ALU_SMUX",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 59,
                  "InstName" : "MUXS15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 69,
                  "InstName" : "MUXS14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 79,
                  "InstName" : "MUXS13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 88,
                  "InstName" : "MUXS12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 98,
                  "InstName" : "MUXS11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 108,
                  "InstName" : "MUXS10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 118,
                  "InstName" : "MUXS9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 128,
                  "InstName" : "MUXS8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 138,
                  "InstName" : "MUXS7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 148,
                  "InstName" : "MUXS6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 158,
                  "InstName" : "MUXS5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 168,
                  "InstName" : "MUXS4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 178,
                  "InstName" : "MUXS3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 188,
                  "InstName" : "MUXS2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 198,
                  "InstName" : "MUXS1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
                  "InstLine" : 208,
                  "InstName" : "MUXS0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
                "InstLine" : 363,
                "InstName" : "ALU_CONTR",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_CPU_ALU_CONTR",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 275,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 283,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 291,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 299,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 307,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 315,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 323,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 331,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 339,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 347,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 356,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 365,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 374,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 382,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 390,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 398,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 406,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 414,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 422,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 431,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 440,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 448,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 456,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 464,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 472,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 481,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 489,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 497,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 505,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 513,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 521,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 529,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 537,
                  "InstName" : "GATES_33",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 545,
                  "InstName" : "GATES_34",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 553,
                  "InstName" : "GATES_35",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 561,
                  "InstName" : "GATES_36",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 569,
                  "InstName" : "GATES_37",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 579,
                  "InstName" : "GATES_38",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 588,
                  "InstName" : "GATES_39",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 596,
                  "InstName" : "GATES_40",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 604,
                  "InstName" : "GATES_41",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 612,
                  "InstName" : "GATES_42",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 620,
                  "InstName" : "GATES_43",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 628,
                  "InstName" : "GATES_44",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 636,
                  "InstName" : "MEMORY_45",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 648,
                  "InstName" : "MEMORY_46",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 660,
                  "InstName" : "MEMORY_47",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 672,
                  "InstName" : "GATES_48",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 680,
                  "InstName" : "GATES_49",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 688,
                  "InstName" : "GATES_50",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 696,
                  "InstName" : "MEMORY_51",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 708,
                  "InstName" : "GATES_52",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 716,
                  "InstName" : "GATES_53",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 724,
                  "InstName" : "GATES_54",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 732,
                  "InstName" : "GATES_55",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 740,
                  "InstName" : "GATES_56",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 751,
                  "InstName" : "CSMIS1_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 758,
                  "InstName" : "CSMIS0_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 765,
                  "InstName" : "CSALUI7_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 772,
                  "InstName" : "CSALUI8_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 779,
                  "InstName" : "ALUI3_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 786,
                  "InstName" : "ALUI1N_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "MUX21LP",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXERS_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "Multiplexer_2"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 793,
                  "InstName" : "REG_RFLA4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 71,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 83,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 95,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 107,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 809,
                  "InstName" : "REG_BAAD",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 71,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 83,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 95,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 107,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 825,
                  "InstName" : "CONTR_REG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
                  "InstLine" : 854,
                  "InstName" : "CI_SEL_MUX",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "MUX41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                    "InstLine" : 17,
                    "InstName" : "PLEXER",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   }
                  ]
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 665,
              "InstName" : "TRAP",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP.v",
              "ModuleLine" : 14,
              "ModuleName" : "CGA_TRAP",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP.v",
                "InstLine" : 111,
                "InstName" : "TVGEN",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_TRAP_TVGEN",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 130,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 144,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 155,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 164,
                  "InstName" : "WIPN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 174,
                  "InstName" : "PGUN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 182,
                  "InstName" : "RD1N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 193,
                  "InstName" : "RD2N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 205,
                  "InstName" : "RD3N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 217,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 228,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 237,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 245,
                  "InstName" : "PGFN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 255,
                  "InstName" : "WPVN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 266,
                  "InstName" : "IPVN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 278,
                  "InstName" : "FPVN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 289,
                  "InstName" : "RPVN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 300,
                  "InstName" : "RV1N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 309,
                  "InstName" : "RV2N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 319,
                  "InstName" : "RV3N",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
                  "InstLine" : 332,
                  "InstName" : "TRAP_TVGEN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_TRAP_TVGEN_P2",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 141,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 149,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 158,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 166,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 174,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 182,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_5_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 193,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 201,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 210,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 218,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 226,
                    "InstName" : "GATES_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 232,
                    "InstName" : "PLEXERS_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 241,
                    "InstName" : "PLEXERS_13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 250,
                    "InstName" : "PLEXERS_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "Multiplexer_4"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 261,
                    "InstName" : "MEMORY_15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 273,
                    "InstName" : "MEMORY_16",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 285,
                    "InstName" : "MEMORY_17",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 297,
                    "InstName" : "MEMORY_18",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 309,
                    "InstName" : "MEMORY_19",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 321,
                    "InstName" : "MEMORY_20",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
                    "InstLine" : 333,
                    "InstName" : "MEMORY_21",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP.v",
                "InstLine" : 135,
                "InstName" : "BRKDET",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_TRAP_BRKDET",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 123,
                  "InstName" : "IPV",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 132,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 140,
                  "InstName" : "WIP",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 149,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 158,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 168,
                  "InstName" : "RD2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 177,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 185,
                  "InstName" : "RV3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 194,
                  "InstName" : "PGF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 204,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 214,
                  "InstName" : "INTR",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 222,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 231,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 239,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 247,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 255,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 264,
                  "InstName" : "AN2_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 272,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 280,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 290,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 300,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 309,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 319,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 327,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 339,
                  "InstName" : "A02_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 347,
                  "InstName" : "A02_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 355,
                  "InstName" : "A02_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
                  "InstLine" : 363,
                  "InstName" : "A02_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP.v",
                "InstLine" : 155,
                "InstName" : "TBUF",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TBUF.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_TRAP_TBUF"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 688,
              "InstName" : "IDBCTL",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_IDBCTL",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 116,
                "InstName" : "IDB15",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 127,
                "InstName" : "IDB14",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 138,
                "InstName" : "IDB13",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 149,
                "InstName" : "IDB12",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 160,
                "InstName" : "IDB11",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 171,
                "InstName" : "IDB10",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 184,
                "InstName" : "IDB7",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 195,
                "InstName" : "IDB6",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 206,
                "InstName" : "IDB5",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 217,
                "InstName" : "IDB4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 228,
                "InstName" : "IDB9",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 239,
                "InstName" : "IDB8",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 250,
                "InstName" : "IDB1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 261,
                "InstName" : "IDB0",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 272,
                "InstName" : "IDB3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 283,
                "InstName" : "IDB2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_IDBCTL_SEL6"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
                "InstLine" : 294,
                "InstName" : "PGSREG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_IDBCTL_PGSREG",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 65,
                  "InstName" : "PGS15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 74,
                  "InstName" : "PGS14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 83,
                  "InstName" : "PGS11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 92,
                  "InstName" : "PGS10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 101,
                  "InstName" : "PGS9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 110,
                  "InstName" : "PGS8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 119,
                  "InstName" : "PGS7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 129,
                  "InstName" : "PGS3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 138,
                  "InstName" : "PGS2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 147,
                  "InstName" : "PGS1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 156,
                  "InstName" : "PGS0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 165,
                  "InstName" : "PGS6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 174,
                  "InstName" : "PGS5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
                  "InstLine" : 183,
                  "InstName" : "PGS4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 710,
              "InstName" : "WRF",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
              "ModuleLine" : 12,
              "ModuleName" : "CGA_WRF",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 294,
                "InstName" : "GATES_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 302,
                "InstName" : "GATES_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 310,
                "InstName" : "GATES_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 318,
                "InstName" : "GATES_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 326,
                "InstName" : "GATES_5",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 334,
                "InstName" : "GATES_6",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 342,
                "InstName" : "GATES_7",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 350,
                "InstName" : "GATES_8",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 358,
                "InstName" : "GATES_9",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 366,
                "InstName" : "GATES_10",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 374,
                "InstName" : "GATES_11",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 382,
                "InstName" : "GATES_12",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 390,
                "InstName" : "GATES_13",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 398,
                "InstName" : "GATES_14",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 406,
                "InstName" : "GATES_15",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 414,
                "InstName" : "GATES_16",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 425,
                "InstName" : "RBLOCK",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                "ModuleLine" : 12,
                "ModuleName" : "CGA_WRF_RBLOCK",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 915,
                  "InstName" : "Z_REG_0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 923,
                  "InstName" : "D_REG_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 931,
                  "InstName" : "P_REG_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "CGA_WRF_RBLOCK_PREG",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 79,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 88,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 97,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 106,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 115,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 124,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 142,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 156,
                    "InstName" : "R_P_0_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 187,
                    "InstName" : "L_PR_7_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 217,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 226,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 235,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 244,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 253,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 262,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 271,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 280,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                    "ModuleLine" : 8,
                    "ModuleName" : "MUX31LP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
                      "InstLine" : 31,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                      "ModuleLine" : 8,
                      "ModuleName" : "Multiplexer_4"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 289,
                    "InstName" : "R_P_8_15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
                    "InstLine" : 319,
                    "InstName" : "L_PR_8_15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 943,
                  "InstName" : "B_REG_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_LR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 65,
                    "InstName" : "MUX_15_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 84,
                    "InstName" : "MUX_11_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 103,
                    "InstName" : "MUX_7_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 122,
                    "InstName" : "MUX_3_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 149,
                    "InstName" : "R_15_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 178,
                    "InstName" : "R_7_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 210,
                    "InstName" : "L_15_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 239,
                    "InstName" : "L_7_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 952,
                  "InstName" : "L_REG_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 960,
                  "InstName" : "A_REG_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 968,
                  "InstName" : "T_REG_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 976,
                  "InstName" : "X_REG_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_LR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 65,
                    "InstName" : "MUX_15_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 84,
                    "InstName" : "MUX_11_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 103,
                    "InstName" : "MUX_7_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 122,
                    "InstName" : "MUX_3_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "MUX24P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 9,
                      "InstName" : "PLEXER_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 16,
                      "InstName" : "PLEXER_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 23,
                      "InstName" : "PLEXER_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
                      "InstLine" : 30,
                      "InstName" : "PLEXER_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 149,
                    "InstName" : "R_15_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 178,
                    "InstName" : "R_7_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "R81P",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 111,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 123,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 135,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 159,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 171,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 183,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                      "InstLine" : 195,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 210,
                    "InstName" : "L_15_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
                    "InstLine" : 239,
                    "InstName" : "L_7_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 985,
                  "InstName" : "STS_REG_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 993,
                  "InstName" : "R1_REG_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1001,
                  "InstName" : "R2_REG_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1009,
                  "InstName" : "R3_REG_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1017,
                  "InstName" : "R4_REG_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1025,
                  "InstName" : "R5_REG_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1033,
                  "InstName" : "R6_REG_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1041,
                  "InstName" : "R7_REG_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_DR16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 52,
                    "InstName" : "R15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 61,
                    "InstName" : "R14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 70,
                    "InstName" : "R13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 79,
                    "InstName" : "R12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 88,
                    "InstName" : "R11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 97,
                    "InstName" : "R10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 106,
                    "InstName" : "R9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 115,
                    "InstName" : "R8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 124,
                    "InstName" : "R7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 133,
                    "InstName" : "R6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 142,
                    "InstName" : "R5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 151,
                    "InstName" : "R4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 160,
                    "InstName" : "R3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 169,
                    "InstName" : "R2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 178,
                    "InstName" : "R1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
                    "InstLine" : 187,
                    "InstName" : "R0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "ModuleLine" : 19,
                    "ModuleName" : "SCAN_FF",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "InstLine" : 93,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1049,
                  "InstName" : "SEL_0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1057,
                  "InstName" : "SEL_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1065,
                  "InstName" : "SEL_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1073,
                  "InstName" : "SEL_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1081,
                  "InstName" : "SEL_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1089,
                  "InstName" : "SEL_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1097,
                  "InstName" : "SEL_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1105,
                  "InstName" : "SEL_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1113,
                  "InstName" : "SEL_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1121,
                  "InstName" : "SEL_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1129,
                  "InstName" : "SEL_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1137,
                  "InstName" : "SEL_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1145,
                  "InstName" : "SEL_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1153,
                  "InstName" : "SEL_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1161,
                  "InstName" : "SEL_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
                  "InstLine" : 1169,
                  "InstName" : "SEL_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_WRF_RBLOCK_SEL16",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 69,
                    "InstName" : "A15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 77,
                    "InstName" : "A13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 85,
                    "InstName" : "A11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 93,
                    "InstName" : "A9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 101,
                    "InstName" : "A7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 109,
                    "InstName" : "A5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 117,
                    "InstName" : "A3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 125,
                    "InstName" : "A1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 136,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 150,
                    "InstName" : "B15_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 158,
                    "InstName" : "B13_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 166,
                    "InstName" : "B11_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 174,
                    "InstName" : "B9_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 182,
                    "InstName" : "B7_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 190,
                    "InstName" : "B5_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 198,
                    "InstName" : "B3_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 206,
                    "InstName" : "B1_0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "A02"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
                    "InstLine" : 217,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 442,
                "InstName" : "LAA_LO",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                "ModuleLine" : 12,
                "ModuleName" : "ND38GLP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                  "InstLine" : 66,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 457,
                "InstName" : "LAA_HI",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                "ModuleLine" : 12,
                "ModuleName" : "ND38GLP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                  "InstLine" : 66,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 472,
                "InstName" : "LBA_LO",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                "ModuleLine" : 12,
                "ModuleName" : "ND38GLP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                  "InstLine" : 66,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
                "InstLine" : 487,
                "InstName" : "LBA_HI",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                "ModuleLine" : 12,
                "ModuleName" : "ND38GLP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                  "InstLine" : 66,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 729,
              "InstName" : "DCD",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_DCD",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 348,
                "InstName" : "GATES_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 356,
                "InstName" : "GATES_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 368,
                "InstName" : "GATES_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 379,
                "InstName" : "GATES_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 391,
                "InstName" : "GATES_5",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 403,
                "InstName" : "GATES_6",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 413,
                "InstName" : "GATES_7",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 427,
                "InstName" : "GATES_8",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 438,
                "InstName" : "GATES_9",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 448,
                "InstName" : "GATES_10",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 456,
                "InstName" : "GATES_11",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 470,
                "InstName" : "GATES_12",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 484,
                "InstName" : "GATES_13",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 496,
                "InstName" : "GATES_14",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 508,
                "InstName" : "GATES_15",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 520,
                "InstName" : "GATES_16",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 530,
                "InstName" : "GATES_17",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 542,
                "InstName" : "GATES_18",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 553,
                "InstName" : "GATES_19",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 564,
                "InstName" : "GATES_20",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 572,
                "InstName" : "GATES_21",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 584,
                "InstName" : "GATES_22",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 595,
                "InstName" : "GATES_23",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_7_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_7_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 608,
                "InstName" : "GATES_24",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 616,
                "InstName" : "GATES_25",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 624,
                "InstName" : "GATES_26",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 633,
                "InstName" : "GATES_27",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 645,
                "InstName" : "GATES_28",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 653,
                "InstName" : "GATES_29",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 663,
                "InstName" : "GATES_30",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 671,
                "InstName" : "GATES_31",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 679,
                "InstName" : "GATES_32",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 689,
                "InstName" : "GATES_33",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 697,
                "InstName" : "GATES_34",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 707,
                "InstName" : "GATES_35",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 719,
                "InstName" : "GATES_36",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 730,
                "InstName" : "GATES_37",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 739,
                "InstName" : "GATES_38",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 749,
                "InstName" : "GATES_39",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 759,
                "InstName" : "GATES_40",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 767,
                "InstName" : "GATES_41",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 775,
                "InstName" : "GATES_42",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 783,
                "InstName" : "GATES_43",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 791,
                "InstName" : "GATES_44",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 801,
                "InstName" : "GATES_45",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 812,
                "InstName" : "GATES_46",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 820,
                "InstName" : "GATES_47",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 832,
                "InstName" : "GATES_48",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 840,
                "InstName" : "GATES_49",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 848,
                "InstName" : "GATES_50",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 856,
                "InstName" : "GATES_51",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 868,
                "InstName" : "GATES_52",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 876,
                "InstName" : "GATES_53",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 886,
                "InstName" : "GATES_54",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 896,
                "InstName" : "GATES_55",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 917,
                "InstName" : "GATES_57",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 929,
                "InstName" : "GATES_58",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 943,
                "InstName" : "GATES_59",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 955,
                "InstName" : "GATES_60",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 963,
                "InstName" : "GATES_61",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 975,
                "InstName" : "GATES_62",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 983,
                "InstName" : "GATES_63",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 992,
                "InstName" : "GATES_64",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1006,
                "InstName" : "GATES_65",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1018,
                "InstName" : "GATES_66",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1030,
                "InstName" : "GATES_67",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_7_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_7_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1043,
                "InstName" : "GATES_68",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_7_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_7_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1056,
                "InstName" : "GATES_69",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_5_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1067,
                "InstName" : "GATES_70",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1079,
                "InstName" : "GATES_71",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1089,
                "InstName" : "GATES_72",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1103,
                "InstName" : "GATES_73",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1113,
                "InstName" : "GATES_74",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1123,
                "InstName" : "GATES_75",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1131,
                "InstName" : "GATES_76",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1147,
                "InstName" : "GATES_78",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_7_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_7_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1160,
                "InstName" : "GATES_77",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1169,
                "InstName" : "GATES_79",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1181,
                "InstName" : "GATES_80",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_8_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1195,
                "InstName" : "GATES_81",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1207,
                "InstName" : "GATES_82",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_6_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1219,
                "InstName" : "MEMORY_83",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1231,
                "InstName" : "MEMORY_84",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1243,
                "InstName" : "MEMORY_85",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1255,
                "InstName" : "MEMORY_86",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1267,
                "InstName" : "MEMORY_87",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1279,
                "InstName" : "MEMORY_88",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1291,
                "InstName" : "MEMORY_89",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1303,
                "InstName" : "MEMORY_90",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1315,
                "InstName" : "MEMORY_91",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1327,
                "InstName" : "MEMORY_92",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1339,
                "InstName" : "MEMORY_93",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1351,
                "InstName" : "MEMORY_94",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1363,
                "InstName" : "MEMORY_95",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1375,
                "InstName" : "MEMORY_96",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1387,
                "InstName" : "MEMORY_97",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1399,
                "InstName" : "MEMORY_98",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1411,
                "InstName" : "MEMORY_99",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1423,
                "InstName" : "MEMORY_100",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1438,
                "InstName" : "COMM_MIS_REG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                "ModuleLine" : 11,
                "ModuleName" : "R81P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 111,
                  "InstName" : "MEMORY_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 123,
                  "InstName" : "MEMORY_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 135,
                  "InstName" : "MEMORY_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 147,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 159,
                  "InstName" : "MEMORY_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 171,
                  "InstName" : "MEMORY_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 183,
                  "InstName" : "MEMORY_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
                  "InstLine" : 195,
                  "InstName" : "MEMORY_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1468,
                "InstName" : "C22",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GHP.v",
                "ModuleLine" : 11,
                "ModuleName" : "ND38GHP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GHP.v",
                  "InstLine" : 89,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1484,
                "InstName" : "CFETCH_FF",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                "ModuleLine" : 19,
                "ModuleName" : "SCAN_FF",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "InstLine" : 69,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "InstLine" : 77,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "InstLine" : 85,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "InstLine" : 93,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1493,
                "InstName" : "C24",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GHP.v",
                "ModuleLine" : 11,
                "ModuleName" : "ND38GHP",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GHP.v",
                  "InstLine" : 89,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Decoder_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
                "InstLine" : 1509,
                "InstName" : "FD25",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
                "ModuleLine" : 12,
                "ModuleName" : "SCAN_WITH_RESET_N",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
                  "InstLine" : 67,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
                  "InstLine" : 75,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
                  "InstLine" : 83,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
                  "InstLine" : 91,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 773,
              "InstName" : "BD_FIDBO",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/BusDriver16.v",
              "ModuleLine" : 15,
              "ModuleName" : "BusDriver16"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 782,
              "InstName" : "INTR",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_INTR",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
                "InstLine" : 128,
                "InstName" : "GATES_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
                "InstLine" : 136,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
                "InstLine" : 151,
                "InstName" : "CNTLR",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                "ModuleLine" : 12,
                "ModuleName" : "CGA_INTR_CNTLR",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 122,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_bus_2.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_bus_2"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 134,
                  "InstName" : "VECGEN",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_INTR_CNTLR_VECGEN",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 110,
                    "InstName" : "VHR",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_VHR",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 61,
                      "InstName" : "HX1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 70,
                      "InstName" : "HX2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 79,
                      "InstName" : "LX1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 88,
                      "InstName" : "HX0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 97,
                      "InstName" : "LX2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
                      "InstLine" : 106,
                      "InstName" : "LX0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 121,
                    "InstName" : "ISMUX",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_ISMUX",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 90,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 98,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 106,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 114,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 122,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 130,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 138,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 146,
                      "InstName" : "GATES_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 154,
                      "InstName" : "GATES_9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 162,
                      "InstName" : "GATES_10",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 170,
                      "InstName" : "GATES_11",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 178,
                      "InstName" : "GATES_12",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 186,
                      "InstName" : "GATES_13",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 194,
                      "InstName" : "GATES_14",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 202,
                      "InstName" : "GATES_15",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 210,
                      "InstName" : "GATES_16",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 218,
                      "InstName" : "GATES_17",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 226,
                      "InstName" : "GATES_18",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 234,
                      "InstName" : "GATES_19",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
                      "InstLine" : 242,
                      "InstName" : "GATES_20",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 132,
                    "InstName" : "CMP",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_CMP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP.v",
                      "InstLine" : 51,
                      "InstName" : "HICMP",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 76,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 83,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 94,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 100,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 105,
                        "InstName" : "GATES_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP.v",
                      "InstLine" : 57,
                      "InstName" : "LOCMP",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 76,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 83,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 94,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 100,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
                        "InstLine" : 105,
                        "InstName" : "GATES_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 141,
                    "InstName" : "STAT",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                    "ModuleLine" : 14,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 110,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "XNOR_GATE_ONEHOT"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 118,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "XNOR_GATE_ONEHOT"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 126,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 134,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 142,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "XNOR_GATE_ONEHOT"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 150,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "XNOR_GATE_ONEHOT"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 161,
                      "InstName" : "SBIT1_LO",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 173,
                      "InstName" : "SBIT2_HI",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 185,
                      "InstName" : "SBIT0_LO",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 197,
                      "InstName" : "SBIT1_HI",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 209,
                      "InstName" : "SBIT0_HI",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
                      "InstLine" : 221,
                      "InstName" : "SBIT2_LO",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_STAT_SBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 79,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 88,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 156,
                    "InstName" : "OSMUX",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_OSMUX",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 61,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 93,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 101,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 109,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 117,
                      "InstName" : "GATES_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 125,
                      "InstName" : "GATES_9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 133,
                      "InstName" : "GATES_10",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
                      "InstLine" : 141,
                      "InstName" : "GATES_11",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
                    "InstLine" : 165,
                    "InstName" : "PTY",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_VECGEN_PTY",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY.v",
                      "InstLine" : 52,
                      "InstName" : "PTYENC_HI",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_PTY_PTYENC",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 77,
                        "InstName" : "NR2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 82,
                        "InstName" : "NRx",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 89,
                        "InstName" : "ND2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 94,
                        "InstName" : "ND3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 100,
                        "InstName" : "ND4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 107,
                        "InstName" : "ND8P",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_8_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_8_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 118,
                        "InstName" : "NR4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 125,
                        "InstName" : "OR2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 130,
                        "InstName" : "O1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 135,
                        "InstName" : "NR3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE_3_INPUTS"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY.v",
                      "InstLine" : 58,
                      "InstName" : "PTYENC_LO",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_VECGEN_PTY_PTYENC",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 77,
                        "InstName" : "NR2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 82,
                        "InstName" : "NRx",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 89,
                        "InstName" : "ND2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 94,
                        "InstName" : "ND3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 100,
                        "InstName" : "ND4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 107,
                        "InstName" : "ND8P",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_8_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_8_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 118,
                        "InstName" : "NR4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE_4_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 125,
                        "InstName" : "OR2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 130,
                        "InstName" : "O1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NOR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
                        "InstLine" : 135,
                        "InstName" : "NR3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE_3_INPUTS"
                       }
                      ]
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 160,
                  "InstName" : "CLR_CLEAR_CONTROL",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_INTR_CNTLR_CLR",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 68,
                    "InstName" : "CLRB3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 78,
                    "InstName" : "CLRB2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 88,
                    "InstName" : "CLRB1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 98,
                    "InstName" : "CLRB0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 108,
                    "InstName" : "CLRB7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 118,
                    "InstName" : "CLRB6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 128,
                    "InstName" : "CLRB5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 138,
                    "InstName" : "CLRB4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 148,
                    "InstName" : "CLRB11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 158,
                    "InstName" : "CLRB10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 168,
                    "InstName" : "CLRB9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 178,
                    "InstName" : "CLRB8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 188,
                    "InstName" : "CLRB15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 198,
                    "InstName" : "CLRB14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 208,
                    "InstName" : "CLRB13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
                    "InstLine" : 218,
                    "InstName" : "CLRB12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_CLR_CLRBIT",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 58,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 66,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 74,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
                      "InstLine" : 84,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_3_INPUTS"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 173,
                  "InstName" : "IRGEL",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_INTR_CNTLR_IRGEL",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 117,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 128,
                    "InstName" : "HIGEL",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_IRGEL_HIGEL",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 83,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 92,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 101,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 110,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 118,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 126,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 135,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_6_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_6_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
                      "InstLine" : 147,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 141,
                    "InstName" : "VMUX",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_IRGEL_VMUX",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 59,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 67,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 75,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 83,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 91,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 99,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 107,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 115,
                      "InstName" : "GATES_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
                      "InstLine" : 123,
                      "InstName" : "GATES_9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 149,
                    "InstName" : "LOGEL",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                    "ModuleLine" : 14,
                    "ModuleName" : "CGA_INTR_CNTLR_IRGEL_LOGEL",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 76,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 93,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 101,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 110,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
                      "InstLine" : 120,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 160,
                    "InstName" : "HIRL",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                    "ModuleLine" : 14,
                    "ModuleName" : "CGA_INTR_CNTLR_IRGEL_HIRL",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 103,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 113,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 121,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 130,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "OR_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 138,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NOR_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 147,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 155,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 166,
                      "InstName" : "STATUS_OVERFLOW_FF",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
                      "InstLine" : 175,
                      "InstName" : "INT_REQ_ENABLE_FF",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
                    "InstLine" : 179,
                    "InstName" : "LORL",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                    "ModuleLine" : 16,
                    "ModuleName" : "CGA_INTR_CNTLR_IRGEL_LORL",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                      "InstLine" : 99,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_4_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                      "InstLine" : 109,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE_3_INPUTS"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                      "InstLine" : 118,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                      "InstLine" : 126,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "AND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
                      "InstLine" : 137,
                      "InstName" : "INT_REQ_ENABLE_FF",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                      "ModuleLine" : 19,
                      "ModuleName" : "SCAN_FF",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 69,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 77,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "AND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 85,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                        "InstLine" : 93,
                        "InstName" : "MEMORY_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 199,
                  "InstName" : "MDCD",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_INTR_CNTLR_MDCD",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 186,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_5_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_5_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 197,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 206,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 214,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 222,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 230,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 238,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 246,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 254,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 262,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 271,
                    "InstName" : "GATES_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 279,
                    "InstName" : "GATES_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 288,
                    "InstName" : "GATES_13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 296,
                    "InstName" : "GATES_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 304,
                    "InstName" : "GATES_15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 312,
                    "InstName" : "GATES_16",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 320,
                    "InstName" : "GATES_17",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 328,
                    "InstName" : "GATES_18",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 336,
                    "InstName" : "GATES_19",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 344,
                    "InstName" : "GATES_20",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 352,
                    "InstName" : "GATES_21",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 360,
                    "InstName" : "GATES_22",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 368,
                    "InstName" : "GATES_23",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 376,
                    "InstName" : "GATES_24",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 384,
                    "InstName" : "GATES_25",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 392,
                    "InstName" : "GATES_26",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 400,
                    "InstName" : "GATES_27",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_4_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 410,
                    "InstName" : "GATES_28",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 418,
                    "InstName" : "GATES_29",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 427,
                    "InstName" : "GATES_30",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 435,
                    "InstName" : "GATES_31",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 443,
                    "InstName" : "GATES_32",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 452,
                    "InstName" : "GATES_33",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 461,
                    "InstName" : "GATES_34",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NOR_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 470,
                    "InstName" : "GATES_35",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 479,
                    "InstName" : "GATES_36",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 487,
                    "InstName" : "GATES_37",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 495,
                    "InstName" : "GATES_38",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_4_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 505,
                    "InstName" : "GATES_39",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 514,
                    "InstName" : "GATES_40",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 522,
                    "InstName" : "GATES_41",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 530,
                    "InstName" : "MEMORY_42",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 542,
                    "InstName" : "MEMORY_43",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 557,
                    "InstName" : "GLP_LO",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "ND38GLP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                      "InstLine" : 66,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "Decoder_8"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
                    "InstLine" : 574,
                    "InstName" : "GLP_HI",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "ND38GLP",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
                      "InstLine" : 66,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "Decoder_8"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
                  "InstLine" : 226,
                  "InstName" : "IRQ",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_INTR_CNTLR_IRQ",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ.v",
                    "InstLine" : 65,
                    "InstName" : "IRQ_REG",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 48,
                      "InstName" : "RQBIT_0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 56,
                      "InstName" : "RQBIT_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 64,
                      "InstName" : "RQBIT_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 72,
                      "InstName" : "RQBIT_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 80,
                      "InstName" : "RQBIT_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 88,
                      "InstName" : "RQBIT_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 96,
                      "InstName" : "RQBIT_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 104,
                      "InstName" : "RQBIT_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 112,
                      "InstName" : "RQBIT_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 120,
                      "InstName" : "RQBIT_9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 128,
                      "InstName" : "RQBIT_10",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 136,
                      "InstName" : "RQBIT_11",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 144,
                      "InstName" : "RQBIT_12",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 152,
                      "InstName" : "RQBIT_13",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 160,
                      "InstName" : "RQBIT_14",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
                      "InstLine" : 168,
                      "InstName" : "RQBIT_15",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_REG_RQBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 73,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 81,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 97,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
                        "InstLine" : 105,
                        "InstName" : "MEMORY_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ.v",
                    "InstLine" : 73,
                    "InstName" : "IRQ_MASK",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                    "ModuleLine" : 13,
                    "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 61,
                      "InstName" : "MASKBIT15",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 71,
                      "InstName" : "MASKBIT14",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 81,
                      "InstName" : "MASKBIT13",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 91,
                      "InstName" : "MASKBIT12",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 101,
                      "InstName" : "MASKBIT11",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 111,
                      "InstName" : "MASKBIT10",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 121,
                      "InstName" : "MASKBIT9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 131,
                      "InstName" : "MASKBIT8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 141,
                      "InstName" : "MASKBIT7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 151,
                      "InstName" : "MASKBIT6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 161,
                      "InstName" : "MASKBIT5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 171,
                      "InstName" : "MASKBIT4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 181,
                      "InstName" : "MASKBIT3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 191,
                      "InstName" : "MASKBIT2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 201,
                      "InstName" : "MASKBIT1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
                      "InstLine" : 211,
                      "InstName" : "MASKBIT0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                      "ModuleLine" : 13,
                      "ModuleName" : "CGA_INTR_CNTLR_IRQ_MASK_MASKBIT",
                      "SubInsts" : [
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 64,
                        "InstName" : "GATES_1",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 72,
                        "InstName" : "GATES_2",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 80,
                        "InstName" : "GATES_3",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "NAND_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 89,
                        "InstName" : "GATES_4",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "OR_GATE_3_INPUTS"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 98,
                        "InstName" : "GATES_5",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                        "ModuleLine" : 9,
                        "ModuleName" : "XNOR_GATE_ONEHOT"
                       },
                       {
                        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
                        "InstLine" : 106,
                        "InstName" : "MEMORY_6",
                        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                        "ModuleLine" : 12,
                        "ModuleName" : "D_FLIPFLOP"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ.v",
                    "InstLine" : 83,
                    "InstName" : "IRQ_MREQ",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                    "ModuleLine" : 14,
                    "ModuleName" : "CGA_INTR_CNTLR_IRQ_MREQ",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 45,
                      "InstName" : "GATES_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 53,
                      "InstName" : "GATES_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 61,
                      "InstName" : "GATES_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 69,
                      "InstName" : "GATES_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 77,
                      "InstName" : "GATES_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 85,
                      "InstName" : "GATES_9",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 93,
                      "InstName" : "GATES_10",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 101,
                      "InstName" : "GATES_11",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 109,
                      "InstName" : "GATES_12",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 117,
                      "InstName" : "GATES_13",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 125,
                      "InstName" : "GATES_14",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 133,
                      "InstName" : "GATES_15",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 141,
                      "InstName" : "GATES_16",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 149,
                      "InstName" : "GATES_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 157,
                      "InstName" : "GATES_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
                      "InstLine" : 165,
                      "InstName" : "GATES_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "NAND_GATE"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
                "InstLine" : 167,
                "InstName" : "IRSRC",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_INTR_IRSRC",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 95,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 103,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 111,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 119,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 127,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 135,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 143,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 151,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 159,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 167,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 175,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 183,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 191,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 199,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 207,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 215,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 223,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 231,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 239,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 247,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 255,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 263,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 271,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 279,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 287,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
                  "InstLine" : 295,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 811,
              "InstName" : "MAC",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_MAC",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 155,
                "InstName" : "MAC_AP09",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_AP09",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 132,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 140,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 148,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 156,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 164,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 172,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 180,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 188,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 196,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 204,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 212,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 220,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 228,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 236,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 244,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 252,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 260,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 269,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 278,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 287,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 296,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 305,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 314,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 323,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 332,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 341,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 350,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 359,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 368,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 377,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 386,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 395,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 407,
                  "InstName" : "ICA0A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 415,
                  "InstName" : "ICA0B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 423,
                  "InstName" : "ICA1A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 431,
                  "InstName" : "ICA1B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 439,
                  "InstName" : "ICA2A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 447,
                  "InstName" : "ICA2B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 455,
                  "InstName" : "ICA3A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 463,
                  "InstName" : "ICA3B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 471,
                  "InstName" : "ICA4A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 479,
                  "InstName" : "ICA4B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 487,
                  "InstName" : "ICA5A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 495,
                  "InstName" : "ICA5B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 503,
                  "InstName" : "ICA6A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 511,
                  "InstName" : "ICA6B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 519,
                  "InstName" : "ICA7A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 527,
                  "InstName" : "ICA7B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 535,
                  "InstName" : "ICA8A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 543,
                  "InstName" : "ICA8B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 551,
                  "InstName" : "ICA9A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 559,
                  "InstName" : "ICA9B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 567,
                  "InstName" : "ICA10A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 575,
                  "InstName" : "ICA10B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 583,
                  "InstName" : "ICA11A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 591,
                  "InstName" : "ICA11B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 599,
                  "InstName" : "ICA12A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 607,
                  "InstName" : "ICA12B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 615,
                  "InstName" : "ICA13A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 623,
                  "InstName" : "ICA13B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 631,
                  "InstName" : "ICA14A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 639,
                  "InstName" : "ICA14B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 647,
                  "InstName" : "ICA15A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 655,
                  "InstName" : "ICA15B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 663,
                  "InstName" : "CALCA",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MAC_APOS_CALCA",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 70,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_5_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 81,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_5_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 92,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 104,
                    "InstName" : "R_LO",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "ModuleLine" : 10,
                    "ModuleName" : "R81",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 106,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 118,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 130,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 142,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 154,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 166,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 178,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 190,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 140,
                    "InstName" : "R_HI",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "ModuleLine" : 10,
                    "ModuleName" : "R81",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 106,
                      "InstName" : "MEMORY_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 118,
                      "InstName" : "MEMORY_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 130,
                      "InstName" : "MEMORY_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 142,
                      "InstName" : "MEMORY_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 154,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 166,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 178,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                      "InstLine" : 190,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 176,
                    "InstName" : "L_LO",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
                    "InstLine" : 206,
                    "InstName" : "L_HI",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
                  "InstLine" : 672,
                  "InstName" : "AINC",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MAC_APOS_INC",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 70,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 84,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_6_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 98,
                    "InstName" : "ARITH_14",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 108,
                    "InstName" : "ARITH_15",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 118,
                    "InstName" : "ARITH_16",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 128,
                    "InstName" : "ARITH_17",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 138,
                    "InstName" : "ARITH_18",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 148,
                    "InstName" : "ARITH_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 158,
                    "InstName" : "ARITH_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 168,
                    "InstName" : "ARITH_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 178,
                    "InstName" : "ARITH_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 188,
                    "InstName" : "ARITH_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 198,
                    "InstName" : "ARITH_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 208,
                    "InstName" : "ARITH_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 218,
                    "InstName" : "ARITH_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 228,
                    "InstName" : "ARITH_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 238,
                    "InstName" : "ARITH_12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
                    "InstLine" : 248,
                    "InstName" : "ARITH_13",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "FullAdder"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 173,
                "InstName" : "MAC_SEGPT",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT.v",
                "ModuleLine" : 14,
                "ModuleName" : "CGA_MAC_SEGPT",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT.v",
                  "InstLine" : 149,
                  "InstName" : "XPT",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MAC_SEGPT_XPT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
                    "InstLine" : 70,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
                    "InstLine" : 78,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
                    "InstLine" : 86,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
                    "InstLine" : 97,
                    "InstName" : "XPT_L",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                    "ModuleLine" : 10,
                    "ModuleName" : "L4",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 70,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 77,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 84,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 91,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT.v",
                  "InstLine" : 159,
                  "InstName" : "SEG",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_SEG.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "CGA_MAC_SEGPT_SEG",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_SEG.v",
                    "InstLine" : 51,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_8_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_SEG.v",
                    "InstLine" : 65,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_SEG.v",
                    "InstLine" : 76,
                    "InstName" : "SEG_L",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT.v",
                  "InstLine" : 167,
                  "InstName" : "PCR",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_PCR.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_MAC_SEGPT_PCR",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_PCR.v",
                    "InstLine" : 52,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_PCR.v",
                    "InstLine" : 63,
                    "InstName" : "PCR_HI",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "L8",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 107,
                      "InstName" : "L7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 114,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 121,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 128,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 135,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 142,
                      "InstName" : "L4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 149,
                      "InstName" : "L5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                      "InstLine" : 156,
                      "InstName" : "L6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_PCR.v",
                    "InstLine" : 91,
                    "InstName" : "PCR_LO",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                    "ModuleLine" : 10,
                    "ModuleName" : "L4",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 70,
                      "InstName" : "L0",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 77,
                      "InstName" : "L1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 84,
                      "InstName" : "L2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
                      "InstLine" : 91,
                      "InstName" : "L3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                      "ModuleLine" : 7,
                      "ModuleName" : "LATCH"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 189,
                "InstName" : "MAC_PTSEL",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_PTSEL",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                  "InstLine" : 70,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                  "InstLine" : 78,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                  "InstLine" : 86,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                  "InstLine" : 95,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
                  "InstLine" : 103,
                  "InstName" : "MEMORY_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "J_K_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 198,
                "InstName" : "MAC_LASEL",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_LASEL",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 144,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 152,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 160,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 170,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 180,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 188,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 196,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 204,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 212,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 222,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 231,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 239,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 247,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 255,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 263,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 271,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 282,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 290,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 298,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 307,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 315,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 323,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 334,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
                  "InstLine" : 343,
                  "InstName" : "MEMORY_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 224,
                "InstName" : "MAC_LA1025",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_LA1025",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 145,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 153,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 161,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 169,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 177,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 185,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 193,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 202,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 212,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 220,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 228,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 236,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 244,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 252,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 260,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 268,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 276,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 284,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 292,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 300,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 308,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 318,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 328,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 345,
                  "InstName" : "ILA17A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 353,
                  "InstName" : "ILA16A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 361,
                  "InstName" : "ILA15A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 369,
                  "InstName" : "ILA14A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 377,
                  "InstName" : "ILA13A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 385,
                  "InstName" : "ILA12A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 393,
                  "InstName" : "ILA11A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 401,
                  "InstName" : "ILA10A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 411,
                  "InstName" : "ILA17B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 419,
                  "InstName" : "ILA16B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 427,
                  "InstName" : "ILA17C",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 435,
                  "InstName" : "ILA16C",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 446,
                  "InstName" : "ILA19A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 454,
                  "InstName" : "ILA19B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 463,
                  "InstName" : "ILA18A",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 471,
                  "InstName" : "ILA18B",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 480,
                  "InstName" : "R_LA_H",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
                  "InstLine" : 509,
                  "InstName" : "R_LA_L",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R81",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 106,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 118,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 130,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 142,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 154,
                    "InstName" : "MEMORY_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 166,
                    "InstName" : "MEMORY_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 178,
                    "InstName" : "MEMORY_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
                    "InstLine" : 190,
                    "InstName" : "MEMORY_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 246,
                "InstName" : "MAC_DECODE",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_DECODE",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 203,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 213,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 223,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 231,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 240,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 249,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 258,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 268,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 280,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 288,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 300,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 311,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 322,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 332,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 342,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 353,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 363,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 374,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 383,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 392,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 400,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 412,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 420,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_5_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 431,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 441,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 451,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 461,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 475,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 485,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 495,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 504,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 513,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 523,
                  "InstName" : "GATES_33",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 535,
                  "InstName" : "GATES_34",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 544,
                  "InstName" : "GATES_35",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 552,
                  "InstName" : "GATES_36",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 564,
                  "InstName" : "GATES_37",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 572,
                  "InstName" : "GATES_38",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 581,
                  "InstName" : "GATES_39",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 590,
                  "InstName" : "GATES_40",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 599,
                  "InstName" : "GATES_41",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 607,
                  "InstName" : "GATES_42",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 617,
                  "InstName" : "GATES_43",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 629,
                  "InstName" : "GATES_44",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 637,
                  "InstName" : "GATES_45",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 645,
                  "InstName" : "GATES_46",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 653,
                  "InstName" : "GATES_47",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 662,
                  "InstName" : "GATES_48",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 671,
                  "InstName" : "GATES_49",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 679,
                  "InstName" : "GATES_50",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 687,
                  "InstName" : "GATES_51",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_7_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_7_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 700,
                  "InstName" : "GATES_52",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 709,
                  "InstName" : "GATES_53",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 718,
                  "InstName" : "GATES_54",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 732,
                  "InstName" : "GATES_55",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 746,
                  "InstName" : "GATES_56",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 755,
                  "InstName" : "GATES_57",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 764,
                  "InstName" : "GATES_58",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 778,
                  "InstName" : "GATES_59",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 787,
                  "InstName" : "GATES_60",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_8_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
                  "InstLine" : 804,
                  "InstName" : "DECODE_R41",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "ModuleLine" : 10,
                  "ModuleName" : "R41P",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 71,
                    "InstName" : "MEMORY_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 83,
                    "InstName" : "MEMORY_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 95,
                    "InstName" : "MEMORY_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                    "InstLine" : 107,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
                "InstLine" : 271,
                "InstName" : "MAC_ADD",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MAC_ADD",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 124,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 132,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 140,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 148,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 156,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 164,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 172,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 180,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 188,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 196,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 204,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 212,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 220,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 228,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 236,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 244,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 254,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 264,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 272,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 280,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 288,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 296,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 304,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 312,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 320,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 329,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 337,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 345,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 353,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 361,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 369,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 377,
                  "InstName" : "GATES_33",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 385,
                  "InstName" : "GATES_34",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 397,
                  "InstName" : "A02_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 405,
                  "InstName" : "A02_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 414,
                  "InstName" : "A02_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 422,
                  "InstName" : "A02_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 431,
                  "InstName" : "A02_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 439,
                  "InstName" : "A02_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 448,
                  "InstName" : "A02_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 455,
                  "InstName" : "A02_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 464,
                  "InstName" : "A02_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 472,
                  "InstName" : "A02_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 481,
                  "InstName" : "A02_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 489,
                  "InstName" : "A02_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 498,
                  "InstName" : "A02_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 506,
                  "InstName" : "A02_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 515,
                  "InstName" : "A02_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 523,
                  "InstName" : "A02_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 532,
                  "InstName" : "A02_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 540,
                  "InstName" : "A02_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 550,
                  "InstName" : "A02_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 558,
                  "InstName" : "A02_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 567,
                  "InstName" : "A02_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 575,
                  "InstName" : "A02_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 584,
                  "InstName" : "A02_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 592,
                  "InstName" : "A02_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 601,
                  "InstName" : "A02_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 609,
                  "InstName" : "A02_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 619,
                  "InstName" : "A02_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 627,
                  "InstName" : "A02_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 636,
                  "InstName" : "A02_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 644,
                  "InstName" : "A02_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 653,
                  "InstName" : "A02_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 661,
                  "InstName" : "A02_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
                  "ModuleLine" : 21,
                  "ModuleName" : "A02"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
                  "InstLine" : 670,
                  "InstName" : "FASTADD",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_FASTADD.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MAC_FASTADD",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_FASTADD.v",
                    "InstLine" : 49,
                    "InstName" : "ARITH_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Adder.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "Adder"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_FASTADD.v",
                    "InstLine" : 60,
                    "InstName" : "ARITH_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Adder.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "Adder"
                   }
                  ]
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 837,
              "InstName" : "MIC",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_MIC",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 374,
                "InstName" : "GATES_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 382,
                "InstName" : "GATES_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 391,
                "InstName" : "GATES_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 400,
                "InstName" : "GATES_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "OR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 408,
                "InstName" : "GATES_5",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 417,
                "InstName" : "GATES_6",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE_4_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 427,
                "InstName" : "GATES_7",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 436,
                "InstName" : "GATES_8",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 444,
                "InstName" : "GATES_9",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 452,
                "InstName" : "GATES_10",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 460,
                "InstName" : "GATES_11",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 468,
                "InstName" : "GATES_12",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 476,
                "InstName" : "GATES_13",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 484,
                "InstName" : "GATES_14",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 492,
                "InstName" : "GATES_15",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 500,
                "InstName" : "GATES_16",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 508,
                "InstName" : "GATES_17",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 516,
                "InstName" : "GATES_18",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 525,
                "InstName" : "GATES_19",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 533,
                "InstName" : "GATES_20",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 541,
                "InstName" : "GATES_21",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 549,
                "InstName" : "GATES_22",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 557,
                "InstName" : "GATES_23",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 565,
                "InstName" : "GATES_24",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 573,
                "InstName" : "GATES_25",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 581,
                "InstName" : "GATES_26",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE_3_INPUTS"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 590,
                "InstName" : "GATES_27",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NOR_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 598,
                "InstName" : "GATES_28",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 606,
                "InstName" : "GATES_29",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 614,
                "InstName" : "GATES_30",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 622,
                "InstName" : "GATES_31",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 630,
                "InstName" : "MEMORY_32",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 642,
                "InstName" : "MEMORY_33",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 654,
                "InstName" : "MEMORY_34",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 666,
                "InstName" : "MEMORY_35",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 678,
                "InstName" : "MEMORY_36",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 690,
                "InstName" : "MEMORY_37",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 702,
                "InstName" : "MEMORY_38",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 714,
                "InstName" : "MEMORY_39",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 729,
                "InstName" : "MIC_INCOUNT",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_INCOUNT",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 81,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 89,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 97,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XNOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 103,
                  "InstName" : "PLEXERS_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 110,
                  "InstName" : "PLEXERS_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 119,
                  "InstName" : "MEMORY_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
                  "InstLine" : 131,
                  "InstName" : "MEMORY_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 740,
                "InstName" : "LC_HI",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                "ModuleLine" : 12,
                "ModuleName" : "M169C",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 147,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 155,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 163,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 171,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 179,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 188,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 196,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 206,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 214,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 222,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 230,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 238,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 246,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 254,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 262,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 270,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 278,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 286,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 294,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 302,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 310,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 318,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 326,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 334,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 342,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 350,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 358,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 366,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 374,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 382,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 390,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 398,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 410,
                  "InstName" : "GATES_33",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 422,
                  "InstName" : "GATES_34",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 430,
                  "InstName" : "GATES_35",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 439,
                  "InstName" : "MEMORY_36",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 451,
                  "InstName" : "MEMORY_37",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 463,
                  "InstName" : "MEMORY_38",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 475,
                  "InstName" : "MEMORY_39",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 762,
                "InstName" : "LC_LO",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                "ModuleLine" : 12,
                "ModuleName" : "M169C",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 147,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 155,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 163,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 171,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 179,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 188,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 196,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_4_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 206,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 214,
                  "InstName" : "GATES_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 222,
                  "InstName" : "GATES_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 230,
                  "InstName" : "GATES_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 238,
                  "InstName" : "GATES_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 246,
                  "InstName" : "GATES_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 254,
                  "InstName" : "GATES_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 262,
                  "InstName" : "GATES_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 270,
                  "InstName" : "GATES_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 278,
                  "InstName" : "GATES_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 286,
                  "InstName" : "GATES_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 294,
                  "InstName" : "GATES_19",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 302,
                  "InstName" : "GATES_20",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 310,
                  "InstName" : "GATES_21",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 318,
                  "InstName" : "GATES_22",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 326,
                  "InstName" : "GATES_23",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 334,
                  "InstName" : "GATES_24",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 342,
                  "InstName" : "GATES_25",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 350,
                  "InstName" : "GATES_26",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 358,
                  "InstName" : "GATES_27",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 366,
                  "InstName" : "GATES_28",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 374,
                  "InstName" : "GATES_29",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 382,
                  "InstName" : "GATES_30",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 390,
                  "InstName" : "GATES_31",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 398,
                  "InstName" : "GATES_32",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 410,
                  "InstName" : "GATES_33",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 422,
                  "InstName" : "GATES_34",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 430,
                  "InstName" : "GATES_35",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 439,
                  "InstName" : "MEMORY_36",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 451,
                  "InstName" : "MEMORY_37",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 463,
                  "InstName" : "MEMORY_38",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
                  "InstLine" : 475,
                  "InstName" : "MEMORY_39",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 784,
                "InstName" : "M_RF1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21L.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX21L",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21L.v",
                  "InstLine" : 53,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 791,
                "InstName" : "M_RF0",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21L.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX21L",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21L.v",
                  "InstLine" : 53,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 798,
                "InstName" : "ILC_MUX",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX34P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
                  "InstLine" : 96,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
                  "InstLine" : 105,
                  "InstName" : "PLEXERS_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
                  "InstLine" : 114,
                  "InstName" : "PLEXERS_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
                  "InstLine" : 123,
                  "InstName" : "PLEXERS_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 819,
                "InstName" : "IRLATCH",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                "ModuleLine" : 11,
                "ModuleName" : "L8",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 107,
                  "InstName" : "L7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 114,
                  "InstName" : "L0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 121,
                  "InstName" : "L1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 128,
                  "InstName" : "L2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 135,
                  "InstName" : "L3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 142,
                  "InstName" : "L4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 149,
                  "InstName" : "L5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "InstLine" : 156,
                  "InstName" : "L6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 847,
                "InstName" : "CONDREG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_CONDREG",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 81,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 89,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 97,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "XNOR_GATE_ONEHOT"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 105,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 113,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 121,
                  "InstName" : "GATES_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 129,
                  "InstName" : "GATES_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 137,
                  "InstName" : "GATES_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 147,
                  "InstName" : "CSBIT11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 156,
                  "InstName" : "CSBIT10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 165,
                  "InstName" : "CSBIT9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 174,
                  "InstName" : "CSBIT8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 183,
                  "InstName" : "CSBIT7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 192,
                  "InstName" : "CSBIT6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 201,
                  "InstName" : "CSBIT5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 210,
                  "InstName" : "CSBIT4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 219,
                  "InstName" : "CSBIT3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 228,
                  "InstName" : "CSBIT2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 237,
                  "InstName" : "CSBIT1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
                  "InstLine" : 246,
                  "InstName" : "CSBIT0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 858,
                "InstName" : "M_LAA_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 868,
                "InstName" : "LC_CMP",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/CMP4.v",
                "ModuleLine" : 10,
                "ModuleName" : "CMP4",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/CMP4.v",
                  "InstLine" : 61,
                  "InstName" : "ARITH_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Comparator.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Comparator"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 882,
                "InstName" : "MIC_IINC",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_IINC",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 64,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 76,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_6_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 87,
                  "InstName" : "ARITH_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 97,
                  "InstName" : "ARITH_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 107,
                  "InstName" : "ARITH_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 117,
                  "InstName" : "ARITH_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 128,
                  "InstName" : "ARITH_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 138,
                  "InstName" : "ARITH_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 148,
                  "InstName" : "ARITH_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 158,
                  "InstName" : "ARITH_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 168,
                  "InstName" : "ARITH_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 178,
                  "InstName" : "ARITH_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 188,
                  "InstName" : "ARITH_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 198,
                  "InstName" : "ARITH_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
                  "InstLine" : 208,
                  "InstName" : "ARITH_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "FullAdder"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 888,
                "InstName" : "M_LAA_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 898,
                "InstName" : "MIC_STACK",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_STACK",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 74,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 82,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 90,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 101,
                  "InstName" : "Bit11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 113,
                  "InstName" : "Bit10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 125,
                  "InstName" : "Bit9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 137,
                  "InstName" : "Bit8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 149,
                  "InstName" : "Bit7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 161,
                  "InstName" : "Bit6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 173,
                  "InstName" : "Bit5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 185,
                  "InstName" : "Bit4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 197,
                  "InstName" : "Bit3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 209,
                  "InstName" : "Bit2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 221,
                  "InstName" : "Bit1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 233,
                  "InstName" : "Bit0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_STACK_BIT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 79,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 87,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 95,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 103,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 111,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 119,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 127,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 135,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 144,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 152,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 160,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
                    "InstLine" : 175,
                    "InstName" : "SR44_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
                  "InstLine" : 245,
                  "InstName" : "Bit12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                  "ModuleLine" : 14,
                  "ModuleName" : "CGA_MIC_STACK_BIT12",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 83,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 91,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 99,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 107,
                    "InstName" : "GATES_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 115,
                    "InstName" : "GATES_5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 123,
                    "InstName" : "GATES_6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 131,
                    "InstName" : "GATES_7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 139,
                    "InstName" : "GATES_8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE_3_INPUTS"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 148,
                    "InstName" : "GATES_9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 156,
                    "InstName" : "GATES_10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "NAND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 164,
                    "InstName" : "MEMORY_11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
                    "InstLine" : 179,
                    "InstName" : "SR44_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                    "ModuleLine" : 11,
                    "ModuleName" : "SR44",
                    "SubInsts" : [
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 77,
                      "InstName" : "PLEXERS_1",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 84,
                      "InstName" : "PLEXERS_2",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 91,
                      "InstName" : "PLEXERS_3",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 98,
                      "InstName" : "PLEXERS_4",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                      "ModuleLine" : 9,
                      "ModuleName" : "Multiplexer_2"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 107,
                      "InstName" : "MEMORY_5",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 119,
                      "InstName" : "MEMORY_6",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 131,
                      "InstName" : "MEMORY_7",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     },
                     {
                      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
                      "InstLine" : 143,
                      "InstName" : "MEMORY_8",
                      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                      "ModuleLine" : 12,
                      "ModuleName" : "D_FLIPFLOP"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 908,
                "InstName" : "M_LAA_0",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 918,
                "InstName" : "LAA_REG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                "ModuleLine" : 10,
                "ModuleName" : "R41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 71,
                  "InstName" : "MEMORY_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 83,
                  "InstName" : "MEMORY_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 95,
                  "InstName" : "MEMORY_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 107,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 936,
                "InstName" : "MIC_MASEL",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_MASEL",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 72,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 81,
                  "InstName" : "PLEXERS_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 90,
                  "InstName" : "PLEXERS_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 99,
                  "InstName" : "PLEXERS_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 108,
                  "InstName" : "PLEXERS_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 117,
                  "InstName" : "PLEXERS_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 126,
                  "InstName" : "PLEXERS_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 135,
                  "InstName" : "PLEXERS_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 144,
                  "InstName" : "PLEXERS_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 153,
                  "InstName" : "PLEXERS_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 162,
                  "InstName" : "PLEXERS_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 171,
                  "InstName" : "PLEXERS_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 180,
                  "InstName" : "PLEXERS_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 194,
                  "InstName" : "WL_HI",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "L8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 107,
                    "InstName" : "L7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 114,
                    "InstName" : "L0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 121,
                    "InstName" : "L1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 128,
                    "InstName" : "L2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 135,
                    "InstName" : "L3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 142,
                    "InstName" : "L4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 149,
                    "InstName" : "L5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 156,
                    "InstName" : "L6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 222,
                  "InstName" : "WL_LO",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                  "ModuleLine" : 11,
                  "ModuleName" : "L8",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 107,
                    "InstName" : "L7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 114,
                    "InstName" : "L0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 121,
                    "InstName" : "L1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 128,
                    "InstName" : "L2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 135,
                    "InstName" : "L3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 142,
                    "InstName" : "L4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 149,
                    "InstName" : "L5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
                    "InstLine" : 156,
                    "InstName" : "L6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                    "ModuleLine" : 7,
                    "ModuleName" : "LATCH"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
                  "InstLine" : 250,
                  "InstName" : "MASEL_REPEAT",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                  "ModuleLine" : 13,
                  "ModuleName" : "CGA_MIC_MASEL_REPEAT",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 58,
                    "InstName" : "IWFF12",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 70,
                    "InstName" : "IWFF11",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 82,
                    "InstName" : "IWFF10",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 94,
                    "InstName" : "IWFF9",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 106,
                    "InstName" : "IWFF8",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 118,
                    "InstName" : "IWFF7",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 130,
                    "InstName" : "IWFF6",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 142,
                    "InstName" : "IWFF5",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 154,
                    "InstName" : "IWFF4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 166,
                    "InstName" : "IWFF3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 178,
                    "InstName" : "IWFF2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 190,
                    "InstName" : "IWFF1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
                    "InstLine" : 202,
                    "InstName" : "IWFF0",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 951,
                "InstName" : "OOD_FF",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                "ModuleLine" : 10,
                "ModuleName" : "SCAN_WITH_SET_N",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 65,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 73,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 81,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 89,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 961,
                "InstName" : "DZD_FF",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                "ModuleLine" : 10,
                "ModuleName" : "SCAN_WITH_SET_N",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 65,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 73,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 81,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "OR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
                  "InstLine" : 89,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 971,
                "InstName" : "M_LBA_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 981,
                "InstName" : "M_LBA_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 991,
                "InstName" : "MIC_WCAREG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_WCAREG",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 62,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NOR_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 72,
                  "InstName" : "WCAFF12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 81,
                  "InstName" : "WCAFF11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 90,
                  "InstName" : "WCAFF10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 99,
                  "InstName" : "WCAFF9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 108,
                  "InstName" : "WCAFF8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 117,
                  "InstName" : "WCAFF7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 126,
                  "InstName" : "WCAFF6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 135,
                  "InstName" : "WCAFF5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 144,
                  "InstName" : "WCAFF4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 153,
                  "InstName" : "WCAFF3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 162,
                  "InstName" : "WCAFF2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 171,
                  "InstName" : "WCAFF1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 180,
                  "InstName" : "WCAFF0",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
                  "InstLine" : 189,
                  "InstName" : "WCSNFF",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "SCAN_FF",
                  "SubInsts" : [
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 69,
                    "InstName" : "GATES_1",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 77,
                    "InstName" : "GATES_2",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "AND_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 85,
                    "InstName" : "GATES_3",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
                    "ModuleLine" : 9,
                    "ModuleName" : "OR_GATE"
                   },
                   {
                    "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
                    "InstLine" : 93,
                    "InstName" : "MEMORY_4",
                    "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                    "ModuleLine" : 12,
                    "ModuleName" : "D_FLIPFLOP"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1000,
                "InstName" : "M_LBA_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1010,
                "InstName" : "MIC_IPOS",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_IPOS",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 87,
                  "InstName" : "GATES_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 95,
                  "InstName" : "GATES_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 103,
                  "InstName" : "GATES_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "AND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 111,
                  "InstName" : "GATES_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE_3_INPUTS"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 120,
                  "InstName" : "GATES_5",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "NAND_GATE"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 126,
                  "InstName" : "PLEXERS_17",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 135,
                  "InstName" : "PLEXERS_18",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 144,
                  "InstName" : "PLEXERS_6",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 153,
                  "InstName" : "PLEXERS_7",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 162,
                  "InstName" : "PLEXERS_8",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 171,
                  "InstName" : "PLEXERS_9",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 180,
                  "InstName" : "PLEXERS_10",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 189,
                  "InstName" : "PLEXERS_11",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 198,
                  "InstName" : "PLEXERS_12",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 207,
                  "InstName" : "PLEXERS_13",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 216,
                  "InstName" : "PLEXERS_14",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 225,
                  "InstName" : "PLEXERS_15",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
                  "InstLine" : 234,
                  "InstName" : "PLEXERS_16",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1021,
                "InstName" : "M_LBA_0",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1031,
                "InstName" : "LBA_REG",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                "ModuleLine" : 10,
                "ModuleName" : "R41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 71,
                  "InstName" : "MEMORY_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 83,
                  "InstName" : "MEMORY_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 95,
                  "InstName" : "MEMORY_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
                  "InstLine" : 107,
                  "InstName" : "MEMORY_4",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                  "ModuleLine" : 12,
                  "ModuleName" : "D_FLIPFLOP"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1049,
                "InstName" : "CSEL",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
                "ModuleLine" : 13,
                "ModuleName" : "CGA_MIC_CSEL",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
                  "InstLine" : 117,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
                  "InstLine" : 130,
                  "InstName" : "PLEXERS_2",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
                  "InstLine" : 143,
                  "InstName" : "PLEXERS_3",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
                  "ModuleLine" : 9,
                  "ModuleName" : "Multiplexer_2"
                 },
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
                  "InstLine" : 155,
                  "InstName" : "CSEL_LATCH",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "LATCH"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
                "InstLine" : 1069,
                "InstName" : "M_LAA_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                "ModuleLine" : 8,
                "ModuleName" : "MUX41P",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
                  "InstLine" : 17,
                  "InstName" : "PLEXER",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
                  "ModuleLine" : 8,
                  "ModuleName" : "Multiplexer_4"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
              "InstLine" : 894,
              "InstName" : "TESTMUX",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
              "ModuleLine" : 13,
              "ModuleName" : "CGA_TESTMUX",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 154,
                "InstName" : "GATES_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "NAND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 162,
                "InstName" : "GATES_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 170,
                "InstName" : "GATES_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 178,
                "InstName" : "GATES_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
                "ModuleLine" : 9,
                "ModuleName" : "AND_GATE"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 189,
                "InstName" : "TM2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX81",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                  "InstLine" : 67,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 204,
                "InstName" : "TM3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX81",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                  "InstLine" : 67,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 219,
                "InstName" : "TM4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX81",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                  "InstLine" : 67,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 234,
                "InstName" : "TM0",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX81",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                  "InstLine" : 67,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 }
                ]
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
                "InstLine" : 249,
                "InstName" : "TM1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                "ModuleLine" : 10,
                "ModuleName" : "MUX81",
                "SubInsts" : [
                 {
                  "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
                  "InstLine" : 67,
                  "InstName" : "PLEXERS_1",
                  "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
                  "ModuleLine" : 7,
                  "ModuleName" : "Multiplexer_8"
                 }
                ]
               }
              ]
             }
            ]
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_15.v",
        "InstLine" : 383,
        "InstName" : "CS",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
        "ModuleLine" : 11,
        "ModuleName" : "CPU_CS_16",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
          "InstLine" : 95,
          "InstName" : "PROM",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_PROM_19.v",
          "ModuleLine" : 13,
          "ModuleName" : "CPU_CS_PROM_19"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
          "InstLine" : 105,
          "InstName" : "WCS",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
          "ModuleLine" : 17,
          "ModuleName" : "CPU_CS_WCS_21_22",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 107,
            "InstName" : "CHIP_16C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 117,
            "InstName" : "CHIP_17C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 127,
            "InstName" : "CHIP_18C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 137,
            "InstName" : "CHIP_19C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 147,
            "InstName" : "CHIP_16D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 157,
            "InstName" : "CHIP_17D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 167,
            "InstName" : "CHIP_18D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 177,
            "InstName" : "CHIP_19D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 187,
            "InstName" : "CHIP_20C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 197,
            "InstName" : "CHIP_21C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 207,
            "InstName" : "CHIP_22C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 217,
            "InstName" : "CHIP_23C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 227,
            "InstName" : "CHIP_20D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 237,
            "InstName" : "CHIP_21D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 247,
            "InstName" : "CHIP_22D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 257,
            "InstName" : "CHIP_23D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 267,
            "InstName" : "CHIP_24C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 277,
            "InstName" : "CHIP_25C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 287,
            "InstName" : "CHIP_26C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 297,
            "InstName" : "CHIP_27C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 307,
            "InstName" : "CHIP_24D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 317,
            "InstName" : "CHIP_25D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 327,
            "InstName" : "CHIP_26D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 337,
            "InstName" : "CHIP_27D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 347,
            "InstName" : "CHIP_28C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 357,
            "InstName" : "CHIP_29C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 367,
            "InstName" : "CHIP_30C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 377,
            "InstName" : "CHIP_31C",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 387,
            "InstName" : "CHIP_28D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 397,
            "InstName" : "CHIP_29D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 407,
            "InstName" : "CHIP_30D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
            "InstLine" : 417,
            "InstName" : "CHIP_31D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
            "ModuleLine" : 8,
            "ModuleName" : "IDT6168A_20"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
          "InstLine" : 124,
          "InstName" : "TCV",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_TCV_20.v",
          "ModuleLine" : 11,
          "ModuleName" : "CPU_CS_TCV_20"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
          "InstLine" : 134,
          "InstName" : "CTL",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_CTL_18.v",
          "ModuleLine" : 11,
          "ModuleName" : "CPU_CS_CTL_18",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_CTL_18.v",
            "InstLine" : 106,
            "InstName" : "CHIP_30B",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74139.v",
            "ModuleLine" : 9,
            "ModuleName" : "TTL_74139"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_CTL_18.v",
            "InstLine" : 124,
            "InstName" : "PAL_44305_UCSCTL",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44305D.v",
            "ModuleLine" : 5,
            "ModuleName" : "PAL_44305D"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
          "InstLine" : 155,
          "InstName" : "ACAL",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
          "ModuleLine" : 12,
          "ModuleName" : "CPU_CS_ACAL_17",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
            "InstLine" : 105,
            "InstName" : "CHIP_30H",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74373.v",
            "ModuleLine" : 5,
            "ModuleName" : "TTL_74373"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
            "InstLine" : 112,
            "InstName" : "CHIP_31F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29841.v",
            "ModuleLine" : 5,
            "ModuleName" : "AM29841"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
            "InstLine" : 119,
            "InstName" : "CHIP_32G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29841.v",
            "ModuleLine" : 5,
            "ModuleName" : "AM29841"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
            "InstLine" : 126,
            "InstName" : "CHIP_31G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29841.v",
            "ModuleLine" : 5,
            "ModuleName" : "AM29841"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_15.v",
        "InstLine" : 418,
        "InstName" : "MMU",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
        "ModuleLine" : 11,
        "ModuleName" : "CPU_MMU_24",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 243,
          "InstName" : "MMU_HIT",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_HIT_27.v",
          "ModuleLine" : 12,
          "ModuleName" : "CPU_MMU_HIT_27"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 256,
          "InstName" : "PPNX",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PPNX_28.v",
          "ModuleLine" : 11,
          "ModuleName" : "CPU_MMU_PPNX_28"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 268,
          "InstName" : "PTIDB",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PTIDB_30.v",
          "ModuleLine" : 13,
          "ModuleName" : "CPU_MMU_PTIDB_30"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 284,
          "InstName" : "CSR",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CSR_26.v",
          "ModuleLine" : 10,
          "ModuleName" : "CPU_MMU_CSR_26"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 300,
          "InstName" : "CACHE",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
          "ModuleLine" : 12,
          "ModuleName" : "CPU_MMU_CACHE_25",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 158,
            "InstName" : "CHIP_23F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 169,
            "InstName" : "CHIP_24F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 180,
            "InstName" : "PAL_44402_UBITS",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44402D.v",
            "ModuleLine" : 22,
            "ModuleName" : "PAL_44402D"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 206,
            "InstName" : "CHIP_21F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/Am9150.v",
            "ModuleLine" : 28,
            "ModuleName" : "Am9150"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 217,
            "InstName" : "CHIP_16F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
            "InstLine" : 230,
            "InstName" : "CHIP_20F",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 331,
          "InstName" : "PAL_44306_UNOCTL",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44306A.v",
          "ModuleLine" : 4,
          "ModuleName" : "PAL_44306A"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
          "InstLine" : 352,
          "InstName" : "PT",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
          "ModuleLine" : 11,
          "ModuleName" : "CPU_MMU_PT_29",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
            "InstLine" : 88,
            "InstName" : "CHIP_24G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
            "InstLine" : 102,
            "InstName" : "CHIP_25G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
            "InstLine" : 117,
            "InstName" : "CHIP_22G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
            "InstLine" : 131,
            "InstName" : "CHIP_23G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
            "ModuleLine" : 5,
            "ModuleName" : "TMM2018D_25"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
            "InstLine" : 149,
            "InstName" : "CHIP_20G",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IMS1403_25.v",
            "ModuleLine" : 6,
            "ModuleName" : "IMS1403_25"
           }
          ]
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 550,
      "InstName" : "CHIP_5C",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
      "ModuleLine" : 12,
      "ModuleName" : "TTL_74244"
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 572,
      "InstName" : "IO",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
      "ModuleLine" : 12,
      "ModuleName" : "IO_37",
      "SubInsts" : [
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
        "InstLine" : 316,
        "InstName" : "REG_MODULE",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_REG_41.v",
        "ModuleLine" : 10,
        "ModuleName" : "IO_REG_41",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_REG_41.v",
          "InstLine" : 156,
          "InstName" : "CHIP_28A_IOC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74273.v",
          "ModuleLine" : 13,
          "ModuleName" : "TTL_74273"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_REG_41.v",
          "InstLine" : 184,
          "InstName" : "CHIP_27A_STRAP",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
          "ModuleLine" : 12,
          "ModuleName" : "TTL_74244"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_REG_41.v",
          "InstLine" : 208,
          "InstName" : "CHIP_25A_ALD",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
          "ModuleLine" : 12,
          "ModuleName" : "TTL_74244"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
        "InstLine" : 333,
        "InstName" : "PANCAL",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_PANCAL_40.v",
        "ModuleLine" : 14,
        "ModuleName" : "IO_PANCAL_40",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_PANCAL_40.v",
          "InstLine" : 116,
          "InstName" : "CHIP_32B",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
          "ModuleLine" : 5,
          "ModuleName" : "TTL_74374"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_PANCAL_40.v",
          "InstLine" : 125,
          "InstName" : "CHIP_33B",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
          "ModuleLine" : 12,
          "ModuleName" : "TTL_74244"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
        "InstLine" : 353,
        "InstName" : "UART",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_UART_42.v",
        "ModuleLine" : 12,
        "ModuleName" : "IO_UART_42",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_UART_42.v",
          "InstLine" : 129,
          "InstName" : "CHIP_33G",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
          "ModuleLine" : 16,
          "ModuleName" : "AM29C821"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_UART_42.v",
          "InstLine" : 136,
          "InstName" : "CHIP_32H",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SC2661_UART.v",
          "ModuleLine" : 10,
          "ModuleName" : "SC2661_UART"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
        "InstLine" : 387,
        "InstName" : "DCD",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_DCD_38.v",
        "ModuleLine" : 11,
        "ModuleName" : "IO_DCD_38",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_DCD_38.v",
          "InstLine" : 375,
          "InstName" : "CHIP_13C_1",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74393.v",
          "ModuleLine" : 6,
          "ModuleName" : "TTL_74393"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_DCD_38.v",
          "InstLine" : 384,
          "InstName" : "CHIP_13C_2",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74393.v",
          "ModuleLine" : 6,
          "ModuleName" : "TTL_74393"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_DCD_38.v",
          "InstLine" : 397,
          "InstName" : "DGA",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
          "ModuleLine" : 17,
          "ModuleName" : "DECODE_DGA",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
            "InstLine" : 319,
            "InstName" : "A090",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F091.v",
            "ModuleLine" : 10,
            "ModuleName" : "F091"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
            "InstLine" : 364,
            "InstName" : "fifo_inst",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/FIFO_8BIT.v",
            "ModuleLine" : 13,
            "ModuleName" : "FIFO_8BIT"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
            "InstLine" : 380,
            "InstName" : "POW",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
            "ModuleLine" : 13,
            "ModuleName" : "DECODE_DGA_POW",
            "SubInsts" : [
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 251,
              "InstName" : "A616",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
              "ModuleLine" : 10,
              "ModuleName" : "J_K_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 264,
              "InstName" : "A618",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
              "ModuleLine" : 10,
              "ModuleName" : "J_K_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 277,
              "InstName" : "A617",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
              "ModuleLine" : 10,
              "ModuleName" : "J_K_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 290,
              "InstName" : "A572",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 302,
              "InstName" : "A577",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 314,
              "InstName" : "A600",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 329,
              "InstName" : "A623",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 337,
              "InstName" : "A633",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 347,
              "InstName" : "A613B",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F091.v",
              "ModuleLine" : 10,
              "ModuleName" : "F091"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 352,
              "InstName" : "A596",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 360,
              "InstName" : "A632",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 368,
              "InstName" : "A629",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 376,
              "InstName" : "A602",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 384,
              "InstName" : "A634",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 392,
              "InstName" : "A570",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 400,
              "InstName" : "A571",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 408,
              "InstName" : "A593",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 416,
              "InstName" : "A621",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 424,
              "InstName" : "A594",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 432,
              "InstName" : "A622",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 440,
              "InstName" : "A630",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F617.v",
              "ModuleLine" : 14,
              "ModuleName" : "F617"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 449,
              "InstName" : "A619",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 457,
              "InstName" : "A591",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 465,
              "InstName" : "A627",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 473,
              "InstName" : "A605",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 481,
              "InstName" : "A631",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F617.v",
              "ModuleLine" : 14,
              "ModuleName" : "F617"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 490,
              "InstName" : "A620",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 498,
              "InstName" : "A626",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 506,
              "InstName" : "A624",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
              "ModuleLine" : 11,
              "ModuleName" : "F714"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 514,
              "InstName" : "A625",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 522,
              "InstName" : "A628",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F103.v",
              "ModuleLine" : 11,
              "ModuleName" : "F103"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 527,
              "InstName" : "A601",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 535,
              "InstName" : "A576",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 543,
              "InstName" : "A574",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 553,
              "InstName" : "A569",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
              "InstLine" : 562,
              "InstName" : "A575",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             }
            ]
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
            "InstLine" : 413,
            "InstName" : "IDBS",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
            "ModuleLine" : 15,
            "ModuleName" : "DECODE_DGA_IDBS",
            "SubInsts" : [
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
              "InstLine" : 501,
              "InstName" : "A282",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
              "InstLine" : 517,
              "InstName" : "A277",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F091.v",
              "ModuleLine" : 10,
              "ModuleName" : "F091"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
              "InstLine" : 522,
              "InstName" : "A259",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
              "InstLine" : 538,
              "InstName" : "A248",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
              "InstLine" : 554,
              "InstName" : "A275",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
            "InstLine" : 434,
            "InstName" : "COMM",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
            "ModuleLine" : 16,
            "ModuleName" : "DECODE_DGA_COMM",
            "SubInsts" : [
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 302,
              "InstName" : "A206",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 310,
              "InstName" : "A212",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 324,
              "InstName" : "A193",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 338,
              "InstName" : "A156",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_4_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 348,
              "InstName" : "A149",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 360,
              "InstName" : "A150",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 371,
              "InstName" : "A211",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 385,
              "InstName" : "A199",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 397,
              "InstName" : "A155",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 408,
              "InstName" : "A191",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 420,
              "InstName" : "A152",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 431,
              "InstName" : "A222",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 442,
              "InstName" : "A158",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 451,
              "InstName" : "A185",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 463,
              "InstName" : "A242",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "AND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 472,
              "InstName" : "A147",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 483,
              "InstName" : "A223",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 494,
              "InstName" : "A237",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 502,
              "InstName" : "A198",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 513,
              "InstName" : "A200",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 522,
              "InstName" : "A141",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_4_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 532,
              "InstName" : "A228",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 543,
              "InstName" : "A246",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "AND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 551,
              "InstName" : "A233",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 560,
              "InstName" : "A238",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 568,
              "InstName" : "A235",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 576,
              "InstName" : "A245",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 584,
              "InstName" : "A243",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 592,
              "InstName" : "A209",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 600,
              "InstName" : "A162",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 609,
              "InstName" : "A239",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 618,
              "InstName" : "A244",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 626,
              "InstName" : "A183",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 638,
              "InstName" : "A145",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 652,
              "InstName" : "A216",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 666,
              "InstName" : "A229",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 677,
              "InstName" : "A182",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 689,
              "InstName" : "A167",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 697,
              "InstName" : "A217",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 708,
              "InstName" : "A142",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 722,
              "InstName" : "A184",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 734,
              "InstName" : "A148",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 746,
              "InstName" : "A218",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_4_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 756,
              "InstName" : "A143",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 770,
              "InstName" : "A180",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 784,
              "InstName" : "A219",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_4_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 794,
              "InstName" : "A166",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 803,
              "InstName" : "A144",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 815,
              "InstName" : "A195",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 823,
              "InstName" : "A186",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 837,
              "InstName" : "A213",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 851,
              "InstName" : "A153",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_5_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 862,
              "InstName" : "A190",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_6_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 874,
              "InstName" : "A177",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 883,
              "InstName" : "A215",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 897,
              "InstName" : "A220",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 906,
              "InstName" : "A171",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 914,
              "InstName" : "A172",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 922,
              "InstName" : "A224",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 930,
              "InstName" : "A189",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_8_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 944,
              "InstName" : "A196",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
              "ModuleLine" : 9,
              "ModuleName" : "NOR_GATE"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 952,
              "InstName" : "A192",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
              "ModuleLine" : 9,
              "ModuleName" : "NAND_GATE_3_INPUTS"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 961,
              "InstName" : "MEMORY_63",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 973,
              "InstName" : "A226",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 985,
              "InstName" : "A232",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 997,
              "InstName" : "MEMORY_66",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1009,
              "InstName" : "A227",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1021,
              "InstName" : "MEMORY_68",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1033,
              "InstName" : "A204",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
              "ModuleLine" : 12,
              "ModuleName" : "D_FLIPFLOP"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1048,
              "InstName" : "A181",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1064,
              "InstName" : "A214",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1080,
              "InstName" : "A140",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1096,
              "InstName" : "A178",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F091.v",
              "ModuleLine" : 10,
              "ModuleName" : "F091"
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1101,
              "InstName" : "A221",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1109,
              "InstName" : "A236",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1117,
              "InstName" : "A187",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1133,
              "InstName" : "A160",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1149,
              "InstName" : "A208",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1157,
              "InstName" : "A188",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
              "ModuleLine" : 11,
              "ModuleName" : "F924",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 70,
                "InstName" : "MEMORY_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 82,
                "InstName" : "MEMORY_2",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 94,
                "InstName" : "MEMORY_3",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               },
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
                "InstLine" : 106,
                "InstName" : "MEMORY_4",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
                "ModuleLine" : 12,
                "ModuleName" : "D_FLIPFLOP"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1173,
              "InstName" : "A201",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
              "ModuleLine" : 11,
              "ModuleName" : "F571",
              "SubInsts" : [
               {
                "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
                "InstLine" : 40,
                "InstName" : "PLEXERS_1",
                "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
                "ModuleLine" : 9,
                "ModuleName" : "Multiplexer_2_w_enable"
               }
              ]
             },
             {
              "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
              "InstLine" : 1181,
              "InstName" : "A207",
              "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
              "ModuleLine" : 15,
              "ModuleName" : "F595"
             }
            ]
           }
          ]
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 658,
      "InstName" : "CHIP_33C",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
      "ModuleLine" : 12,
      "ModuleName" : "TTL_74244"
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 682,
      "InstName" : "MEM",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
      "ModuleLine" : 11,
      "ModuleName" : "MEM_43",
      "SubInsts" : [
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 218,
        "InstName" : "ADEC",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
        "ModuleLine" : 12,
        "ModuleName" : "MEM_ADEC_45",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
          "InstLine" : 158,
          "InstName" : "MEMORY_1",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
          "ModuleLine" : 12,
          "ModuleName" : "D_FLIPFLOP"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
          "InstLine" : 170,
          "InstName" : "MEMORY_2",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
          "ModuleLine" : 12,
          "ModuleName" : "D_FLIPFLOP"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
          "InstLine" : 197,
          "InstName" : "PAL_44904_UMSIZE",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44904B.v",
          "ModuleLine" : 21,
          "ModuleName" : "PAL_44904B"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
          "InstLine" : 223,
          "InstName" : "PAL_UCADEC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44445B.v",
          "ModuleLine" : 11,
          "ModuleName" : "PAL_44445B"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
          "InstLine" : 249,
          "InstName" : "PAL_UBADEC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44446B.v",
          "ModuleLine" : 12,
          "ModuleName" : "PAL_44446B"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 249,
        "InstName" : "LBDIF",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_LBDIF_48.v",
        "ModuleLine" : 11,
        "ModuleName" : "MEM_LBDIF_48",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_LBDIF_48.v",
          "InstLine" : 198,
          "InstName" : "CHIP_13F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
          "ModuleLine" : 16,
          "ModuleName" : "AM29C821"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_LBDIF_48.v",
          "InstLine" : 254,
          "InstName" : "CHIP_14F",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
          "ModuleLine" : 16,
          "ModuleName" : "AM29C821"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_LBDIF_48.v",
          "InstLine" : 263,
          "InstName" : "PAL_44310_ULBDIF",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44310D.v",
          "ModuleLine" : 5,
          "ModuleName" : "PAL_44310D"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 285,
        "InstName" : "DATA",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
        "ModuleLine" : 11,
        "ModuleName" : "MEM_DATA_46",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 125,
          "InstName" : "GATES_1",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
          "ModuleLine" : 9,
          "ModuleName" : "NOR_GATE"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 133,
          "InstName" : "GATES_2",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
          "ModuleLine" : 9,
          "ModuleName" : "NOR_GATE"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 141,
          "InstName" : "GATES_3",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
          "ModuleLine" : 9,
          "ModuleName" : "NOR_GATE"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 149,
          "InstName" : "MEMORY_4",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
          "ModuleLine" : 10,
          "ModuleName" : "J_K_FLIPFLOP"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 162,
          "InstName" : "MEMORY_5",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
          "ModuleLine" : 10,
          "ModuleName" : "J_K_FLIPFLOP"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 179,
          "InstName" : "PAL_45008_UDATA",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45008B.v",
          "ModuleLine" : 16,
          "ModuleName" : "PAL_45008B"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 204,
          "InstName" : "CHIP_1H",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29833A.v",
          "ModuleLine" : 31,
          "ModuleName" : "AM29833A"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
          "InstLine" : 230,
          "InstName" : "CHIP_2H",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29833A.v",
          "ModuleLine" : 31,
          "ModuleName" : "AM29833A"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 306,
        "InstName" : "ERROR",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
        "ModuleLine" : 11,
        "ModuleName" : "MEM_ERROR_47",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
          "InstLine" : 106,
          "InstName" : "CHIP_7C_PESL_HI",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
          "ModuleLine" : 5,
          "ModuleName" : "TTL_74374"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
          "InstLine" : 113,
          "InstName" : "CHIP_3C_PESL_LO",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
          "ModuleLine" : 5,
          "ModuleName" : "TTL_74374"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
          "InstLine" : 122,
          "InstName" : "CHIP_4C_PEAL_HI",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
          "ModuleLine" : 5,
          "ModuleName" : "TTL_74374"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
          "InstLine" : 129,
          "InstName" : "CHIP_6D_PEAL_LO",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
          "ModuleLine" : 5,
          "ModuleName" : "TTL_74374"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
          "InstLine" : 138,
          "InstName" : "PAL_45009_UERROR",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45009B.v",
          "ModuleLine" : 16,
          "ModuleName" : "PAL_45009B"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 326,
        "InstName" : "RAMC",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAMC_50.v",
        "ModuleLine" : 13,
        "ModuleName" : "MEM_RAMC_50",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAMC_50.v",
          "InstLine" : 122,
          "InstName" : "PAL_44803_URAMA",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44803A.v",
          "ModuleLine" : 19,
          "ModuleName" : "PAL_44803A"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAMC_50.v",
          "InstLine" : 145,
          "InstName" : "PAL_44902_URAMC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44902A.v",
          "ModuleLine" : 20,
          "ModuleName" : "PAL_44902A"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 353,
        "InstName" : "ADDR",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADDR_44.v",
        "ModuleLine" : 11,
        "ModuleName" : "MEM_ADDR_44",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADDR_44.v",
          "InstLine" : 73,
          "InstName" : "CHIP_5H",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29861A.v",
          "ModuleLine" : 15,
          "ModuleName" : "AM29861A"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADDR_44.v",
          "InstLine" : 82,
          "InstName" : "CHIP_3H_ROW_ADDRESS",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
          "ModuleLine" : 16,
          "ModuleName" : "AM29C821"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADDR_44.v",
          "InstLine" : 89,
          "InstName" : "CHIP_4H_COL_ADDRESS",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
          "ModuleLine" : 16,
          "ModuleName" : "AM29C821"
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
        "InstLine" : 362,
        "InstName" : "RAM",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
        "ModuleLine" : 16,
        "ModuleName" : "MEM_RAM_49",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 179,
          "InstName" : "CHIP_15H",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 198,
          "InstName" : "CHIP_15J",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 221,
          "InstName" : "CHIP_15K",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 240,
          "InstName" : "CHIP_15L",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 261,
          "InstName" : "CHIP_15M",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
          "InstLine" : 280,
          "InstName" : "CHIP_15N",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
          "ModuleLine" : 14,
          "ModuleName" : "SIP1M9"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
      "InstLine" : 733,
      "InstName" : "BIF",
      "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_5.v",
      "ModuleLine" : 11,
      "ModuleName" : "BIF_5",
      "SubInsts" : [
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_5.v",
        "InstLine" : 284,
        "InstName" : "DPATH",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
        "ModuleLine" : 12,
        "ModuleName" : "BIF_DPATH_9",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
          "InstLine" : 204,
          "InstName" : "PPNLBD",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PPNLBD_14.v",
          "ModuleLine" : 11,
          "ModuleName" : "BIF_DPATH_PPNLBD_14"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
          "InstLine" : 212,
          "InstName" : "CDLBD",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_CDLBD_11.v",
          "ModuleLine" : 11,
          "ModuleName" : "BIF_DPATH_CDLBD_11",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_CDLBD_11.v",
            "InstLine" : 75,
            "InstName" : "CHIP_7B",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74646.v",
            "ModuleLine" : 11,
            "ModuleName" : "TTL_74646"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_CDLBD_11.v",
            "InstLine" : 91,
            "InstName" : "CHIP_6B",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74646.v",
            "ModuleLine" : 11,
            "ModuleName" : "TTL_74646"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
          "InstLine" : 223,
          "InstName" : "BDLBD",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_BDLBD_10.v",
          "ModuleLine" : 10,
          "ModuleName" : "BIF_DPATH_BDLBD_10",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_BDLBD_10.v",
            "InstLine" : 81,
            "InstName" : "CHIP_4A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74648.v",
            "ModuleLine" : 11,
            "ModuleName" : "TTL_74648"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_BDLBD_10.v",
            "InstLine" : 100,
            "InstName" : "CHIP_5A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74648.v",
            "ModuleLine" : 11,
            "ModuleName" : "TTL_74648"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_BDLBD_10.v",
            "InstLine" : 119,
            "InstName" : "CHIP_6A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74648.v",
            "ModuleLine" : 11,
            "ModuleName" : "TTL_74648"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
          "InstLine" : 236,
          "InstName" : "PESPEA",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
          "ModuleLine" : 11,
          "ModuleName" : "BIF_DPATH_PESPEA_13",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
            "InstLine" : 71,
            "InstName" : "CHIP_9A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74534.v",
            "ModuleLine" : 8,
            "ModuleName" : "TTL_74534"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
            "InstLine" : 79,
            "InstName" : "CHIP_8A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74534.v",
            "ModuleLine" : 8,
            "ModuleName" : "TTL_74534"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
            "InstLine" : 109,
            "InstName" : "CHIP_12A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74534.v",
            "ModuleLine" : 8,
            "ModuleName" : "TTL_74534"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
            "InstLine" : 116,
            "InstName" : "CHIP_10A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74534.v",
            "ModuleLine" : 8,
            "ModuleName" : "TTL_74534"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
          "InstLine" : 247,
          "InstName" : "LDBCTL",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_LDBCTL_12.v",
          "ModuleLine" : 11,
          "ModuleName" : "BIF_DPATH_LDBCTL_12",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_LDBCTL_12.v",
            "InstLine" : 144,
            "InstName" : "PAL_44303_ULBC2",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44303B.v",
            "ModuleLine" : 5,
            "ModuleName" : "PAL_44303B"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_LDBCTL_12.v",
            "InstLine" : 163,
            "InstName" : "PAL_44302_ULBC1",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44302B.v",
            "ModuleLine" : 5,
            "ModuleName" : "PAL_44302B"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_LDBCTL_12.v",
            "InstLine" : 187,
            "InstName" : "PAL_44304_ULBC3",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44304E.v",
            "ModuleLine" : 10,
            "ModuleName" : "PAL_44304E"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_5.v",
        "InstLine" : 335,
        "InstName" : "BCTL",
        "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
        "ModuleLine" : 11,
        "ModuleName" : "BIF_BCTL_6",
        "SubInsts" : [
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 242,
          "InstName" : "GATES_1",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
          "ModuleLine" : 9,
          "ModuleName" : "NAND_GATE"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 250,
          "InstName" : "GATES_2",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
          "ModuleLine" : 9,
          "ModuleName" : "NAND_GATE"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 260,
          "InstName" : "PAL_44801_UBARB",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44801A.v",
          "ModuleLine" : 20,
          "ModuleName" : "PAL_44801A"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 283,
          "InstName" : "PAL_44401_UBTIM",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44401B.v",
          "ModuleLine" : 15,
          "ModuleName" : "PAL_44401B"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 307,
          "InstName" : "PAL_45001_UBPAR",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45001B.v",
          "ModuleLine" : 16,
          "ModuleName" : "PAL_45001B"
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 330,
          "InstName" : "BDRV",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
          "ModuleLine" : 10,
          "ModuleName" : "BIF_BCTL_BDRV_7",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 149,
            "InstName" : "GATES_1",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "OR_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 157,
            "InstName" : "GATES_2",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 165,
            "InstName" : "GATES_3",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 173,
            "InstName" : "GATES_4",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 181,
            "InstName" : "GATES_5",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "OR_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 189,
            "InstName" : "GATES_6",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "AND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 197,
            "InstName" : "GATES_7",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 205,
            "InstName" : "GATES_8",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 213,
            "InstName" : "GATES_9",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
            "ModuleLine" : 9,
            "ModuleName" : "NAND_GATE"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
            "InstLine" : 246,
            "InstName" : "CHIP_3A",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74241.v",
            "ModuleLine" : 7,
            "ModuleName" : "TTL_74241"
           }
          ]
         },
         {
          "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
          "InstLine" : 365,
          "InstName" : "SYNC",
          "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_SYNC_8.v",
          "ModuleLine" : 11,
          "ModuleName" : "BIF_BCTL_SYNC_8",
          "SubInsts" : [
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_SYNC_8.v",
            "InstLine" : 128,
            "InstName" : "CHIP_3D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
            "ModuleLine" : 16,
            "ModuleName" : "AM29C821"
           },
           {
            "InstFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_SYNC_8.v",
            "InstLine" : 165,
            "InstName" : "CHIP_4D",
            "ModuleFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
            "ModuleLine" : 16,
            "ModuleName" : "AM29C821"
           }
          ]
         }
        ]
       }
      ]
     }
    ]
   }
  ]
 }
]