{
    "code": "module TopModule (\n    input  wire clk,     // Clock input, triggers on the positive edge\n    input  wire d,       // Data input, captured on clock edge\n    input  wire r,       // Active-high synchronous reset input\n    output reg  q        // Data output, follows data input when not reset\n);\n\n    always @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}