# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:24 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:51:24 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/nine_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:24 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/nine_bit_adder.sv 
# -- Compiling module nine_bit_adder
# 
# Top level modules:
# 	nine_bit_adder
# End time: 21:51:24 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/eight_shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/eight_shift_register.sv 
# -- Compiling module eight_shift_register
# 
# Top level modules:
# 	eight_shift_register
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/sync.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/sync.sv 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/one_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/one_register.sv 
# -- Compiling module one_register
# 
# Top level modules:
# 	one_register
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5 {C:/Users/Pouya/Desktop/Lab5/Lab_5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:25 on Sep 30,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pouya/Desktop/Lab5/Lab_5" C:/Users/Pouya/Desktop/Lab5/Lab_5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:51:25 on Sep 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:51:25 on Sep 30,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.one_register
# Loading work.nine_bit_adder
# Loading work.full_adder
# Loading work.eight_shift_register
# Loading work.control_unit
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/Pouya/Desktop/Lab5/Lab_5/nine_bit_adder.sv(18): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/add_sub/fa8 File: C:/Users/Pouya/Desktop/Lab5/Lab_5/full_adder.sv
# ** Warning: (vsim-3722) C:/Users/Pouya/Desktop/Lab5/Lab_5/nine_bit_adder.sv(18): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) C:/Users/Pouya/Desktop/Lab5/Lab_5/Processor.sv(44): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/reg_B File: C:/Users/Pouya/Desktop/Lab5/Lab_5/eight_shift_register.sv
# ** Warning: (vsim-3722) C:/Users/Pouya/Desktop/Lab5/Lab_5/Processor.sv(44): [TFMPC] - Missing connection for port 'shift_out'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Pouya/Desktop/Lab5/Lab_5/control_unit.sv(31): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/FSM
# ** Warning: (vsim-8315) C:/Users/Pouya/Desktop/Lab5/Lab_5/control_unit.sv(31): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/processor0/FSM
# End time: 22:21:39 on Sep 30,2019, Elapsed time: 0:30:14
# Errors: 0, Warnings: 6
