\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+ul\+\_\+s\+::pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+\+::scs\+\_\+30k\+\_\+hz\+\_\+opts Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}{}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}\index{asn1::rrc\_nr::feature\_set\_ul\_s::pusch\_processing\_type1\_different\_tb\_per\_slot\_s\_::scs\_30k\_hz\_opts@{asn1::rrc\_nr::feature\_set\_ul\_s::pusch\_processing\_type1\_different\_tb\_per\_slot\_s\_::scs\_30k\_hz\_opts}}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a27e24755c1870acbed8f90ebbb6a8eeb}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a27e24755c1870acbed8f90ebbb6a8eeb} 
enum {\bfseries options} \{ {\bfseries upto2}
, {\bfseries upto4}
, {\bfseries upto7}
, {\bfseries nulltype}
 \}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a81ddf2d6ff5dbf237fd2bb62996f32fc}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a81ddf2d6ff5dbf237fd2bb62996f32fc} 
typedef uint8\+\_\+t {\bfseries number\+\_\+type}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_ac97bc730b1936476fcf077712727f272}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_ac97bc730b1936476fcf077712727f272} 
const char \texorpdfstring{$\ast$}{*} {\bfseries to\+\_\+string} () const
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_abcde2e14b575b38e23d5387d43f8db3e}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_abcde2e14b575b38e23d5387d43f8db3e} 
uint8\+\_\+t {\bfseries to\+\_\+number} () const
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a0b8c1f933dfdec3827819f3029f83573}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__s_1_1pusch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a0b8c1f933dfdec3827819f3029f83573} 
enum asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+ul\+\_\+s\+::pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+\+::scs\+\_\+30k\+\_\+hz\+\_\+opts\+::options {\bfseries value}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\item 
lib/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+cpp\end{DoxyCompactItemize}
