
*** Running vivado
    with args -log uart_tx_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_tx_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_tx_top.tcl -notrace
Command: synth_design -top uart_tx_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 340.414 ; gain = 79.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_tx_top' [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_tx_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_txd' [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_txd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_txd' (1#1) [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_txd.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/baudrate_gen.v:23]
	Parameter C_BPS9600 bound to: 5207 - type: integer 
	Parameter C_BPS19200 bound to: 2603 - type: integer 
	Parameter C_BPS38400 bound to: 1301 - type: integer 
	Parameter C_BPS57600 bound to: 867 - type: integer 
	Parameter C_BPS115200 bound to: 433 - type: integer 
	Parameter C_BPS_SELECT bound to: 433 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (2#1) [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_top' (3#1) [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_tx_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 396.176 ; gain = 135.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_baudrate_gen:I_bps_rx_clk_en to constant 0 [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/sources_1/new/uart_tx_top.v:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 396.176 ; gain = 135.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 396.176 ; gain = 135.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'O_led_out[3]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[2]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[1]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[0]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[0]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[1]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[2]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'O_led_out[3]'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I_rs232_rxd'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I_rs232_rxd'. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Software/Xilinx/Vivado_Project/uart/uart.srcs/constrs_1/new/uart_tx_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.887 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 765.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 765.887 ; gain = 505.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 765.887 ; gain = 505.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 765.887 ; gain = 505.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'R_state_reg' in module 'uart_txd'
INFO: [Synth 8-5544] ROM "O_rs232_txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O_bps_tx_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O_bps_rx_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "R_cnt_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R_data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE8 |                             0101 |                             0101
                 iSTATE6 |                             0110 |                             0110
                 iSTATE5 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE4 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'R_state_reg' using encoding 'sequential' in module 'uart_txd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 765.887 ; gain = 505.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_txd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 3     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U_baudrate_gen/O_bps_tx_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "R_cnt_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R_data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 765.887 ; gain = 505.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 770.203 ; gain = 509.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 770.352 ; gain = 509.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |    12|
|7     |LUT5   |    57|
|8     |LUT6   |     6|
|9     |FDCE   |    61|
|10    |FDPE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   161|
|2     |  U_baudrate_gen |baudrate_gen |    36|
|3     |  U_uart_txd     |uart_txd     |    22|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 790.211 ; gain = 159.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.211 ; gain = 529.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 797.215 ; gain = 536.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Software/Xilinx/Vivado_Project/uart/uart.runs/synth_4/uart_tx_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_tx_top_utilization_synth.rpt -pb uart_tx_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 20:41:33 2019...
