INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/patel/project_18/project_18.srcs/sources_1/new/Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/patel/project_18/project_18.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/patel/project_18/project_18.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
