
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
ô
FIP '%s' generated file not found '%s'. Please regenerate to continue.
1688*coregen2
	clk_wiz_02default:default2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp2default:defaultZ19-3664
÷
FIP '%s' generated file not found '%s'. Please regenerate to continue.
1688*coregen2
	clk_wiz_02default:default2t
`c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_stub.v2default:defaultZ19-3664
ú
FIP '%s' generated file not found '%s'. Please regenerate to continue.
1688*coregen2
	clk_wiz_02default:default2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_stub.vhdl2default:defaultZ19-3664
ú
FIP '%s' generated file not found '%s'. Please regenerate to continue.
1688*coregen2
	clk_wiz_02default:default2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_funcsim.v2default:defaultZ19-3664
ý
FIP '%s' generated file not found '%s'. Please regenerate to continue.
1688*coregen2
	clk_wiz_02default:default2z
fc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_funcsim.vhdl2default:defaultZ19-3664
ƒ
Command: %s
53*	vivadotcl2[
Gsynth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:01:15 . Memory (MB): peak = 239.695 ; gain = 104.785
2default:default
ß
synthesizing module '%s'638*oasys2
	clk_wiz_02default:default2q
[c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2%
clk_wiz_0_clk_wiz2default:default2y
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-638
·
synthesizing module '%s'638*oasys2
IBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
12default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
22default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
ð
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
32default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2%
clk_wiz_0_clk_wiz2default:default2
42default:default2
12default:default2y
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys2
	clk_wiz_02default:default2
52default:default2
12default:default2q
[c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:01:17 . Memory (MB): peak = 273.605 ; gain = 138.695
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2u
ac:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc2default:default2
inst2default:defaultZ20-848
Ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2u
ac:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc2default:default2
inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
—
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2/
.Xil/clk_wiz_0_propImpl.xdc2default:defaultZ1-236
Õ
$Parsing XDC File [%s] for cell '%s'
848*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2
inst2default:defaultZ20-848
Þ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2
inst2default:defaultZ20-847
£
Parsing XDC File [%s]
179*designutils2m
YC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/dont_touch.xdc2default:defaultZ20-179
¬
Finished Parsing XDC File [%s]
178*designutils2m
YC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:49 . Memory (MB): peak = 478.191 ; gain = 343.281
2default:default
µ
%s*synth2¥
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:50 . Memory (MB): peak = 478.191 ; gain = 343.281
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:50 . Memory (MB): peak = 478.191 ; gain = 343.281
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
5
%s*synth2&
Module clk_wiz_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module clk_wiz_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 539.824 ; gain = 404.914
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 541.492 ; gain = 406.582
2default:default
­
%s*synth2
ˆFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 541.492 ; gain = 406.582
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 541.492 ; gain = 406.582
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |BUFG      |     3|
2default:default
>
%s*synth2/
|2     |PLLE2_ADV |     1|
2default:default
>
%s*synth2/
|3     |IBUF      |     1|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
P
%s*synth2A
-+------+---------+------------------+------+
2default:default
P
%s*synth2A
-|      |Instance |Module            |Cells |
2default:default
P
%s*synth2A
-+------+---------+------------------+------+
2default:default
P
%s*synth2A
-|1     |top      |                  |     5|
2default:default
P
%s*synth2A
-|2     |  inst   |clk_wiz_0_clk_wiz |     5|
2default:default
P
%s*synth2A
-+------+---------+------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:02:14 . Memory (MB): peak = 550.398 ; gain = 415.488
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2u
ac:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc2default:default2
inst2default:defaultZ20-848
Ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2u
ac:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc2default:default2
inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
inst2default:defaultZ20-848
Ï
%Done setting XDC timing constraints.
35*timing2s
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-35
Â
Deriving generated clocks
2*timing2s
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:332default:default2
00:00:402default:default2
971.6452default:default2
416.5352default:defaultZ17-268
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
inst2default:defaultZ20-847
Õ
$Parsing XDC File [%s] for cell '%s'
848*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2
inst2default:defaultZ20-848
Þ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2
inst2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
½
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
232default:default2
02default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:242default:default2
00:02:512default:default2
971.6452default:default2
780.0782default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 971.645 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sat Feb 21 11:00:26 20152default:defaultZ17-206