Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: MyAdder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MyAdder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MyAdder"
Output Format                      : NGC
Target Device                      : xc7k160t-3-fbg676

---- Source Options
Top Module Name                    : MyAdder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Adder1b.vf" into library work
Parsing module <Adder1b>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Adder4b.vf" into library work
Parsing module <Adder1b_MUSER_Adder4b>.
Parsing module <Adder4b>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\MyAdder.v" into library work
Parsing module <MyAdder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MyAdder>.

Elaborating module <BUF>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <clkdiv>.

Elaborating module <CreateNumber>.

Elaborating module <pbdebounce>.

Elaborating module <Adder4b>.

Elaborating module <Adder1b_MUSER_Adder4b>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <Mux4to1b4>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <Mux4to1>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MyAdder>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\MyAdder.v".
    Summary:
	no macro.
Unit <MyAdder> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_5_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\CreateNumber.v".
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<3>>.
    Found 4-bit adder for signal <A> created at line 32.
    Found 4-bit adder for signal <B> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <Adder4b>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Adder4b.vf".
    Summary:
	no macro.
Unit <Adder4b> synthesized.

Synthesizing Unit <Adder1b_MUSER_Adder4b>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Adder4b.vf".
    Summary:
	no macro.
Unit <Adder1b_MUSER_Adder4b> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\reference\SaltyfishXuan\Lab08\MyAdder\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CreateNumber>.
The following registers are absorbed into counter <num<3:0>>: 1 register on signal <num<3:0>>.
The following registers are absorbed into counter <num<4>_num<5>_num<6>_num<7>>: 1 register on signal <num<4>_num<5>_num<6>_num<7>>.
Unit <CreateNumber> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_19> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_20> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_21> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_22> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_23> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_24> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_25> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_26> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_27> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_28> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_29> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_30> of sequential type is unconnected in block <MyAdder>.
WARNING:Xst:2677 - Node <CLKDIV/clkdiv_31> of sequential type is unconnected in block <MyAdder>.

Optimizing unit <Mux4to1> ...

Optimizing unit <Mux4to1b4> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <MyAdder> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MyAdder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MyAdder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 215
#      AND2                        : 69
#      AND3                        : 11
#      AND4                        : 9
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 18
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 2
#      MUXCY                       : 18
#      MUXF7                       : 2
#      OR2                         : 7
#      OR3                         : 7
#      OR4                         : 14
#      VCC                         : 1
#      XOR2                        : 8
#      XORCY                       : 19
# FlipFlops/Latches                : 43
#      FD                          : 24
#      FDC                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 12
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  202800     0%  
 Number of Slice LUTs:                   48  out of  101400     0%  
    Number used as Logic:                48  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     59
   Number with an unused Flip Flop:      16  out of     59    27%  
   Number with an unused LUT:            11  out of     59    18%  
   Number of fully used LUT-FF pairs:    32  out of     59    54%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------------+-------+
clk_100mhz                         | BUFGP                                 | 19    |
CN/p1/pbreg                        | NONE(CN/num<4>_num<5>_num<6>_num<7>_3)| 4     |
CN/p0/pbreg                        | NONE(CN/num<3:0>_3)                   | 4     |
CLKDIV/clkdiv_17                   | NONE(CN/p0/pbshift_6)                 | 16    |
-----------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.258ns (Maximum Frequency: 795.039MHz)
   Minimum input arrival time before clock: 1.013ns
   Maximum output required time after clock: 8.957ns
   Maximum combinational path delay: 2.087ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 1.258ns (frequency: 795.039MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.258ns (Levels of Logic = 20)
  Source:            CLKDIV/clkdiv_0 (FF)
  Destination:       CLKDIV/clkdiv_18 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: CLKDIV/clkdiv_0 to CLKDIV/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.232   0.279  CLKDIV/clkdiv_0 (CLKDIV/clkdiv_0)
     INV:I->O              1   0.053   0.000  CLKDIV/Mcount_clkdiv_lut<0>_INV_0 (CLKDIV/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.230   0.000  CLKDIV/Mcount_clkdiv_cy<0> (CLKDIV/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<1> (CLKDIV/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<2> (CLKDIV/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<3> (CLKDIV/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<4> (CLKDIV/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<5> (CLKDIV/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<6> (CLKDIV/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<7> (CLKDIV/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<8> (CLKDIV/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<9> (CLKDIV/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<10> (CLKDIV/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<11> (CLKDIV/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<12> (CLKDIV/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<13> (CLKDIV/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<14> (CLKDIV/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<15> (CLKDIV/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.012   0.000  CLKDIV/Mcount_clkdiv_cy<16> (CLKDIV/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           0   0.013   0.000  CLKDIV/Mcount_clkdiv_cy<17> (CLKDIV/Mcount_clkdiv_cy<17>)
     XORCY:CI->O           1   0.251   0.000  CLKDIV/Mcount_clkdiv_xor<18> (Result<18>)
     FDC:D                    -0.001          CLKDIV/clkdiv_18
    ----------------------------------------
    Total                      1.258ns (0.978ns logic, 0.279ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CN/p1/pbreg'
  Clock period: 0.876ns (frequency: 1141.813MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               0.876ns (Levels of Logic = 1)
  Source:            CN/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Destination:       CN/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Source Clock:      CN/p1/pbreg rising
  Destination Clock: CN/p1/pbreg rising

  Data Path: CN/num<4>_num<5>_num<6>_num<7>_3 to CN/num<4>_num<5>_num<6>_num<7>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.232   0.311  CN/num<4>_num<5>_num<6>_num<7>_3 (CN/num<4>_num<5>_num<6>_num<7>_3)
     INV:I->O              1   0.053   0.279  CN/Mcount_num<4>_num<5>_num<6>_num<7>_xor<0>11_INV_0 (Result<0>1)
     FD:D                     -0.001          CN/num<4>_num<5>_num<6>_num<7>_3
    ----------------------------------------
    Total                      0.876ns (0.285ns logic, 0.591ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CN/p0/pbreg'
  Clock period: 0.876ns (frequency: 1141.813MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               0.876ns (Levels of Logic = 1)
  Source:            CN/num<3:0>_3 (FF)
  Destination:       CN/num<3:0>_3 (FF)
  Source Clock:      CN/p0/pbreg rising
  Destination Clock: CN/p0/pbreg rising

  Data Path: CN/num<3:0>_3 to CN/num<3:0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.232   0.311  CN/num<3:0>_3 (CN/num<3:0>_3)
     INV:I->O              1   0.053   0.279  CN/Mcount_num<3:0>_xor<0>11_INV_0 (Result<0>2)
     FD:D                     -0.001          CN/num<3:0>_3
    ----------------------------------------
    Total                      0.876ns (0.285ns logic, 0.591ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKDIV/clkdiv_17'
  Clock period: 1.212ns (frequency: 825.219MHz)
  Total number of paths / destination ports: 42 / 14
-------------------------------------------------------------------------
Delay:               1.212ns (Levels of Logic = 3)
  Source:            CN/p0/pbshift_6 (FF)
  Destination:       CN/p0/pbreg (FF)
  Source Clock:      CLKDIV/clkdiv_17 rising
  Destination Clock: CLKDIV/clkdiv_17 rising

  Data Path: CN/p0/pbshift_6 to CN/p0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.232   0.433  CN/p0/pbshift_6 (CN/p0/pbshift_6)
     LUT4:I1->O            1   0.043   0.289  CN/p0/pbreg_glue_set_SW0 (N12)
     LUT5:I4->O            1   0.043   0.000  CN/p0/pbreg_rstpot_G (N17)
     MUXF7:I1->O           1   0.172   0.000  CN/p0/pbreg_rstpot (CN/p0/pbreg_rstpot)
     FD:D                     -0.001          CN/p0/pbreg
    ----------------------------------------
    Total                      1.212ns (0.490ns logic, 0.722ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              0.618ns (Levels of Logic = 1)
  Source:            RSTN (PAD)
  Destination:       CLKDIV/clkdiv_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: RSTN to CLKDIV/clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.000   0.363  RSTN_IBUF (RSTN_IBUF)
     FDC:CLR                   0.255          CLKDIV/clkdiv_0
    ----------------------------------------
    Total                      0.618ns (0.255ns logic, 0.363ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKDIV/clkdiv_17'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              1.013ns (Levels of Logic = 4)
  Source:            btn<0> (PAD)
  Destination:       CN/p0/pbreg (FF)
  Destination Clock: CLKDIV/clkdiv_17 rising

  Data Path: btn<0> to CN/p0/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.466  btn_0_IBUF (btn_0_IBUF)
     LUT4:I0->O            1   0.043   0.289  CN/p0/pbreg_glue_set_SW0 (N12)
     LUT5:I4->O            1   0.043   0.000  CN/p0/pbreg_rstpot_G (N17)
     MUXF7:I1->O           1   0.172   0.000  CN/p0/pbreg_rstpot (CN/p0/pbreg_rstpot)
     FD:D                     -0.001          CN/p0/pbreg
    ----------------------------------------
    Total                      1.013ns (0.258ns logic, 0.755ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 784 / 12
-------------------------------------------------------------------------
Offset:              5.465ns (Levels of Logic = 9)
  Source:            CLKDIV/clkdiv_17 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: CLKDIV/clkdiv_17 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             29   0.232   0.386  CLKDIV/clkdiv_17 (CLKDIV/clkdiv_17)
     INV:I->O              2   0.314   0.547  MuxNum/XLXI_6 (MuxNum/ns0)
     AND2:I1->O            4   0.051   0.556  MuxNum/XLXI_3 (MuxNum/D2)
     AND2:I1->O            1   0.051   0.542  MuxNum/XLXI_14 (MuxNum/XLXN_22)
     OR4:I1->O            11   0.051   0.326  MuxNum/XLXI_16 (o<1>)
     INV:I->O              8   0.314   0.574  MC14495/XLXI_12 (MC14495/ND1)
     AND4:I1->O            2   0.051   0.433  MC14495/AD18 (MC14495/XLXN_58)
     OR4:I3->O             1   0.165   0.542  MC14495/XLXI_38 (MC14495/XLXN_35)
     OR2:I1->O             1   0.051   0.279  MC14495/XLXI_7 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.465ns (1.280ns logic, 4.185ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CN/p0/pbreg'
  Total number of paths / destination ports: 1284 / 7
-------------------------------------------------------------------------
Offset:              8.957ns (Levels of Logic = 15)
  Source:            CN/num<3:0>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      CN/p0/pbreg rising

  Data Path: CN/num<3:0>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.232   0.575  CN/num<3:0>_3 (CN/num<3:0>_3)
     AND2:I1->O            1   0.051   0.550  Adder/XLXI_1/XLXI_5 (Adder/XLXI_1/XLXN_3)
     OR3:I0->O             3   0.043   0.560  Adder/XLXI_1/XLXI_6 (Adder/XLXN_1)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_2/XLXI_4 (Adder/XLXI_2/XLXN_2)
     OR3:I1->O             3   0.051   0.560  Adder/XLXI_2/XLXI_6 (Adder/XLXN_2)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_3/XLXI_4 (Adder/XLXI_3/XLXN_2)
     OR3:I1->O             3   0.051   0.560  Adder/XLXI_3/XLXI_6 (Adder/XLXN_3)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_4/XLXI_4 (Adder/XLXI_4/XLXN_2)
     OR3:I1->O             1   0.051   0.550  Adder/XLXI_4/XLXI_6 (Cout)
     AND2:I0->O            1   0.043   0.550  MuxNum/XLXI_10 (MuxNum/XLXN_17)
     OR4:I0->O            12   0.043   0.330  MuxNum/XLXI_11 (o<0>)
     INV:I->O              6   0.314   0.573  MC14495/XLXI_13 (MC14495/ND0)
     AND3:I0->O            2   0.043   0.546  MC14495/AD14 (MC14495/XLXN_63)
     OR4:I1->O             1   0.051   0.542  MC14495/XLXI_35 (MC14495/XLXN_31)
     OR2:I1->O             1   0.051   0.279  MC14495/XLXI_3 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      8.957ns (1.153ns logic, 7.804ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CN/p1/pbreg'
  Total number of paths / destination ports: 1284 / 7
-------------------------------------------------------------------------
Offset:              8.957ns (Levels of Logic = 15)
  Source:            CN/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      CN/p1/pbreg rising

  Data Path: CN/num<4>_num<5>_num<6>_num<7>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.232   0.575  CN/num<4>_num<5>_num<6>_num<7>_3 (CN/num<4>_num<5>_num<6>_num<7>_3)
     AND2:I1->O            1   0.051   0.542  Adder/XLXI_1/XLXI_4 (Adder/XLXI_1/XLXN_2)
     OR3:I1->O             3   0.051   0.560  Adder/XLXI_1/XLXI_6 (Adder/XLXN_1)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_2/XLXI_4 (Adder/XLXI_2/XLXN_2)
     OR3:I1->O             3   0.051   0.560  Adder/XLXI_2/XLXI_6 (Adder/XLXN_2)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_3/XLXI_4 (Adder/XLXI_3/XLXN_2)
     OR3:I1->O             3   0.051   0.560  Adder/XLXI_3/XLXI_6 (Adder/XLXN_3)
     AND2:I0->O            1   0.043   0.542  Adder/XLXI_4/XLXI_4 (Adder/XLXI_4/XLXN_2)
     OR3:I1->O             1   0.051   0.550  Adder/XLXI_4/XLXI_6 (Cout)
     AND2:I0->O            1   0.043   0.550  MuxNum/XLXI_10 (MuxNum/XLXN_17)
     OR4:I0->O            12   0.043   0.330  MuxNum/XLXI_11 (o<0>)
     INV:I->O              6   0.314   0.573  MC14495/XLXI_13 (MC14495/ND0)
     AND3:I0->O            2   0.043   0.546  MC14495/AD14 (MC14495/XLXN_63)
     OR4:I1->O             1   0.051   0.542  MC14495/XLXI_35 (MC14495/XLXN_31)
     OR2:I1->O             1   0.051   0.279  MC14495/XLXI_3 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      8.957ns (1.161ns logic, 7.796ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 9
-------------------------------------------------------------------------
Delay:               2.087ns (Levels of Logic = 5)
  Source:            SW<3> (PAD)
  Destination:       SEGMENT<6> (PAD)

  Data Path: SW<3> to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.550  SW_3_IBUF (SW_3_IBUF)
     AND2:I0->O            1   0.043   0.550  MuxLE/XLXI_10 (MuxLE/XLXN_13)
     OR4:I0->O             7   0.043   0.578  MuxLE/XLXI_11 (LE)
     OR2:I0->O             1   0.043   0.279  MC14495/XLXI_2 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      2.087ns (0.129ns logic, 1.958ns route)
                                       (6.2% logic, 93.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKDIV/clkdiv_17
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLKDIV/clkdiv_17|    1.212|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock CN/p0/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CN/p0/pbreg    |    0.876|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CN/p1/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CN/p1/pbreg    |    0.876|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.258|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.39 secs
 
--> 

Total memory usage is 4619888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

