
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Generating RTLIL representation for module `\module6_1'.
Generating RTLIL representation for module `\module37_1'.
Generating RTLIL representation for module `\module17_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_yosys.v
Parsing formal SystemVerilog input from `syn_yosys.v' to AST representation.
Generating RTLIL representation for module `\module17_2'.
Generating RTLIL representation for module `\module37_2'.
Generating RTLIL representation for module `\module6_2'.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \module6_2
Used module:             \module37_2
Used module:             \module17_2
Used module:     \top_1
Used module:         \module6_1
Used module:             \module37_1
Used module:             \module17_1

9.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \module6_2
Used module:             \module37_2
Used module:             \module17_2
Used module:     \top_1
Used module:         \module6_1
Used module:             \module37_1
Used module:             \module17_1
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFG'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\CARRY4'.
Removing unused module `\XORCY'.
Removing unused module `\VCC'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXF7'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\GND'.
Removing unused module `\OBUFT'.
Removing unused module `\OBUF'.
Removing unused module `\IBUF'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 106 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell module6_1.modinst72 (module37_1).
Mapping positional arguments of cell top_1.modinst78 (module6_1).
Warning: Resizing cell port module6_1.modinst72.y from 5 bits to 282 bits.
Warning: Resizing cell port module6_1.modinst72.wire42 from 22 bits to 18 bits.
Warning: Resizing cell port module6_1.modinst72.wire41 from 14 bits to 8 bits.
Warning: Resizing cell port module6_1.modinst72.wire40 from 21 bits to 12 bits.
Warning: Resizing cell port module6_1.modinst72.wire38 from 18 bits to 6 bits.
Warning: Resizing cell port module6_1.modinst36.wire22 from 21 bits to 14 bits.
Warning: Resizing cell port module6_1.modinst36.wire19 from 20 bits to 5 bits.
Warning: Resizing cell port module6_1.modinst36.wire18 from 17 bits to 10 bits.
Warning: Resizing cell port module6_1.modinst36.wire20 from 22 bits to 3 bits.
Warning: Resizing cell port module6_1.modinst36.y from 14 bits to 126 bits.
Warning: Resizing cell port top_1.modinst78.y from 16 bits to 151 bits.
Warning: Resizing cell port top.top_2.y from 91 bits to 81 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 81 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$syn_identity.v:287$912 in module module17_1.
Marked 1 switch rules as full_case in process $proc$syn_identity.v:269$892 in module module17_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:169$772 in module module37_1.
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$top.v:14$3772'.
  Set init value: $formal$top.v:14$3766_EN = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3179$3286'.
  Set init value: \reg51_reg[17] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3175$3285'.
  Set init value: \reg51_reg[10] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3171$3284'.
  Set init value: \reg51_reg[9] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3167$3283'.
  Set init value: \reg51_reg[8] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3163$3282'.
  Set init value: \reg51_reg[7] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3159$3281'.
  Set init value: \reg51_reg[6] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3155$3280'.
  Set init value: \reg51_reg[5] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3151$3279'.
  Set init value: \reg51_reg[4] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3147$3278'.
  Set init value: \reg51_reg[3] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3143$3277'.
  Set init value: \reg51_reg[2] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3139$3276'.
  Set init value: \reg51_reg[1] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3135$3275'.
  Set init value: \reg51_reg[0] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3041$3274'.
  Set init value: \reg57_reg[0] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3037$3273'.
  Set init value: \reg65_reg[0] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3033$3272'.
  Set init value: \reg66_reg[0] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:3029$3271'.
  Set init value: \reg67_reg[0] = 1'0
Found init rule in `\module37_2.$proc$syn_yosys.v:2038$3270'.
  Set init value: \reg56 = 10'0000000000
Found init rule in `\module37_2.$proc$syn_yosys.v:2037$3269'.
  Set init value: \reg55 = 3'000
Found init rule in `\module37_2.$proc$syn_yosys.v:2036$3268'.
  Set init value: \reg54 = 17'00000000000000000
Found init rule in `\module37_2.$proc$syn_yosys.v:2035$3267'.
  Set init value: \reg53 = 4'0000
Found init rule in `\module37_2.$proc$syn_yosys.v:2034$3266'.
  Set init value: \reg52 = 11'00000000000
Found init rule in `\module37_2.$proc$syn_yosys.v:2032$3265'.
  Set init value: \reg44 = 9'000000000
Found init rule in `\module17_2.$proc$syn_yosys.v:1121$1812'.
  Set init value: \reg24_reg[0] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1069$1811'.
  Set init value: \reg27_reg[14] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1065$1810'.
  Set init value: \reg27_reg[13] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1061$1809'.
  Set init value: \reg27_reg[12] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1057$1808'.
  Set init value: \reg27_reg[11] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1053$1807'.
  Set init value: \reg27_reg[10] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1049$1806'.
  Set init value: \reg27_reg[9] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1045$1805'.
  Set init value: \reg27_reg[8] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1041$1804'.
  Set init value: \reg27_reg[7] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1037$1803'.
  Set init value: \reg27_reg[6] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1033$1802'.
  Set init value: \reg27_reg[5] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1029$1801'.
  Set init value: \reg27_reg[4] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1025$1800'.
  Set init value: \reg27_reg[3] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1021$1799'.
  Set init value: \reg27_reg[2] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1017$1798'.
  Set init value: \reg27_reg[1] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:1013$1797'.
  Set init value: \reg27_reg[0] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:953$1796'.
  Set init value: \reg33_reg[1] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:949$1795'.
  Set init value: \reg33_reg[0] = 1'0
Found init rule in `\module17_2.$proc$syn_yosys.v:426$1794'.
  Set init value: \reg32 = 9'000000000
Found init rule in `\module17_2.$proc$syn_yosys.v:425$1793'.
  Set init value: \reg31 = 19'0000000000000000000
Found init rule in `\module17_2.$proc$syn_yosys.v:424$1792'.
  Set init value: \reg30 = 3'000
Found init rule in `\module17_2.$proc$syn_yosys.v:423$1791'.
  Set init value: \reg29 = 9'000000000
Found init rule in `\module17_2.$proc$syn_yosys.v:422$1790'.
  Set init value: \reg28 = 5'00000
Found init rule in `\module17_2.$proc$syn_yosys.v:420$1789'.
  Set init value: \reg26 = 17'00000000000000000
Found init rule in `\module17_2.$proc$syn_yosys.v:419$1788'.
  Set init value: \reg25 = 7'0000000
Found init rule in `\module17_1.$proc$syn_identity.v:253$979'.
  Set init value: \reg24 = 22'0000000000000000000000
Found init rule in `\module17_1.$proc$syn_identity.v:252$978'.
  Set init value: \reg25 = 7'0000000
Found init rule in `\module17_1.$proc$syn_identity.v:251$977'.
  Set init value: \reg26 = 17'00000000000000000
Found init rule in `\module17_1.$proc$syn_identity.v:250$976'.
  Set init value: \reg27 = 17'00000000000000000
Found init rule in `\module17_1.$proc$syn_identity.v:249$975'.
  Set init value: \reg28 = 5'00000
Found init rule in `\module17_1.$proc$syn_identity.v:248$974'.
  Set init value: \reg29 = 9'000000000
Found init rule in `\module17_1.$proc$syn_identity.v:247$973'.
  Set init value: \reg30 = 3'000
Found init rule in `\module17_1.$proc$syn_identity.v:246$972'.
  Set init value: \reg31 = 19'0000000000000000000
Found init rule in `\module17_1.$proc$syn_identity.v:245$971'.
  Set init value: \reg32 = 9'000000000
Found init rule in `\module17_1.$proc$syn_identity.v:244$970'.
  Set init value: \reg33 = 7'0000000
Found init rule in `\module37_1.$proc$syn_identity.v:116$891'.
  Set init value: \reg44 = 9'000000000
Found init rule in `\module37_1.$proc$syn_identity.v:109$890'.
  Set init value: \reg51 = 19'0000000000000000000
Found init rule in `\module37_1.$proc$syn_identity.v:108$889'.
  Set init value: \reg52 = 11'00000000000
Found init rule in `\module37_1.$proc$syn_identity.v:107$888'.
  Set init value: \reg53 = 4'0000
Found init rule in `\module37_1.$proc$syn_identity.v:106$887'.
  Set init value: \reg54 = 17'00000000000000000
Found init rule in `\module37_1.$proc$syn_identity.v:105$886'.
  Set init value: \reg55 = 3'000
Found init rule in `\module37_1.$proc$syn_identity.v:104$885'.
  Set init value: \reg56 = 10'0000000000
Found init rule in `\module37_1.$proc$syn_identity.v:103$884'.
  Set init value: \reg57 = 9'000000000
Found init rule in `\module37_1.$proc$syn_identity.v:95$883'.
  Set init value: \reg65 = 18'000000000000000000
Found init rule in `\module37_1.$proc$syn_identity.v:94$882'.
  Set init value: \reg66 = 14'00000000000000
Found init rule in `\module37_1.$proc$syn_identity.v:93$881'.
  Set init value: \reg67 = 11'00000000000
Found init rule in `\module37_1.$proc$syn_identity.v:92$880'.
  Set init value: \reg68 = 20'00000000000000000000

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$top.v:14$3772'.
     1/1: $0$formal$top.v:14$3766_EN[0:0]$3773
Creating decoders for process `\top.$proc$top.v:12$3767'.
     1/2: $0$formal$top.v:14$3766_EN[0:0]$3769
     2/2: $0$formal$top.v:14$3766_CHECK[0:0]$3768
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3179$3286'.
     1/1: $1\reg51_reg[17][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3175$3285'.
     1/1: $1\reg51_reg[10][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3171$3284'.
     1/1: $1\reg51_reg[9][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3167$3283'.
     1/1: $1\reg51_reg[8][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3163$3282'.
     1/1: $1\reg51_reg[7][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3159$3281'.
     1/1: $1\reg51_reg[6][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3155$3280'.
     1/1: $1\reg51_reg[5][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3151$3279'.
     1/1: $1\reg51_reg[4][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3147$3278'.
     1/1: $1\reg51_reg[3][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3143$3277'.
     1/1: $1\reg51_reg[2][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3139$3276'.
     1/1: $1\reg51_reg[1][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3135$3275'.
     1/1: $1\reg51_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3041$3274'.
     1/1: $1\reg57_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3037$3273'.
     1/1: $1\reg65_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3033$3272'.
     1/1: $1\reg66_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3029$3271'.
     1/1: $1\reg67_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2038$3270'.
     1/1: $0\reg56[9:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2037$3269'.
     1/1: $0\reg55[2:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2036$3268'.
     1/1: $0\reg54[16:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2035$3267'.
     1/1: $0\reg53[3:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2034$3266'.
     1/1: $0\reg52[10:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:2032$3265'.
     1/1: $0\reg44[8:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3199$3264'.
     1/1: $0\reg44[8:8]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3197$3263'.
     1/1: $0\reg44[7:7]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3195$3262'.
     1/1: $0\reg44[6:6]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3193$3261'.
     1/1: $0\reg44[5:5]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3191$3260'.
     1/1: $0\reg44[4:4]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3189$3259'.
     1/1: $0\reg44[3:3]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3187$3258'.
     1/1: $0\reg44[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3185$3257'.
     1/1: $0\reg44[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3183$3256'.
     1/1: $0\reg44[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3180$3255'.
     1/1: $0\reg51_reg[17][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3176$3254'.
     1/1: $0\reg51_reg[10][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3172$3253'.
     1/1: $0\reg51_reg[9][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3168$3252'.
     1/1: $0\reg51_reg[8][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3164$3251'.
     1/1: $0\reg51_reg[7][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3160$3250'.
     1/1: $0\reg51_reg[6][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3156$3249'.
     1/1: $0\reg51_reg[5][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3152$3248'.
     1/1: $0\reg51_reg[4][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3148$3247'.
     1/1: $0\reg51_reg[3][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3144$3246'.
     1/1: $0\reg51_reg[2][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3140$3245'.
     1/1: $0\reg51_reg[1][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3136$3244'.
     1/1: $0\reg51_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3133$3243'.
     1/1: $0\reg52[10:10]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3131$3242'.
     1/1: $0\reg52[9:9]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3129$3241'.
     1/1: $0\reg52[8:8]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3127$3240'.
     1/1: $0\reg52[7:7]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3125$3239'.
     1/1: $0\reg52[6:6]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3123$3238'.
     1/1: $0\reg52[5:5]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3121$3237'.
     1/1: $0\reg52[4:4]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3119$3236'.
     1/1: $0\reg52[3:3]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3117$3235'.
     1/1: $0\reg52[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3115$3234'.
     1/1: $0\reg52[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3113$3233'.
     1/1: $0\reg52[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3111$3232'.
     1/1: $0\reg53[3:3]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3109$3231'.
     1/1: $0\reg53[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3107$3230'.
     1/1: $0\reg53[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3105$3229'.
     1/1: $0\reg53[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3103$3228'.
     1/1: $0\reg54[16:16]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3101$3227'.
     1/1: $0\reg54[15:15]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3099$3226'.
     1/1: $0\reg54[14:14]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3097$3225'.
     1/1: $0\reg54[13:13]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3095$3224'.
     1/1: $0\reg54[12:12]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3093$3223'.
     1/1: $0\reg54[11:11]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3091$3222'.
     1/1: $0\reg54[10:10]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3089$3221'.
     1/1: $0\reg54[9:9]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3087$3220'.
     1/1: $0\reg54[8:8]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3085$3219'.
     1/1: $0\reg54[7:7]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3083$3218'.
     1/1: $0\reg54[6:6]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3081$3217'.
     1/1: $0\reg54[5:5]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3079$3216'.
     1/1: $0\reg54[4:4]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3077$3215'.
     1/1: $0\reg54[3:3]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3075$3214'.
     1/1: $0\reg54[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3073$3213'.
     1/1: $0\reg54[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3071$3212'.
     1/1: $0\reg54[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3069$3211'.
     1/1: $0\reg55[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3067$3210'.
     1/1: $0\reg55[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3065$3209'.
     1/1: $0\reg55[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3063$3208'.
     1/1: $0\reg56[9:9]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3061$3207'.
     1/1: $0\reg56[8:8]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3059$3206'.
     1/1: $0\reg56[7:7]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3057$3205'.
     1/1: $0\reg56[6:6]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3055$3204'.
     1/1: $0\reg56[5:5]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3053$3203'.
     1/1: $0\reg56[4:4]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3051$3202'.
     1/1: $0\reg56[3:3]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3049$3201'.
     1/1: $0\reg56[2:2]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3047$3200'.
     1/1: $0\reg56[1:1]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3045$3199'.
     1/1: $0\reg56[0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3042$3198'.
     1/1: $0\reg57_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3038$3197'.
     1/1: $0\reg65_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3034$3196'.
     1/1: $0\reg66_reg[0][0:0]
Creating decoders for process `\module37_2.$proc$syn_yosys.v:3030$3195'.
     1/1: $0\reg67_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1121$1812'.
     1/1: $1\reg24_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1069$1811'.
     1/1: $1\reg27_reg[14][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1065$1810'.
     1/1: $1\reg27_reg[13][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1061$1809'.
     1/1: $1\reg27_reg[12][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1057$1808'.
     1/1: $1\reg27_reg[11][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1053$1807'.
     1/1: $1\reg27_reg[10][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1049$1806'.
     1/1: $1\reg27_reg[9][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1045$1805'.
     1/1: $1\reg27_reg[8][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1041$1804'.
     1/1: $1\reg27_reg[7][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1037$1803'.
     1/1: $1\reg27_reg[6][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1033$1802'.
     1/1: $1\reg27_reg[5][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1029$1801'.
     1/1: $1\reg27_reg[4][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1025$1800'.
     1/1: $1\reg27_reg[3][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1021$1799'.
     1/1: $1\reg27_reg[2][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1017$1798'.
     1/1: $1\reg27_reg[1][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1013$1797'.
     1/1: $1\reg27_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:953$1796'.
     1/1: $1\reg33_reg[1][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:949$1795'.
     1/1: $1\reg33_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:426$1794'.
     1/1: $0\reg32[8:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:425$1793'.
     1/1: $0\reg31[18:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:424$1792'.
     1/1: $0\reg30[2:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:423$1791'.
     1/1: $0\reg29[8:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:422$1790'.
     1/1: $0\reg28[4:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:420$1789'.
     1/1: $0\reg26[16:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:419$1788'.
     1/1: $0\reg25[6:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1122$1787'.
     1/1: $0\reg24_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1119$1786'.
     1/1: $0\reg25[6:6]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1117$1785'.
     1/1: $0\reg25[5:5]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1115$1784'.
     1/1: $0\reg25[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1113$1783'.
     1/1: $0\reg25[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1111$1782'.
     1/1: $0\reg25[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1109$1781'.
     1/1: $0\reg25[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1107$1780'.
     1/1: $0\reg25[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1105$1779'.
     1/1: $0\reg26[16:16]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1103$1778'.
     1/1: $0\reg26[15:15]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1101$1777'.
     1/1: $0\reg26[14:14]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1099$1776'.
     1/1: $0\reg26[13:13]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1097$1775'.
     1/1: $0\reg26[12:12]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1095$1774'.
     1/1: $0\reg26[11:11]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1093$1773'.
     1/1: $0\reg26[10:10]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1091$1772'.
     1/1: $0\reg26[9:9]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1089$1771'.
     1/1: $0\reg26[8:8]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1087$1770'.
     1/1: $0\reg26[7:7]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1085$1769'.
     1/1: $0\reg26[6:6]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1083$1768'.
     1/1: $0\reg26[5:5]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1081$1767'.
     1/1: $0\reg26[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1079$1766'.
     1/1: $0\reg26[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1077$1765'.
     1/1: $0\reg26[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1075$1764'.
     1/1: $0\reg26[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1073$1763'.
     1/1: $0\reg26[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1070$1762'.
     1/1: $0\reg27_reg[14][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1066$1761'.
     1/1: $0\reg27_reg[13][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1062$1760'.
     1/1: $0\reg27_reg[12][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1058$1759'.
     1/1: $0\reg27_reg[11][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1054$1758'.
     1/1: $0\reg27_reg[10][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1050$1757'.
     1/1: $0\reg27_reg[9][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1046$1756'.
     1/1: $0\reg27_reg[8][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1042$1755'.
     1/1: $0\reg27_reg[7][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1038$1754'.
     1/1: $0\reg27_reg[6][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1034$1753'.
     1/1: $0\reg27_reg[5][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1030$1752'.
     1/1: $0\reg27_reg[4][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1026$1751'.
     1/1: $0\reg27_reg[3][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1022$1750'.
     1/1: $0\reg27_reg[2][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1018$1749'.
     1/1: $0\reg27_reg[1][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1014$1748'.
     1/1: $0\reg27_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1011$1747'.
     1/1: $0\reg31[18:18]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1009$1746'.
     1/1: $0\reg31[17:17]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1007$1745'.
     1/1: $0\reg31[16:16]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1005$1744'.
     1/1: $0\reg31[15:15]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1003$1743'.
     1/1: $0\reg31[14:14]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:1001$1742'.
     1/1: $0\reg31[13:13]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:999$1741'.
     1/1: $0\reg31[12:12]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:997$1740'.
     1/1: $0\reg31[11:11]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:995$1739'.
     1/1: $0\reg31[10:10]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:993$1738'.
     1/1: $0\reg31[9:9]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:991$1737'.
     1/1: $0\reg31[8:8]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:989$1736'.
     1/1: $0\reg31[7:7]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:987$1735'.
     1/1: $0\reg31[6:6]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:985$1734'.
     1/1: $0\reg31[5:5]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:983$1733'.
     1/1: $0\reg31[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:981$1732'.
     1/1: $0\reg31[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:979$1731'.
     1/1: $0\reg31[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:977$1730'.
     1/1: $0\reg31[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:975$1729'.
     1/1: $0\reg31[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:973$1728'.
     1/1: $0\reg32[8:8]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:971$1727'.
     1/1: $0\reg32[7:7]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:969$1726'.
     1/1: $0\reg32[6:6]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:967$1725'.
     1/1: $0\reg32[5:5]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:965$1724'.
     1/1: $0\reg32[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:963$1723'.
     1/1: $0\reg32[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:961$1722'.
     1/1: $0\reg32[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:959$1721'.
     1/1: $0\reg32[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:957$1720'.
     1/1: $0\reg32[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:954$1719'.
     1/1: $0\reg33_reg[1][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:950$1718'.
     1/1: $0\reg33_reg[0][0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:947$1717'.
     1/1: $0\reg30[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:945$1716'.
     1/1: $0\reg30[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:943$1715'.
     1/1: $0\reg30[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:941$1714'.
     1/1: $0\reg28[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:939$1713'.
     1/1: $0\reg28[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:937$1712'.
     1/1: $0\reg28[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:935$1711'.
     1/1: $0\reg28[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:933$1710'.
     1/1: $0\reg28[0:0]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:931$1709'.
     1/1: $0\reg29[8:8]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:929$1708'.
     1/1: $0\reg29[7:7]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:927$1707'.
     1/1: $0\reg29[6:6]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:925$1706'.
     1/1: $0\reg29[5:5]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:923$1705'.
     1/1: $0\reg29[4:4]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:921$1704'.
     1/1: $0\reg29[3:3]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:919$1703'.
     1/1: $0\reg29[2:2]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:917$1702'.
     1/1: $0\reg29[1:1]
Creating decoders for process `\module17_2.$proc$syn_yosys.v:915$1701'.
     1/1: $0\reg29[0:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:253$979'.
     1/1: $1\reg24[21:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:252$978'.
     1/1: $1\reg25[6:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:251$977'.
     1/1: $1\reg26[16:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:250$976'.
     1/1: $1\reg27[16:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:249$975'.
     1/1: $1\reg28[4:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:248$974'.
     1/1: $1\reg29[8:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:247$973'.
     1/1: $1\reg30[2:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:246$972'.
     1/1: $1\reg31[18:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:245$971'.
     1/1: $1\reg32[8:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:244$970'.
     1/1: $1\reg33[6:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:287$912'.
     1/6: $0\reg33[6:0]
     2/6: $0\reg28[4:0]
     3/6: $0\reg31[18:0]
     4/6: $0\reg32[8:0]
     5/6: $0\reg30[2:0]
     6/6: $0\reg29[8:0]
Creating decoders for process `\module17_1.$proc$syn_identity.v:269$892'.
     1/4: $0\reg27[16:0]
     2/4: $0\reg24[21:0]
     3/4: $0\reg25[6:0]
     4/4: $0\reg26[16:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:116$891'.
     1/1: $1\reg44[8:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:109$890'.
     1/1: $1\reg51[18:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:108$889'.
     1/1: $1\reg52[10:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:107$888'.
     1/1: $1\reg53[3:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:106$887'.
     1/1: $1\reg54[16:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:105$886'.
     1/1: $1\reg55[2:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:104$885'.
     1/1: $1\reg56[9:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:103$884'.
     1/1: $1\reg57[8:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:95$883'.
     1/1: $1\reg65[17:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:94$882'.
     1/1: $1\reg66[13:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:93$881'.
     1/1: $1\reg67[10:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:92$880'.
     1/1: $1\reg68[19:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:221$859'.
     1/4: $0\reg68[19:0]
     2/4: $0\reg67[10:0]
     3/4: $0\reg66[13:0]
     4/4: $0\reg65[17:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:169$772'.
     1/7: $0\reg57[8:0]
     2/7: $0\reg56[9:0]
     3/7: $0\reg51[18:0]
     4/7: $0\reg52[10:0]
     5/7: $0\reg53[3:0]
     6/7: $0\reg54[16:0]
     7/7: $0\reg55[2:0]
Creating decoders for process `\module37_1.$proc$syn_identity.v:147$746'.
     1/1: $0\reg44[8:0]

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.$formal$top.v:14$3766_CHECK' using process `\top.$proc$top.v:12$3767'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$3766_EN' using process `\top.$proc$top.v:12$3767'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [8]' using process `\module37_2.$proc$syn_yosys.v:3199$3264'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [7]' using process `\module37_2.$proc$syn_yosys.v:3197$3263'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [6]' using process `\module37_2.$proc$syn_yosys.v:3195$3262'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [5]' using process `\module37_2.$proc$syn_yosys.v:3193$3261'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [4]' using process `\module37_2.$proc$syn_yosys.v:3191$3260'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [3]' using process `\module37_2.$proc$syn_yosys.v:3189$3259'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [2]' using process `\module37_2.$proc$syn_yosys.v:3187$3258'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [1]' using process `\module37_2.$proc$syn_yosys.v:3185$3257'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\module37_2.\reg44 [0]' using process `\module37_2.$proc$syn_yosys.v:3183$3256'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[17]' using process `\module37_2.$proc$syn_yosys.v:3180$3255'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[10]' using process `\module37_2.$proc$syn_yosys.v:3176$3254'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[9]' using process `\module37_2.$proc$syn_yosys.v:3172$3253'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[8]' using process `\module37_2.$proc$syn_yosys.v:3168$3252'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[7]' using process `\module37_2.$proc$syn_yosys.v:3164$3251'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[6]' using process `\module37_2.$proc$syn_yosys.v:3160$3250'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[5]' using process `\module37_2.$proc$syn_yosys.v:3156$3249'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[4]' using process `\module37_2.$proc$syn_yosys.v:3152$3248'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[3]' using process `\module37_2.$proc$syn_yosys.v:3148$3247'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[2]' using process `\module37_2.$proc$syn_yosys.v:3144$3246'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[1]' using process `\module37_2.$proc$syn_yosys.v:3140$3245'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\module37_2.\reg51_reg[0]' using process `\module37_2.$proc$syn_yosys.v:3136$3244'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [10]' using process `\module37_2.$proc$syn_yosys.v:3133$3243'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [9]' using process `\module37_2.$proc$syn_yosys.v:3131$3242'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [8]' using process `\module37_2.$proc$syn_yosys.v:3129$3241'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [7]' using process `\module37_2.$proc$syn_yosys.v:3127$3240'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [6]' using process `\module37_2.$proc$syn_yosys.v:3125$3239'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [5]' using process `\module37_2.$proc$syn_yosys.v:3123$3238'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [4]' using process `\module37_2.$proc$syn_yosys.v:3121$3237'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [3]' using process `\module37_2.$proc$syn_yosys.v:3119$3236'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [2]' using process `\module37_2.$proc$syn_yosys.v:3117$3235'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [1]' using process `\module37_2.$proc$syn_yosys.v:3115$3234'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\module37_2.\reg52 [0]' using process `\module37_2.$proc$syn_yosys.v:3113$3233'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\module37_2.\reg53 [3]' using process `\module37_2.$proc$syn_yosys.v:3111$3232'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\module37_2.\reg53 [2]' using process `\module37_2.$proc$syn_yosys.v:3109$3231'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\module37_2.\reg53 [1]' using process `\module37_2.$proc$syn_yosys.v:3107$3230'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\module37_2.\reg53 [0]' using process `\module37_2.$proc$syn_yosys.v:3105$3229'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [16]' using process `\module37_2.$proc$syn_yosys.v:3103$3228'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [15]' using process `\module37_2.$proc$syn_yosys.v:3101$3227'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [14]' using process `\module37_2.$proc$syn_yosys.v:3099$3226'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [13]' using process `\module37_2.$proc$syn_yosys.v:3097$3225'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [12]' using process `\module37_2.$proc$syn_yosys.v:3095$3224'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [11]' using process `\module37_2.$proc$syn_yosys.v:3093$3223'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [10]' using process `\module37_2.$proc$syn_yosys.v:3091$3222'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [9]' using process `\module37_2.$proc$syn_yosys.v:3089$3221'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [8]' using process `\module37_2.$proc$syn_yosys.v:3087$3220'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [7]' using process `\module37_2.$proc$syn_yosys.v:3085$3219'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [6]' using process `\module37_2.$proc$syn_yosys.v:3083$3218'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [5]' using process `\module37_2.$proc$syn_yosys.v:3081$3217'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [4]' using process `\module37_2.$proc$syn_yosys.v:3079$3216'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [3]' using process `\module37_2.$proc$syn_yosys.v:3077$3215'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [2]' using process `\module37_2.$proc$syn_yosys.v:3075$3214'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [1]' using process `\module37_2.$proc$syn_yosys.v:3073$3213'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `\module37_2.\reg54 [0]' using process `\module37_2.$proc$syn_yosys.v:3071$3212'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `\module37_2.\reg55 [2]' using process `\module37_2.$proc$syn_yosys.v:3069$3211'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `\module37_2.\reg55 [1]' using process `\module37_2.$proc$syn_yosys.v:3067$3210'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\module37_2.\reg55 [0]' using process `\module37_2.$proc$syn_yosys.v:3065$3209'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [9]' using process `\module37_2.$proc$syn_yosys.v:3063$3208'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [8]' using process `\module37_2.$proc$syn_yosys.v:3061$3207'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [7]' using process `\module37_2.$proc$syn_yosys.v:3059$3206'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [6]' using process `\module37_2.$proc$syn_yosys.v:3057$3205'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [5]' using process `\module37_2.$proc$syn_yosys.v:3055$3204'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [4]' using process `\module37_2.$proc$syn_yosys.v:3053$3203'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [3]' using process `\module37_2.$proc$syn_yosys.v:3051$3202'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [2]' using process `\module37_2.$proc$syn_yosys.v:3049$3201'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [1]' using process `\module37_2.$proc$syn_yosys.v:3047$3200'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\module37_2.\reg56 [0]' using process `\module37_2.$proc$syn_yosys.v:3045$3199'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\module37_2.\reg57_reg[0]' using process `\module37_2.$proc$syn_yosys.v:3042$3198'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\module37_2.\reg65_reg[0]' using process `\module37_2.$proc$syn_yosys.v:3038$3197'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\module37_2.\reg66_reg[0]' using process `\module37_2.$proc$syn_yosys.v:3034$3196'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\module37_2.\reg67_reg[0]' using process `\module37_2.$proc$syn_yosys.v:3030$3195'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\module17_2.\reg24_reg[0]' using process `\module17_2.$proc$syn_yosys.v:1122$1787'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [6]' using process `\module17_2.$proc$syn_yosys.v:1119$1786'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [5]' using process `\module17_2.$proc$syn_yosys.v:1117$1785'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [4]' using process `\module17_2.$proc$syn_yosys.v:1115$1784'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [3]' using process `\module17_2.$proc$syn_yosys.v:1113$1783'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [2]' using process `\module17_2.$proc$syn_yosys.v:1111$1782'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [1]' using process `\module17_2.$proc$syn_yosys.v:1109$1781'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\module17_2.\reg25 [0]' using process `\module17_2.$proc$syn_yosys.v:1107$1780'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [16]' using process `\module17_2.$proc$syn_yosys.v:1105$1779'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [15]' using process `\module17_2.$proc$syn_yosys.v:1103$1778'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [14]' using process `\module17_2.$proc$syn_yosys.v:1101$1777'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [13]' using process `\module17_2.$proc$syn_yosys.v:1099$1776'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [12]' using process `\module17_2.$proc$syn_yosys.v:1097$1775'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [11]' using process `\module17_2.$proc$syn_yosys.v:1095$1774'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [10]' using process `\module17_2.$proc$syn_yosys.v:1093$1773'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [9]' using process `\module17_2.$proc$syn_yosys.v:1091$1772'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [8]' using process `\module17_2.$proc$syn_yosys.v:1089$1771'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [7]' using process `\module17_2.$proc$syn_yosys.v:1087$1770'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [6]' using process `\module17_2.$proc$syn_yosys.v:1085$1769'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [5]' using process `\module17_2.$proc$syn_yosys.v:1083$1768'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [4]' using process `\module17_2.$proc$syn_yosys.v:1081$1767'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [3]' using process `\module17_2.$proc$syn_yosys.v:1079$1766'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [2]' using process `\module17_2.$proc$syn_yosys.v:1077$1765'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [1]' using process `\module17_2.$proc$syn_yosys.v:1075$1764'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\module17_2.\reg26 [0]' using process `\module17_2.$proc$syn_yosys.v:1073$1763'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[14]' using process `\module17_2.$proc$syn_yosys.v:1070$1762'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[13]' using process `\module17_2.$proc$syn_yosys.v:1066$1761'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[12]' using process `\module17_2.$proc$syn_yosys.v:1062$1760'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[11]' using process `\module17_2.$proc$syn_yosys.v:1058$1759'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[10]' using process `\module17_2.$proc$syn_yosys.v:1054$1758'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[9]' using process `\module17_2.$proc$syn_yosys.v:1050$1757'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[8]' using process `\module17_2.$proc$syn_yosys.v:1046$1756'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[7]' using process `\module17_2.$proc$syn_yosys.v:1042$1755'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[6]' using process `\module17_2.$proc$syn_yosys.v:1038$1754'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[5]' using process `\module17_2.$proc$syn_yosys.v:1034$1753'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[4]' using process `\module17_2.$proc$syn_yosys.v:1030$1752'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[3]' using process `\module17_2.$proc$syn_yosys.v:1026$1751'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[2]' using process `\module17_2.$proc$syn_yosys.v:1022$1750'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[1]' using process `\module17_2.$proc$syn_yosys.v:1018$1749'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\module17_2.\reg27_reg[0]' using process `\module17_2.$proc$syn_yosys.v:1014$1748'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [18]' using process `\module17_2.$proc$syn_yosys.v:1011$1747'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [17]' using process `\module17_2.$proc$syn_yosys.v:1009$1746'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [16]' using process `\module17_2.$proc$syn_yosys.v:1007$1745'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [15]' using process `\module17_2.$proc$syn_yosys.v:1005$1744'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [14]' using process `\module17_2.$proc$syn_yosys.v:1003$1743'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [13]' using process `\module17_2.$proc$syn_yosys.v:1001$1742'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [12]' using process `\module17_2.$proc$syn_yosys.v:999$1741'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [11]' using process `\module17_2.$proc$syn_yosys.v:997$1740'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [10]' using process `\module17_2.$proc$syn_yosys.v:995$1739'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [9]' using process `\module17_2.$proc$syn_yosys.v:993$1738'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [8]' using process `\module17_2.$proc$syn_yosys.v:991$1737'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [7]' using process `\module17_2.$proc$syn_yosys.v:989$1736'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [6]' using process `\module17_2.$proc$syn_yosys.v:987$1735'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [5]' using process `\module17_2.$proc$syn_yosys.v:985$1734'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [4]' using process `\module17_2.$proc$syn_yosys.v:983$1733'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [3]' using process `\module17_2.$proc$syn_yosys.v:981$1732'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [2]' using process `\module17_2.$proc$syn_yosys.v:979$1731'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [1]' using process `\module17_2.$proc$syn_yosys.v:977$1730'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\module17_2.\reg31 [0]' using process `\module17_2.$proc$syn_yosys.v:975$1729'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [8]' using process `\module17_2.$proc$syn_yosys.v:973$1728'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [7]' using process `\module17_2.$proc$syn_yosys.v:971$1727'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [6]' using process `\module17_2.$proc$syn_yosys.v:969$1726'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [5]' using process `\module17_2.$proc$syn_yosys.v:967$1725'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [4]' using process `\module17_2.$proc$syn_yosys.v:965$1724'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [3]' using process `\module17_2.$proc$syn_yosys.v:963$1723'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [2]' using process `\module17_2.$proc$syn_yosys.v:961$1722'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [1]' using process `\module17_2.$proc$syn_yosys.v:959$1721'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\module17_2.\reg32 [0]' using process `\module17_2.$proc$syn_yosys.v:957$1720'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\module17_2.\reg33_reg[1]' using process `\module17_2.$proc$syn_yosys.v:954$1719'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\module17_2.\reg33_reg[0]' using process `\module17_2.$proc$syn_yosys.v:950$1718'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\module17_2.\reg30 [2]' using process `\module17_2.$proc$syn_yosys.v:947$1717'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\module17_2.\reg30 [1]' using process `\module17_2.$proc$syn_yosys.v:945$1716'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\module17_2.\reg30 [0]' using process `\module17_2.$proc$syn_yosys.v:943$1715'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\module17_2.\reg28 [4]' using process `\module17_2.$proc$syn_yosys.v:941$1714'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\module17_2.\reg28 [3]' using process `\module17_2.$proc$syn_yosys.v:939$1713'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\module17_2.\reg28 [2]' using process `\module17_2.$proc$syn_yosys.v:937$1712'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\module17_2.\reg28 [1]' using process `\module17_2.$proc$syn_yosys.v:935$1711'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\module17_2.\reg28 [0]' using process `\module17_2.$proc$syn_yosys.v:933$1710'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [8]' using process `\module17_2.$proc$syn_yosys.v:931$1709'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [7]' using process `\module17_2.$proc$syn_yosys.v:929$1708'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [6]' using process `\module17_2.$proc$syn_yosys.v:927$1707'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [5]' using process `\module17_2.$proc$syn_yosys.v:925$1706'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [4]' using process `\module17_2.$proc$syn_yosys.v:923$1705'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [3]' using process `\module17_2.$proc$syn_yosys.v:921$1704'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [2]' using process `\module17_2.$proc$syn_yosys.v:919$1703'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [1]' using process `\module17_2.$proc$syn_yosys.v:917$1702'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\module17_2.\reg29 [0]' using process `\module17_2.$proc$syn_yosys.v:915$1701'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\module17_1.\reg29' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\module17_1.\reg28' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\module17_1.\reg30' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\module17_1.\reg33' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\module17_1.\reg32' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\module17_1.\reg31' using process `\module17_1.$proc$syn_identity.v:287$912'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\module17_1.\reg27' using process `\module17_1.$proc$syn_identity.v:269$892'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\module17_1.\reg26' using process `\module17_1.$proc$syn_identity.v:269$892'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\module17_1.\reg25' using process `\module17_1.$proc$syn_identity.v:269$892'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\module17_1.\reg24' using process `\module17_1.$proc$syn_identity.v:269$892'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\module37_1.\reg68' using process `\module37_1.$proc$syn_identity.v:221$859'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\module37_1.\reg67' using process `\module37_1.$proc$syn_identity.v:221$859'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\module37_1.\reg66' using process `\module37_1.$proc$syn_identity.v:221$859'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\module37_1.\reg65' using process `\module37_1.$proc$syn_identity.v:221$859'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\module37_1.\reg57' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `\module37_1.\reg56' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\module37_1.\reg55' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\module37_1.\reg54' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\module37_1.\reg53' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `\module37_1.\reg52' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `\module37_1.\reg51' using process `\module37_1.$proc$syn_identity.v:169$772'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `\module37_1.\reg44' using process `\module37_1.$proc$syn_identity.v:147$746'.
  created $dff cell `$procdff$4014' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$top.v:14$3772'.
Removing empty process `top.$proc$top.v:12$3767'.
Removing empty process `module37_2.$proc$syn_yosys.v:3179$3286'.
Removing empty process `module37_2.$proc$syn_yosys.v:3175$3285'.
Removing empty process `module37_2.$proc$syn_yosys.v:3171$3284'.
Removing empty process `module37_2.$proc$syn_yosys.v:3167$3283'.
Removing empty process `module37_2.$proc$syn_yosys.v:3163$3282'.
Removing empty process `module37_2.$proc$syn_yosys.v:3159$3281'.
Removing empty process `module37_2.$proc$syn_yosys.v:3155$3280'.
Removing empty process `module37_2.$proc$syn_yosys.v:3151$3279'.
Removing empty process `module37_2.$proc$syn_yosys.v:3147$3278'.
Removing empty process `module37_2.$proc$syn_yosys.v:3143$3277'.
Removing empty process `module37_2.$proc$syn_yosys.v:3139$3276'.
Removing empty process `module37_2.$proc$syn_yosys.v:3135$3275'.
Removing empty process `module37_2.$proc$syn_yosys.v:3041$3274'.
Removing empty process `module37_2.$proc$syn_yosys.v:3037$3273'.
Removing empty process `module37_2.$proc$syn_yosys.v:3033$3272'.
Removing empty process `module37_2.$proc$syn_yosys.v:3029$3271'.
Removing empty process `module37_2.$proc$syn_yosys.v:2038$3270'.
Removing empty process `module37_2.$proc$syn_yosys.v:2037$3269'.
Removing empty process `module37_2.$proc$syn_yosys.v:2036$3268'.
Removing empty process `module37_2.$proc$syn_yosys.v:2035$3267'.
Removing empty process `module37_2.$proc$syn_yosys.v:2034$3266'.
Removing empty process `module37_2.$proc$syn_yosys.v:2032$3265'.
Removing empty process `module37_2.$proc$syn_yosys.v:3199$3264'.
Removing empty process `module37_2.$proc$syn_yosys.v:3197$3263'.
Removing empty process `module37_2.$proc$syn_yosys.v:3195$3262'.
Removing empty process `module37_2.$proc$syn_yosys.v:3193$3261'.
Removing empty process `module37_2.$proc$syn_yosys.v:3191$3260'.
Removing empty process `module37_2.$proc$syn_yosys.v:3189$3259'.
Removing empty process `module37_2.$proc$syn_yosys.v:3187$3258'.
Removing empty process `module37_2.$proc$syn_yosys.v:3185$3257'.
Removing empty process `module37_2.$proc$syn_yosys.v:3183$3256'.
Removing empty process `module37_2.$proc$syn_yosys.v:3180$3255'.
Removing empty process `module37_2.$proc$syn_yosys.v:3176$3254'.
Removing empty process `module37_2.$proc$syn_yosys.v:3172$3253'.
Removing empty process `module37_2.$proc$syn_yosys.v:3168$3252'.
Removing empty process `module37_2.$proc$syn_yosys.v:3164$3251'.
Removing empty process `module37_2.$proc$syn_yosys.v:3160$3250'.
Removing empty process `module37_2.$proc$syn_yosys.v:3156$3249'.
Removing empty process `module37_2.$proc$syn_yosys.v:3152$3248'.
Removing empty process `module37_2.$proc$syn_yosys.v:3148$3247'.
Removing empty process `module37_2.$proc$syn_yosys.v:3144$3246'.
Removing empty process `module37_2.$proc$syn_yosys.v:3140$3245'.
Removing empty process `module37_2.$proc$syn_yosys.v:3136$3244'.
Removing empty process `module37_2.$proc$syn_yosys.v:3133$3243'.
Removing empty process `module37_2.$proc$syn_yosys.v:3131$3242'.
Removing empty process `module37_2.$proc$syn_yosys.v:3129$3241'.
Removing empty process `module37_2.$proc$syn_yosys.v:3127$3240'.
Removing empty process `module37_2.$proc$syn_yosys.v:3125$3239'.
Removing empty process `module37_2.$proc$syn_yosys.v:3123$3238'.
Removing empty process `module37_2.$proc$syn_yosys.v:3121$3237'.
Removing empty process `module37_2.$proc$syn_yosys.v:3119$3236'.
Removing empty process `module37_2.$proc$syn_yosys.v:3117$3235'.
Removing empty process `module37_2.$proc$syn_yosys.v:3115$3234'.
Removing empty process `module37_2.$proc$syn_yosys.v:3113$3233'.
Removing empty process `module37_2.$proc$syn_yosys.v:3111$3232'.
Removing empty process `module37_2.$proc$syn_yosys.v:3109$3231'.
Removing empty process `module37_2.$proc$syn_yosys.v:3107$3230'.
Removing empty process `module37_2.$proc$syn_yosys.v:3105$3229'.
Removing empty process `module37_2.$proc$syn_yosys.v:3103$3228'.
Removing empty process `module37_2.$proc$syn_yosys.v:3101$3227'.
Removing empty process `module37_2.$proc$syn_yosys.v:3099$3226'.
Removing empty process `module37_2.$proc$syn_yosys.v:3097$3225'.
Removing empty process `module37_2.$proc$syn_yosys.v:3095$3224'.
Removing empty process `module37_2.$proc$syn_yosys.v:3093$3223'.
Removing empty process `module37_2.$proc$syn_yosys.v:3091$3222'.
Removing empty process `module37_2.$proc$syn_yosys.v:3089$3221'.
Removing empty process `module37_2.$proc$syn_yosys.v:3087$3220'.
Removing empty process `module37_2.$proc$syn_yosys.v:3085$3219'.
Removing empty process `module37_2.$proc$syn_yosys.v:3083$3218'.
Removing empty process `module37_2.$proc$syn_yosys.v:3081$3217'.
Removing empty process `module37_2.$proc$syn_yosys.v:3079$3216'.
Removing empty process `module37_2.$proc$syn_yosys.v:3077$3215'.
Removing empty process `module37_2.$proc$syn_yosys.v:3075$3214'.
Removing empty process `module37_2.$proc$syn_yosys.v:3073$3213'.
Removing empty process `module37_2.$proc$syn_yosys.v:3071$3212'.
Removing empty process `module37_2.$proc$syn_yosys.v:3069$3211'.
Removing empty process `module37_2.$proc$syn_yosys.v:3067$3210'.
Removing empty process `module37_2.$proc$syn_yosys.v:3065$3209'.
Removing empty process `module37_2.$proc$syn_yosys.v:3063$3208'.
Removing empty process `module37_2.$proc$syn_yosys.v:3061$3207'.
Removing empty process `module37_2.$proc$syn_yosys.v:3059$3206'.
Removing empty process `module37_2.$proc$syn_yosys.v:3057$3205'.
Removing empty process `module37_2.$proc$syn_yosys.v:3055$3204'.
Removing empty process `module37_2.$proc$syn_yosys.v:3053$3203'.
Removing empty process `module37_2.$proc$syn_yosys.v:3051$3202'.
Removing empty process `module37_2.$proc$syn_yosys.v:3049$3201'.
Removing empty process `module37_2.$proc$syn_yosys.v:3047$3200'.
Removing empty process `module37_2.$proc$syn_yosys.v:3045$3199'.
Removing empty process `module37_2.$proc$syn_yosys.v:3042$3198'.
Removing empty process `module37_2.$proc$syn_yosys.v:3038$3197'.
Removing empty process `module37_2.$proc$syn_yosys.v:3034$3196'.
Removing empty process `module37_2.$proc$syn_yosys.v:3030$3195'.
Removing empty process `module17_2.$proc$syn_yosys.v:1121$1812'.
Removing empty process `module17_2.$proc$syn_yosys.v:1069$1811'.
Removing empty process `module17_2.$proc$syn_yosys.v:1065$1810'.
Removing empty process `module17_2.$proc$syn_yosys.v:1061$1809'.
Removing empty process `module17_2.$proc$syn_yosys.v:1057$1808'.
Removing empty process `module17_2.$proc$syn_yosys.v:1053$1807'.
Removing empty process `module17_2.$proc$syn_yosys.v:1049$1806'.
Removing empty process `module17_2.$proc$syn_yosys.v:1045$1805'.
Removing empty process `module17_2.$proc$syn_yosys.v:1041$1804'.
Removing empty process `module17_2.$proc$syn_yosys.v:1037$1803'.
Removing empty process `module17_2.$proc$syn_yosys.v:1033$1802'.
Removing empty process `module17_2.$proc$syn_yosys.v:1029$1801'.
Removing empty process `module17_2.$proc$syn_yosys.v:1025$1800'.
Removing empty process `module17_2.$proc$syn_yosys.v:1021$1799'.
Removing empty process `module17_2.$proc$syn_yosys.v:1017$1798'.
Removing empty process `module17_2.$proc$syn_yosys.v:1013$1797'.
Removing empty process `module17_2.$proc$syn_yosys.v:953$1796'.
Removing empty process `module17_2.$proc$syn_yosys.v:949$1795'.
Removing empty process `module17_2.$proc$syn_yosys.v:426$1794'.
Removing empty process `module17_2.$proc$syn_yosys.v:425$1793'.
Removing empty process `module17_2.$proc$syn_yosys.v:424$1792'.
Removing empty process `module17_2.$proc$syn_yosys.v:423$1791'.
Removing empty process `module17_2.$proc$syn_yosys.v:422$1790'.
Removing empty process `module17_2.$proc$syn_yosys.v:420$1789'.
Removing empty process `module17_2.$proc$syn_yosys.v:419$1788'.
Removing empty process `module17_2.$proc$syn_yosys.v:1122$1787'.
Removing empty process `module17_2.$proc$syn_yosys.v:1119$1786'.
Removing empty process `module17_2.$proc$syn_yosys.v:1117$1785'.
Removing empty process `module17_2.$proc$syn_yosys.v:1115$1784'.
Removing empty process `module17_2.$proc$syn_yosys.v:1113$1783'.
Removing empty process `module17_2.$proc$syn_yosys.v:1111$1782'.
Removing empty process `module17_2.$proc$syn_yosys.v:1109$1781'.
Removing empty process `module17_2.$proc$syn_yosys.v:1107$1780'.
Removing empty process `module17_2.$proc$syn_yosys.v:1105$1779'.
Removing empty process `module17_2.$proc$syn_yosys.v:1103$1778'.
Removing empty process `module17_2.$proc$syn_yosys.v:1101$1777'.
Removing empty process `module17_2.$proc$syn_yosys.v:1099$1776'.
Removing empty process `module17_2.$proc$syn_yosys.v:1097$1775'.
Removing empty process `module17_2.$proc$syn_yosys.v:1095$1774'.
Removing empty process `module17_2.$proc$syn_yosys.v:1093$1773'.
Removing empty process `module17_2.$proc$syn_yosys.v:1091$1772'.
Removing empty process `module17_2.$proc$syn_yosys.v:1089$1771'.
Removing empty process `module17_2.$proc$syn_yosys.v:1087$1770'.
Removing empty process `module17_2.$proc$syn_yosys.v:1085$1769'.
Removing empty process `module17_2.$proc$syn_yosys.v:1083$1768'.
Removing empty process `module17_2.$proc$syn_yosys.v:1081$1767'.
Removing empty process `module17_2.$proc$syn_yosys.v:1079$1766'.
Removing empty process `module17_2.$proc$syn_yosys.v:1077$1765'.
Removing empty process `module17_2.$proc$syn_yosys.v:1075$1764'.
Removing empty process `module17_2.$proc$syn_yosys.v:1073$1763'.
Removing empty process `module17_2.$proc$syn_yosys.v:1070$1762'.
Removing empty process `module17_2.$proc$syn_yosys.v:1066$1761'.
Removing empty process `module17_2.$proc$syn_yosys.v:1062$1760'.
Removing empty process `module17_2.$proc$syn_yosys.v:1058$1759'.
Removing empty process `module17_2.$proc$syn_yosys.v:1054$1758'.
Removing empty process `module17_2.$proc$syn_yosys.v:1050$1757'.
Removing empty process `module17_2.$proc$syn_yosys.v:1046$1756'.
Removing empty process `module17_2.$proc$syn_yosys.v:1042$1755'.
Removing empty process `module17_2.$proc$syn_yosys.v:1038$1754'.
Removing empty process `module17_2.$proc$syn_yosys.v:1034$1753'.
Removing empty process `module17_2.$proc$syn_yosys.v:1030$1752'.
Removing empty process `module17_2.$proc$syn_yosys.v:1026$1751'.
Removing empty process `module17_2.$proc$syn_yosys.v:1022$1750'.
Removing empty process `module17_2.$proc$syn_yosys.v:1018$1749'.
Removing empty process `module17_2.$proc$syn_yosys.v:1014$1748'.
Removing empty process `module17_2.$proc$syn_yosys.v:1011$1747'.
Removing empty process `module17_2.$proc$syn_yosys.v:1009$1746'.
Removing empty process `module17_2.$proc$syn_yosys.v:1007$1745'.
Removing empty process `module17_2.$proc$syn_yosys.v:1005$1744'.
Removing empty process `module17_2.$proc$syn_yosys.v:1003$1743'.
Removing empty process `module17_2.$proc$syn_yosys.v:1001$1742'.
Removing empty process `module17_2.$proc$syn_yosys.v:999$1741'.
Removing empty process `module17_2.$proc$syn_yosys.v:997$1740'.
Removing empty process `module17_2.$proc$syn_yosys.v:995$1739'.
Removing empty process `module17_2.$proc$syn_yosys.v:993$1738'.
Removing empty process `module17_2.$proc$syn_yosys.v:991$1737'.
Removing empty process `module17_2.$proc$syn_yosys.v:989$1736'.
Removing empty process `module17_2.$proc$syn_yosys.v:987$1735'.
Removing empty process `module17_2.$proc$syn_yosys.v:985$1734'.
Removing empty process `module17_2.$proc$syn_yosys.v:983$1733'.
Removing empty process `module17_2.$proc$syn_yosys.v:981$1732'.
Removing empty process `module17_2.$proc$syn_yosys.v:979$1731'.
Removing empty process `module17_2.$proc$syn_yosys.v:977$1730'.
Removing empty process `module17_2.$proc$syn_yosys.v:975$1729'.
Removing empty process `module17_2.$proc$syn_yosys.v:973$1728'.
Removing empty process `module17_2.$proc$syn_yosys.v:971$1727'.
Removing empty process `module17_2.$proc$syn_yosys.v:969$1726'.
Removing empty process `module17_2.$proc$syn_yosys.v:967$1725'.
Removing empty process `module17_2.$proc$syn_yosys.v:965$1724'.
Removing empty process `module17_2.$proc$syn_yosys.v:963$1723'.
Removing empty process `module17_2.$proc$syn_yosys.v:961$1722'.
Removing empty process `module17_2.$proc$syn_yosys.v:959$1721'.
Removing empty process `module17_2.$proc$syn_yosys.v:957$1720'.
Removing empty process `module17_2.$proc$syn_yosys.v:954$1719'.
Removing empty process `module17_2.$proc$syn_yosys.v:950$1718'.
Removing empty process `module17_2.$proc$syn_yosys.v:947$1717'.
Removing empty process `module17_2.$proc$syn_yosys.v:945$1716'.
Removing empty process `module17_2.$proc$syn_yosys.v:943$1715'.
Removing empty process `module17_2.$proc$syn_yosys.v:941$1714'.
Removing empty process `module17_2.$proc$syn_yosys.v:939$1713'.
Removing empty process `module17_2.$proc$syn_yosys.v:937$1712'.
Removing empty process `module17_2.$proc$syn_yosys.v:935$1711'.
Removing empty process `module17_2.$proc$syn_yosys.v:933$1710'.
Removing empty process `module17_2.$proc$syn_yosys.v:931$1709'.
Removing empty process `module17_2.$proc$syn_yosys.v:929$1708'.
Removing empty process `module17_2.$proc$syn_yosys.v:927$1707'.
Removing empty process `module17_2.$proc$syn_yosys.v:925$1706'.
Removing empty process `module17_2.$proc$syn_yosys.v:923$1705'.
Removing empty process `module17_2.$proc$syn_yosys.v:921$1704'.
Removing empty process `module17_2.$proc$syn_yosys.v:919$1703'.
Removing empty process `module17_2.$proc$syn_yosys.v:917$1702'.
Removing empty process `module17_2.$proc$syn_yosys.v:915$1701'.
Removing empty process `module17_1.$proc$syn_identity.v:253$979'.
Removing empty process `module17_1.$proc$syn_identity.v:252$978'.
Removing empty process `module17_1.$proc$syn_identity.v:251$977'.
Removing empty process `module17_1.$proc$syn_identity.v:250$976'.
Removing empty process `module17_1.$proc$syn_identity.v:249$975'.
Removing empty process `module17_1.$proc$syn_identity.v:248$974'.
Removing empty process `module17_1.$proc$syn_identity.v:247$973'.
Removing empty process `module17_1.$proc$syn_identity.v:246$972'.
Removing empty process `module17_1.$proc$syn_identity.v:245$971'.
Removing empty process `module17_1.$proc$syn_identity.v:244$970'.
Found and cleaned up 2 empty switches in `\module17_1.$proc$syn_identity.v:287$912'.
Removing empty process `module17_1.$proc$syn_identity.v:287$912'.
Found and cleaned up 1 empty switch in `\module17_1.$proc$syn_identity.v:269$892'.
Removing empty process `module17_1.$proc$syn_identity.v:269$892'.
Removing empty process `module37_1.$proc$syn_identity.v:116$891'.
Removing empty process `module37_1.$proc$syn_identity.v:109$890'.
Removing empty process `module37_1.$proc$syn_identity.v:108$889'.
Removing empty process `module37_1.$proc$syn_identity.v:107$888'.
Removing empty process `module37_1.$proc$syn_identity.v:106$887'.
Removing empty process `module37_1.$proc$syn_identity.v:105$886'.
Removing empty process `module37_1.$proc$syn_identity.v:104$885'.
Removing empty process `module37_1.$proc$syn_identity.v:103$884'.
Removing empty process `module37_1.$proc$syn_identity.v:95$883'.
Removing empty process `module37_1.$proc$syn_identity.v:94$882'.
Removing empty process `module37_1.$proc$syn_identity.v:93$881'.
Removing empty process `module37_1.$proc$syn_identity.v:92$880'.
Removing empty process `module37_1.$proc$syn_identity.v:221$859'.
Found and cleaned up 2 empty switches in `\module37_1.$proc$syn_identity.v:169$772'.
Removing empty process `module37_1.$proc$syn_identity.v:169$772'.
Removing empty process `module37_1.$proc$syn_identity.v:147$746'.
Cleaned up 5 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module module6_1.
<suppressed ~7 debug messages>
Optimizing module top_1.
<suppressed ~1 debug messages>
Optimizing module top.
Optimizing module top_2.
Optimizing module module6_2.
<suppressed ~8 debug messages>
Optimizing module module37_2.
<suppressed ~74 debug messages>
Optimizing module module17_2.
<suppressed ~16 debug messages>
Optimizing module module17_1.
<suppressed ~9 debug messages>
Optimizing module module37_1.
<suppressed ~25 debug messages>

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module37_1..
Removed 29 unused cells and 2165 unused wires.
<suppressed ~62 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module module17_1..
checking module module17_2..
checking module module37_1..
checking module module37_2..
checking module module6_1..
checking module module6_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module17_1.
Optimizing module module17_2.
Optimizing module module37_1.
Optimizing module module37_2.
Optimizing module module6_1.
Optimizing module module6_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module17_1'.
<suppressed ~15 debug messages>
Finding identical cells in module `\module17_2'.
<suppressed ~165 debug messages>
Finding identical cells in module `\module37_1'.
<suppressed ~9 debug messages>
Finding identical cells in module `\module37_2'.
<suppressed ~177 debug messages>
Finding identical cells in module `\module6_1'.
Finding identical cells in module `\module6_2'.
<suppressed ~18 debug messages>
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 128 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module17_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module17_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module37_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$syn_identity.v:158$757.
Running muxtree optimizer on module \module37_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 1 multiplexer ports.
<suppressed ~228 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module17_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:316$956: { $xor$syn_identity.v:316$955_Y [0] $xor$syn_identity.v:316$955_Y [1] $xor$syn_identity.v:316$955_Y [2] $xor$syn_identity.v:316$955_Y [3] $xor$syn_identity.v:316$955_Y [4] $xor$syn_identity.v:316$955_Y [5] $xor$syn_identity.v:316$955_Y [6] $xor$syn_identity.v:316$955_Y [7] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:294$924: { \wire18 [6] \wire18 [7] \wire18 [8] \wire18 [9] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:292$918: { \reg25 [0] \reg25 [1] \reg25 [2] \reg25 [3] \reg25 [4] \reg25 [5] \reg25 [6] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:289$913: { \reg27 [0] \reg27 [1] \reg27 [2] \reg27 [3] \reg27 [4] \reg27 [5] \reg27 [6] \reg27 [7] \reg27 [8] \reg27 [9] \reg27 [10] \reg27 [11] \reg27 [12] \reg27 [13] \reg27 [14] \reg27 [15] \reg27 [16] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:282$908: { \wire18 [0] \wire18 [1] \wire18 [2] \wire18 [3] \wire18 [4] \wire18 [5] \wire18 [6] \wire18 [7] \wire18 [8] \wire18 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:324$968: { \reg25 [0] \reg25 [1] \reg25 [2] \reg25 [3] \reg25 [4] \reg25 [5] \reg25 [6] }
  Optimizing cells in module \module17_1.
  Optimizing cells in module \module17_2.
  Optimizing cells in module \module37_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:214$845: { $neg$syn_identity.v:214$844_Y [0] $neg$syn_identity.v:214$844_Y [1] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:212$843: { $shr$syn_identity.v:212$842_Y [0] $shr$syn_identity.v:212$842_Y [1] $shr$syn_identity.v:212$842_Y [2] $shr$syn_identity.v:212$842_Y [3] $shr$syn_identity.v:212$842_Y [4] $shr$syn_identity.v:212$842_Y [5] $shr$syn_identity.v:212$842_Y [6] $shr$syn_identity.v:212$842_Y [7] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:156$754: { \wire41 [0] \wire41 [1] \wire41 [2] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:228$869: { \wire59 [0] \wire59 [1] \wire59 [2] \wire59 [3] \wire59 [4] \wire59 [5] \wire59 [6] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:200$808: { \wire45 [0] \wire45 [1] \wire45 [2] \wire45 [3] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:151$748: { \wire38 [0] \wire38 [1] \wire38 [2] \wire38 [3] \wire38 [4] \wire38 [5] }
  Optimizing cells in module \module37_1.
  Optimizing cells in module \module37_2.
  Optimizing cells in module \module6_1.
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:63$723: { \wire8 [0] \wire8 [1] \wire8 [2] \wire8 [3] \wire8 [4] \wire8 [5] \wire8 [6] \wire8 [7] \wire8 [8] \wire8 [9] \wire8 [10] \wire8 [11] \wire8 [12] \wire8 [13] \wire8 [14] \wire8 [15] \wire8 [16] \wire8 [17] \wire8 [18] \wire8 [19] }
  Optimizing cells in module \module6_1.
  Optimizing cells in module \module6_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:17$697: { $xor$syn_identity.v:17$696_Y [0] $xor$syn_identity.v:17$696_Y [1] $xor$syn_identity.v:17$696_Y [2] $xor$syn_identity.v:17$696_Y [3] $xor$syn_identity.v:17$696_Y [4] $xor$syn_identity.v:17$696_Y [5] $xor$syn_identity.v:17$696_Y [6] $xor$syn_identity.v:17$696_Y [7] $xor$syn_identity.v:17$696_Y [8] $xor$syn_identity.v:17$696_Y [9] $xor$syn_identity.v:17$696_Y [10] $xor$syn_identity.v:17$696_Y [11] $xor$syn_identity.v:17$696_Y [12] $xor$syn_identity.v:17$696_Y [13] $xor$syn_identity.v:17$696_Y [14] $xor$syn_identity.v:17$696_Y [15] $xor$syn_identity.v:17$696_Y [16] $xor$syn_identity.v:17$696_Y [17] $xor$syn_identity.v:17$696_Y [18] $xor$syn_identity.v:17$696_Y [19] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:21$704: { \wire1 [0] \wire1 [1] \wire1 [2] \wire1 [3] \wire1 [4] \wire1 [5] \wire1 [6] \wire1 [7] \wire1 [8] \wire1 [9] \wire1 [10] \wire1 [11] \wire1 [12] \wire1 [13] \wire1 [14] \wire1 [15] \wire1 [16] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:20$702: { $ternary$syn_identity.v:20$701_Y [0] $ternary$syn_identity.v:20$701_Y [1] $ternary$syn_identity.v:20$701_Y [2] $ternary$syn_identity.v:20$701_Y [3] $ternary$syn_identity.v:20$701_Y [4] $ternary$syn_identity.v:20$701_Y [5] $ternary$syn_identity.v:20$701_Y [6] $ternary$syn_identity.v:20$701_Y [7] $ternary$syn_identity.v:20$701_Y [8] $ternary$syn_identity.v:20$701_Y [9] $ternary$syn_identity.v:20$701_Y [10] $ternary$syn_identity.v:20$701_Y [11] $ternary$syn_identity.v:20$701_Y [12] $ternary$syn_identity.v:20$701_Y [13] $ternary$syn_identity.v:20$701_Y [14] $ternary$syn_identity.v:20$701_Y [15] $ternary$syn_identity.v:20$701_Y [16] $ternary$syn_identity.v:20$701_Y [17] $ternary$syn_identity.v:20$701_Y [18] $ternary$syn_identity.v:20$701_Y [19] $ternary$syn_identity.v:20$701_Y [20] }
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 16 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module17_1'.
Finding identical cells in module `\module17_2'.
Finding identical cells in module `\module37_1'.
Finding identical cells in module `\module37_2'.
Finding identical cells in module `\module6_1'.
Finding identical cells in module `\module6_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \reg68 = 20'00000000000000000000 to constant driver in module module37_1.
Promoted 1 init specs to constant drivers.

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module37_1..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 129 unused wires.
<suppressed ~5 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module17_1.
Optimizing module module17_2.
Optimizing module module37_1.
Optimizing module module37_2.
Optimizing module module6_1.
Optimizing module module6_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module17_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module17_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module37_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module37_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module17_1.
  Optimizing cells in module \module17_2.
  Optimizing cells in module \module37_1.
  Optimizing cells in module \module37_2.
  Optimizing cells in module \module6_1.
  Optimizing cells in module \module6_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module17_1'.
Finding identical cells in module `\module17_2'.
Finding identical cells in module `\module37_1'.
Finding identical cells in module `\module37_2'.
Finding identical cells in module `\module6_1'.
Finding identical cells in module `\module6_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module37_1..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module17_1.
Optimizing module module17_2.
Optimizing module module37_1.
Optimizing module module37_2.
Optimizing module module6_1.
Optimizing module module6_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 17) from FF cell module17_1.$procdff$3999 ($dff).
Removed top 5 bits (of 7) from FF cell module17_1.$procdff$3996 ($dff).
Removed top 3 bits (of 8) from port B of cell module17_1.$le$syn_identity.v:271$893 ($le).
Removed top 3 bits (of 10) from port Y of cell module17_1.$xor$syn_identity.v:274$903 ($xor).
Removed top 3 bits (of 10) from port A of cell module17_1.$xor$syn_identity.v:274$903 ($xor).
Removed top 3 bits (of 8) from port B of cell module17_1.$xor$syn_identity.v:274$903 ($xor).
Removed top 3 bits (of 10) from mux cell module17_1.$ternary$syn_identity.v:274$902 ($mux).
Removed top 22 bits (of 23) from port A of cell module17_1.$sub$syn_identity.v:293$920 ($sub).
Removed top 18 bits (of 23) from mux cell module17_1.$ternary$syn_identity.v:293$923 ($mux).
Removed top 14 bits (of 22) from port B of cell module17_1.$ge$syn_identity.v:309$939 ($ge).
Removed top 13 bits (of 22) from mux cell module17_1.$ternary$syn_identity.v:314$954 ($mux).
Removed top 9 bits (of 17) from port B of cell module17_1.$and$syn_identity.v:319$957 ($and).
Removed top 14 bits (of 17) from mux cell module17_1.$ternary$syn_identity.v:321$967 ($mux).
Removed top 18 bits (of 23) from mux cell module17_1.$ternary$syn_identity.v:293$922 ($mux).
Removed top 6 bits (of 15) from mux cell module17_1.$ternary$syn_identity.v:314$953 ($mux).
Removed top 14 bits (of 17) from mux cell module17_1.$ternary$syn_identity.v:320$964 ($mux).
Removed top 18 bits (of 23) from port Y of cell module17_1.$sub$syn_identity.v:293$920 ($sub).
Removed top 18 bits (of 23) from port B of cell module17_1.$sub$syn_identity.v:293$920 ($sub).
Removed top 6 bits (of 15) from mux cell module17_1.$ternary$syn_identity.v:314$951 ($mux).
Removed top 14 bits (of 17) from mux cell module17_1.$ternary$syn_identity.v:319$960 ($mux).
Removed top 6 bits (of 15) from port Y of cell module17_1.$xor$syn_identity.v:313$946 ($xor).
Removed top 6 bits (of 15) from port A of cell module17_1.$xor$syn_identity.v:313$946 ($xor).
Removed top 5 bits (of 14) from mux cell module17_1.$ternary$syn_identity.v:314$949 ($mux).
Removed top 14 bits (of 17) from port Y of cell module17_1.$and$syn_identity.v:319$957 ($and).
Removed top 14 bits (of 17) from port A of cell module17_1.$and$syn_identity.v:319$957 ($and).
Removed top 7 bits (of 8) from port B of cell module17_1.$and$syn_identity.v:319$957 ($and).
Removed top 14 bits (of 17) from wire module17_1.$and$syn_identity.v:319$957_Y.
Removed top 6 bits (of 7) from wire module17_1.$logic_and$syn_identity.v:281$907_Y.
Removed top 8 bits (of 9) from wire module17_1.$logic_not$syn_identity.v:324$969_Y.
Removed top 18 bits (of 23) from wire module17_1.$sub$syn_identity.v:293$920_Y.
Removed top 3 bits (of 10) from wire module17_1.$ternary$syn_identity.v:274$902_Y.
Removed top 5 bits (of 14) from wire module17_1.$ternary$syn_identity.v:314$949_Y.
Removed top 6 bits (of 15) from wire module17_1.$ternary$syn_identity.v:314$951_Y.
Removed top 13 bits (of 22) from wire module17_1.$ternary$syn_identity.v:314$954_Y.
Removed top 14 bits (of 17) from wire module17_1.$ternary$syn_identity.v:320$964_Y.
Removed top 14 bits (of 17) from wire module17_1.$ternary$syn_identity.v:321$967_Y.
Removed top 3 bits (of 10) from wire module17_1.$xor$syn_identity.v:274$903_Y.
Removed top 21 bits (of 22) from wire module17_2._000_.
Removed top 5 bits (of 7) from wire module17_2.reg33.
Removed top 8 bits (of 9) from FF cell module37_1.$procdff$4007 ($dff).
Removed top 17 bits (of 18) from FF cell module37_1.$procdff$4006 ($dff).
Removed top 13 bits (of 14) from FF cell module37_1.$procdff$4005 ($dff).
Removed top 10 bits (of 11) from FF cell module37_1.$procdff$4004 ($dff).
Removed top 12 bits (of 31) from port B of cell module37_1.$and$syn_identity.v:149$747 ($and).
Removed top 22 bits (of 31) from port Y of cell module37_1.$and$syn_identity.v:149$747 ($and).
Removed top 9 bits (of 18) from port A of cell module37_1.$and$syn_identity.v:149$747 ($and).
Removed top 10 bits (of 19) from port B of cell module37_1.$and$syn_identity.v:149$747 ($and).
Removed top 7 bits (of 8) from port A of cell module37_1.$eq$syn_identity.v:151$751 ($eq).
Removed top 12 bits (of 18) from port A of cell module37_1.$shr$syn_identity.v:160$758 ($shr).
Removed top 12 bits (of 17) from port B of cell module37_1.$shr$syn_identity.v:160$758 ($shr).
Removed top 12 bits (of 18) from mux cell module37_1.$ternary$syn_identity.v:160$764 ($mux).
Removed top 9 bits (of 20) from mux cell module37_1.$ternary$syn_identity.v:177$780 ($mux).
Removed top 3 bits (of 4) from port A of cell module37_1.$not$syn_identity.v:184$783 ($not).
Removed top 12 bits (of 13) from port B of cell module37_1.$shr$syn_identity.v:185$784 ($shr).
Removed top 9 bits (of 17) from port A of cell module37_1.$xnor$syn_identity.v:185$785 ($xnor).
Removed top 9 bits (of 17) from port B of cell module37_1.$xnor$syn_identity.v:185$785 ($xnor).
Removed top 3 bits (of 11) from port A of cell module37_1.$xnor$syn_identity.v:190$796 ($xnor).
Removed top 3 bits (of 11) from port B of cell module37_1.$xnor$syn_identity.v:190$796 ($xnor).
Removed top 8 bits (of 11) from port Y of cell module37_1.$xnor$syn_identity.v:190$796 ($xnor).
Removed top 8 bits (of 19) from mux cell module37_1.$ternary$syn_identity.v:198$807 ($mux).
Removed top 5 bits (of 6) from port A of cell module37_1.$xnor$syn_identity.v:199$811 ($xnor).
Removed top 5 bits (of 6) from port B of cell module37_1.$xnor$syn_identity.v:199$811 ($xnor).
Removed top 3 bits (of 6) from port Y of cell module37_1.$xnor$syn_identity.v:199$811 ($xnor).
Removed top 17 bits (of 18) from port A of cell module37_1.$add$syn_identity.v:203$813 ($add).
Removed top 17 bits (of 18) from port B of cell module37_1.$xnor$syn_identity.v:205$818 ($xnor).
Removed top 2 bits (of 3) from port B of cell module37_1.$xor$syn_identity.v:205$814 ($xor).
Removed top 10 bits (of 19) from port Y of cell module37_1.$xor$syn_identity.v:205$814 ($xor).
Removed top 3 bits (of 4) from port A of cell module37_1.$sshr$syn_identity.v:205$819 ($sshr).
Removed top 17 bits (of 18) from port B of cell module37_1.$lt$syn_identity.v:207$832 ($lt).
Removed top 1 bits (of 12) from port A of cell module37_1.$ge$syn_identity.v:210$834 ($ge).
Removed top 9 bits (of 12) from port B of cell module37_1.$ge$syn_identity.v:210$834 ($ge).
Removed top 3 bits (of 11) from mux cell module37_1.$ternary$syn_identity.v:211$838 ($mux).
Removed top 6 bits (of 7) from port A of cell module37_1.$xor$syn_identity.v:215$848 ($xor).
Removed top 17 bits (of 18) from port A of cell module37_1.$xor$syn_identity.v:215$847 ($xor).
Removed top 15 bits (of 18) from port B of cell module37_1.$xor$syn_identity.v:215$847 ($xor).
Removed top 15 bits (of 18) from port Y of cell module37_1.$xor$syn_identity.v:215$847 ($xor).
Removed top 6 bits (of 7) from port B of cell module37_1.$le$syn_identity.v:218$854 ($le).
Removed top 18 bits (of 19) from port A of cell module37_1.$add$syn_identity.v:216$850 ($add).
Removed top 12 bits (of 19) from port B of cell module37_1.$add$syn_identity.v:216$850 ($add).
Removed top 11 bits (of 19) from port Y of cell module37_1.$add$syn_identity.v:216$850 ($add).
Removed top 1 bits (of 12) from port A of cell module37_1.$add$syn_identity.v:220$858 ($add).
Removed top 4 bits (of 12) from port B of cell module37_1.$add$syn_identity.v:220$858 ($add).
Removed top 11 bits (of 18) from mux cell module37_1.$ternary$syn_identity.v:226$866 ($mux).
Removed top 11 bits (of 18) from port A of cell module37_1.$shr$syn_identity.v:226$867 ($shr).
Removed top 10 bits (of 18) from port A of cell module37_1.$sub$syn_identity.v:226$868 ($sub).
Removed top 12 bits (of 18) from mux cell module37_1.$ternary$syn_identity.v:160$762 ($mux).
Removed top 9 bits (of 20) from mux cell module37_1.$ternary$syn_identity.v:177$777 ($mux).
Removed top 12 bits (of 18) from mux cell module37_1.$ternary$syn_identity.v:160$761 ($mux).
Removed top 12 bits (of 18) from port Y of cell module37_1.$shr$syn_identity.v:160$758 ($shr).
Removed top 8 bits (of 9) from wire module37_1.$0\reg57[8:0].
Removed top 13 bits (of 14) from wire module37_1.$0\reg66[13:0].
Removed top 10 bits (of 11) from wire module37_1.$0\reg67[10:0].
Removed top 11 bits (of 19) from wire module37_1.$add$syn_identity.v:216$850_Y.
Removed top 17 bits (of 18) from wire module37_1.$eq$syn_identity.v:207$831_Y.
Removed top 5 bits (of 6) from wire module37_1.$logic_not$syn_identity.v:199$810_Y.
Removed top 18 bits (of 19) from wire module37_1.$logic_not$syn_identity.v:215$849_Y.
Removed top 25 bits (of 26) from wire module37_1.$logic_not$syn_identity.v:228$870_Y.
Removed top 7 bits (of 8) from wire module37_1.$reduce_xnor$syn_identity.v:151$750_Y.
Removed top 17 bits (of 18) from wire module37_1.$reduce_xnor$syn_identity.v:205$817_Y.
Removed top 12 bits (of 18) from wire module37_1.$shr$syn_identity.v:160$758_Y.
Removed top 9 bits (of 20) from wire module37_1.$ternary$syn_identity.v:177$777_Y.
Removed top 9 bits (of 20) from wire module37_1.$ternary$syn_identity.v:177$780_Y.
Removed top 8 bits (of 19) from wire module37_1.$ternary$syn_identity.v:198$807_Y.
Removed top 3 bits (of 11) from wire module37_1.$ternary$syn_identity.v:211$838_Y.
Removed top 11 bits (of 18) from wire module37_1.$ternary$syn_identity.v:226$866_Y.
Removed top 8 bits (of 11) from wire module37_1.$xnor$syn_identity.v:190$796_Y.
Removed top 3 bits (of 6) from wire module37_1.$xnor$syn_identity.v:199$811_Y.
Removed top 10 bits (of 19) from wire module37_1.$xor$syn_identity.v:205$814_Y.
Removed top 15 bits (of 18) from wire module37_1.$xor$syn_identity.v:215$847_Y.
Removed top 12 bits (of 13) from wire module37_1.wire43.
Removed top 3 bits (of 4) from wire module37_1.wire45.
Removed top 9 bits (of 12) from wire module37_1.wire46.
Removed top 5 bits (of 6) from wire module37_1.wire47.
Removed top 9 bits (of 10) from wire module37_1.wire58.
Removed top 6 bits (of 7) from wire module37_1.wire59.
Removed top 11 bits (of 12) from wire module37_1.wire61.
Removed top 10 bits (of 18) from wire module37_1.wire62.
Removed top 21 bits (of 22) from wire module37_1.wire63.
Removed top 9 bits (of 10) from port A of cell module6_1.$not$syn_identity.v:60$710 ($not).
Removed top 13 bits (of 15) from port B of cell module6_1.$add$syn_identity.v:61$712 ($add).
Removed top 7 bits (of 8) from port A of cell module6_1.$sshl$syn_identity.v:64$726 ($sshl).
Removed top 9 bits (of 10) from port A of cell module6_1.$ge$syn_identity.v:75$732 ($ge).
Removed top 14 bits (of 22) from mux cell module6_1.$ternary$syn_identity.v:75$734 ($mux).
Removed top 17 bits (of 18) from port A of cell module6_1.$lt$syn_identity.v:76$737 ($lt).
Removed top 13 bits (of 15) from port B of cell module6_1.$lt$syn_identity.v:76$737 ($lt).
Converting cell module6_1.$lt$syn_identity.v:76$737 ($lt) from signed to unsigned.
Removed top 1 bits (of 2) from port B of cell module6_1.$lt$syn_identity.v:76$737 ($lt).
Removed top 17 bits (of 18) from port A of cell module6_1.$ne$syn_identity.v:76$738 ($ne).
Removed top 21 bits (of 22) from wire module6_1.$ge$syn_identity.v:75$732_Y.
Removed top 7 bits (of 8) from wire module6_1.$le$syn_identity.v:62$717_Y.
Removed top 7 bits (of 8) from wire module6_1.$pos$syn_identity.v:63$724_Y.
Removed top 18 bits (of 19) from wire module6_1.$reduce_xnor$syn_identity.v:62$713_Y.
Removed top 14 bits (of 22) from wire module6_1.$ternary$syn_identity.v:75$734_Y.
Removed top 14 bits (of 15) from wire module6_1.wire11.
Removed top 17 bits (of 18) from wire module6_1.wire13.
Removed top 14 bits (of 17) from wire module6_1.wire16.
Removed top 10 bits (of 11) from wire module6_1.wire74.
Removed top 21 bits (of 22) from port A of cell top_1.$xnor$syn_identity.v:21$708 ($xnor).
Removed top 21 bits (of 22) from port B of cell top_1.$xnor$syn_identity.v:21$708 ($xnor).
Removed top 21 bits (of 22) from wire top_1.$logic_not$syn_identity.v:21$707_Y.
Removed top 21 bits (of 22) from wire top_1.$reduce_xnor$syn_identity.v:21$703_Y.
Removed top 21 bits (of 22) from wire top_1.wire5.
Removed top 21 bits (of 22) from wire top_2.wire80.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module37_1..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 59 unused wires.
<suppressed ~6 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module17_1.
Optimizing module module17_2.
Optimizing module module37_1.
<suppressed ~4 debug messages>
Optimizing module module37_2.
Optimizing module module6_1.
<suppressed ~2 debug messages>
Optimizing module module6_2.
Optimizing module top.
Optimizing module top_1.
<suppressed ~1 debug messages>
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module17_1'.
Finding identical cells in module `\module17_2'.
Finding identical cells in module `\module37_1'.
Finding identical cells in module `\module37_2'.
Finding identical cells in module `\module6_1'.
Finding identical cells in module `\module6_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \reg33 [6:2] = 5'xxxxx to constant driver in module module17_1.
Promoted 1 init specs to constant drivers.

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module37_1..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 3 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

9.11.5. Rerunning OPT passes. (Removed registers in this run.)

9.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module17_1.
Optimizing module module17_2.
Optimizing module module37_1.
Optimizing module module37_2.
Optimizing module module6_1.
Optimizing module module6_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module17_1'.
Finding identical cells in module `\module17_2'.
Finding identical cells in module `\module37_1'.
Finding identical cells in module `\module37_2'.
Finding identical cells in module `\module6_1'.
Finding identical cells in module `\module6_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.11.8. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module17_1..
Finding unused cells or wires in module \module17_2..
Finding unused cells or wires in module \module37_1..
Finding unused cells or wires in module \module37_2..
Finding unused cells or wires in module \module6_1..
Finding unused cells or wires in module \module6_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.11.10. Finished fast OPT passes.

9.12. Printing statistics.

=== module17_1 ===

   Number of wires:                 82
   Number of wire bits:            853
   Number of public wires:          19
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $and                            1
     $dff                           10
     $eq                             1
     $ge                             2
     $le                             2
     $logic_and                      1
     $logic_not                      3
     $mux                           27
     $or                             1
     $reduce_and                     1
     $reduce_bool                    9
     $reduce_or                      5
     $reduce_xnor                    1
     $shl                            2
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            3

=== module17_2 ===

   Number of wires:                623
   Number of wire bits:            994
   Number of public wires:         443
   Number of public wire bits:     814
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                739
     $and                          141
     $dff                           87
     $mux                           78
     $not                          197
     $or                           217
     $xor                           19

=== module37_1 ===

   Number of wires:                111
   Number of wire bits:           1335
   Number of public wires:          34
   Number of public wire bits:     568
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     $add                            4
     $and                            1
     $dff                           11
     $eq                             1
     $ge                             1
     $gt                             1
     $le                             1
     $logic_and                      2
     $logic_not                      3
     $lt                             1
     $mux                           27
     $neg                            1
     $not                            1
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      3
     $reduce_xnor                    7
     $reduce_xor                     1
     $shr                            4
     $sshl                           1
     $sshr                           2
     $sub                            3
     $xnor                           5
     $xor                            3

=== module37_2 ===

   Number of wires:               1269
   Number of wire bits:           1852
   Number of public wires:         938
   Number of public wire bits:    1521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1358
     $and                          254
     $dff                           70
     $mux                          187
     $not                          318
     $or                           384
     $xor                          145

=== module6_1 ===

   Number of wires:                 41
   Number of wire bits:            911
   Number of public wires:          17
   Number of public wire bits:     339
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                            1
     $ge                             1
     $le                             2
     $logic_and                      1
     $lt                             1
     $mux                            6
     $ne                             2
     $neg                            1
     $not                            1
     $reduce_and                     1
     $reduce_bool                    4
     $reduce_xnor                    2
     $shl                            1
     $sshl                           1
     module17_1                      1
     module37_1                      1

=== module6_2 ===

   Number of wires:                424
   Number of wire bits:           1133
   Number of public wires:         284
   Number of public wire bits:     993
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                409
     $and                           92
     $mux                            2
     $not                          111
     $or                           136
     $xor                           66
     module17_2                      1
     module37_2                      1

=== top ===

   Number of wires:                 11
   Number of wire bits:            272
   Number of public wires:           8
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                 20
   Number of wire bits:            474
   Number of public wires:          12
   Number of public wire bits:     231
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $logic_not                      1
     $mux                            1
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $reduce_xnor                    1
     $xnor                           1
     $xor                            1
     module6_1                       1

=== top_2 ===

   Number of wires:                 67
   Number of wire bits:            399
   Number of public wires:          49
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           15
     $not                           18
     $or                            20
     $xor                            3
     module6_2                       1

=== design hierarchy ===

   top                               1
     top_1                           1
       module6_1                     1
         module17_1                  1
         module37_1                  1
     top_2                           1
       module6_2                     1
         module17_2                  1
         module37_2                  1

   Number of wires:               2648
   Number of wire bits:           8223
   Number of public wires:        1804
   Number of public wire bits:    5433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2769
     $add                            6
     $and                          505
     $assert                         1
     $dff                          180
     $eq                             3
     $ge                             4
     $gt                             1
     $le                             5
     $logic_and                      4
     $logic_not                      7
     $lt                             2
     $mux                          328
     $ne                             2
     $neg                            2
     $not                          646
     $or                           758
     $reduce_and                     5
     $reduce_bool                   26
     $reduce_or                      9
     $reduce_xnor                   11
     $reduce_xor                     1
     $shl                            3
     $shr                            5
     $sshl                           2
     $sshr                           3
     $sub                            4
     $xnor                           6
     $xor                          240

9.13. Executing CHECK pass (checking for obvious problems).
checking module module17_1..
checking module module17_2..
checking module module37_1..
checking module module37_2..
checking module module6_1..
checking module module6_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
