<stg><name>erase</name>


<trans_list>

<trans id="360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="9" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp><and_exp><literal name="tmp1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="28" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %value_barrel_read_2 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_barrel_read)

]]></Node>
<StgValue><ssdm name="value_barrel_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %value_psModule_read_2 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_psModule_read)

]]></Node>
<StgValue><ssdm name="value_psModule_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %value_layerId_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_layerId_read)

]]></Node>
<StgValue><ssdm name="value_layerId_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %value_z_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_z_read)

]]></Node>
<StgValue><ssdm name="value_z_read_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %value_phi_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_phi_read)

]]></Node>
<StgValue><ssdm name="value_phi_read_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %value_r_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_r_read)

]]></Node>
<StgValue><ssdm name="value_r_read_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %arrayHLS_data_setti = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_data_settings_chosenRofPhi_offset)

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %arrayHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_size_read)

]]></Node>
<StgValue><ssdm name="arrayHLS_size_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32">
<![CDATA[
:8  %tmp_233 = trunc i32 %arrayHLS_data_setti to i11

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:9  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_233, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32">
<![CDATA[
:10  %tmp_234 = trunc i32 %arrayHLS_data_setti to i13

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
:11  %p_shl1_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_234, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %tmp_s = add i14 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="14">
<![CDATA[
:13  %tmp_235 = trunc i14 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:14  %value_r_read_to_int = bitcast float %value_r_read_2 to i32

]]></Node>
<StgValue><ssdm name="value_r_read_to_int"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="32">
<![CDATA[
:15  %tmp_236 = trunc i32 %value_r_read_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %notrhs2 = icmp eq i23 %tmp_236, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:17  %value_phi_read_to_i = bitcast float %value_phi_read_2 to i32

]]></Node>
<StgValue><ssdm name="value_phi_read_to_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="32">
<![CDATA[
:18  %tmp_237 = trunc i32 %value_phi_read_to_i to i23

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %notrhs6 = icmp eq i23 %tmp_237, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:20  %value_z_read_to_int = bitcast float %value_z_read_2 to i32

]]></Node>
<StgValue><ssdm name="value_z_read_to_int"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="32">
<![CDATA[
:21  %tmp_238 = trunc i32 %value_z_read_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:22  %notrhs5 = icmp eq i23 %tmp_238, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j = phi i32 [ 0, %0 ], [ %i, %.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond = icmp eq i32 %j, %arrayHLS_size_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %j, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %8, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32">
<![CDATA[
:0  %tmp_239 = trunc i32 %j to i10

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_189 = add i10 %tmp_239, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_192_cast = zext i10 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayHLS_data_r_ad = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayHLS_data_phi_s = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_s"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayHLS_data_z_ad = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayHLS_data_layer = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayHLS_data_psMod = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayHLS_data_barre = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:9  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_r_read_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %notlhs1 = icmp ne i8 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %arrayHLS_size_write = add i32 %arrayHLS_size_read, -1

]]></Node>
<StgValue><ssdm name="arrayHLS_size_write"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %arrayHLS_size_write

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:9  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:10  %arrayHLS_data_r_lo_3 = bitcast float %arrayHLS_data_r_lo to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_r_lo_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_240 = trunc i32 %arrayHLS_data_r_lo_3 to i23

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %notrhs = icmp eq i23 %tmp_240, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_99 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_100 = or i1 %notrhs2, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_101 = and i1 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_102 = fcmp oeq float %arrayHLS_data_r_lo, %value_r_read_2

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_103 = and i1 %tmp_101, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_103, label %3, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_phi_6 = load float* %arrayHLS_data_phi_s, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_phi_read_to_i, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs5 = icmp ne i8 %tmp_106, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_phi_6 = load float* %arrayHLS_data_phi_s, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
:1  %arrayHLS_data_phi_7 = bitcast float %arrayHLS_data_phi_6 to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_phi_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_241 = trunc i32 %arrayHLS_data_phi_7 to i23

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs3 = icmp ne i8 %tmp_104, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs4 = icmp eq i23 %tmp_241, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_108 = or i1 %notrhs4, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_109 = or i1 %notrhs6, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_110 = and i1 %tmp_108, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_111 = fcmp oeq float %arrayHLS_data_phi_6, %value_phi_read_2

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_112 = and i1 %tmp_110, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_112, label %4, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_z_read_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs9 = icmp ne i8 %tmp_115, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
:1  %arrayHLS_data_z_lo_3 = bitcast float %arrayHLS_data_z_lo to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_z_lo_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_242 = trunc i32 %arrayHLS_data_z_lo_3 to i23

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs7 = icmp ne i8 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs8 = icmp eq i23 %tmp_242, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_117 = or i1 %notrhs8, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_118 = or i1 %notrhs5, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_119 = and i1 %tmp_117, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_120 = fcmp oeq float %arrayHLS_data_z_lo, %value_z_read_2

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_121 = and i1 %tmp_119, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_121, label %5, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_layer_5 = load i32* %arrayHLS_data_layer, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_layer_5 = load i32* %arrayHLS_data_layer, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_86 = icmp eq i32 %arrayHLS_data_layer_5, %value_layerId_read_2

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_86, label %6, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_psMod_5 = load i1* %arrayHLS_data_psMod, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9">
<![CDATA[
:0  %arrayHLS_data_psMod_5 = load i1* %arrayHLS_data_psMod, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_5"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp_i = xor i1 %arrayHLS_data_psMod_5, %value_psModule_read_2

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.loopexit, label %"operator==.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="9">
<![CDATA[
operator==.exit:0  %arrayHLS_data_barre_5 = load i1* %arrayHLS_data_barre, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="9">
<![CDATA[
operator==.exit:0  %arrayHLS_data_barre_5 = load i1* %arrayHLS_data_barre, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_5"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator==.exit:1  %tmp1_i = xor i1 %arrayHLS_data_barre_5, %value_barrel_read_2

]]></Node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator==.exit:2  br i1 %tmp1_i, label %.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %j3 = phi i32 [ %j_2, %7 ], [ %j, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_87 = icmp ult i32 %j3, %arrayHLS_size_read

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_87, label %7, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="32">
<![CDATA[
:0  %tmp_243 = trunc i32 %j3 to i14

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_190 = add i14 %tmp_s, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %j_2 = add i32 1, %j3

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="32">
<![CDATA[
:71  %tmp_244 = trunc i32 %j_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:72  %tmp_210 = add i14 %tmp_s, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="tmp_112" val="1"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp><and_exp><literal name="tmp1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp><and_exp><literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="14">
<![CDATA[
:73  %tmp_213_cast = zext i14 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %arrayHLS_data_setti_92 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_92"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %arrayHLS_data_setti_93 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_93"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:76  %tmp_211 = mul i14 19, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="14">
<![CDATA[
:77  %tmp_214_cast = sext i14 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %arrayHLS_data_setti_94 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_94"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:79  %tmp_212 = add i14 1, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="14">
<![CDATA[
:80  %tmp_215_cast = sext i14 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %arrayHLS_data_setti_95 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_95"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %arrayHLS_data_setti_113 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_113"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %arrayHLS_data_setti_114 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_114"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %arrayHLS_data_r_ad_4 = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad_4"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %arrayHLS_data_phi_9 = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_9"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %arrayHLS_data_z_ad_4 = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad_4"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %arrayHLS_data_layer_7 = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_7"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %arrayHLS_data_psMod_7 = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_7"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %arrayHLS_data_barre_7 = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_7"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9">
<![CDATA[
:141  %arrayHLS_data_setti_115 = load float* %arrayHLS_data_setti_92, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_115"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
:143  %arrayHLS_data_setti_116 = load float* %arrayHLS_data_setti_93, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_116"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="13">
<![CDATA[
:145  %arrayHLS_data_setti_117 = load float* %arrayHLS_data_setti_94, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_117"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
:147  %arrayHLS_data_setti_118 = load float* %arrayHLS_data_setti_95, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_118"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
:183  %arrayHLS_data_setti_136 = load i32* %arrayHLS_data_setti_113, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_136"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
:185  %arrayHLS_data_setti_137 = load i32* %arrayHLS_data_setti_114, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_137"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="9">
<![CDATA[
:187  %arrayHLS_data_r_lo_4 = load float* %arrayHLS_data_r_ad_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_4"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="9">
<![CDATA[
:189  %arrayHLS_data_phi_10 = load float* %arrayHLS_data_phi_9, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_10"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="9">
<![CDATA[
:191  %arrayHLS_data_z_lo_4 = load float* %arrayHLS_data_z_ad_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_4"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
:193  %arrayHLS_data_layer_8 = load i32* %arrayHLS_data_layer_7, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_8"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="9">
<![CDATA[
:195  %arrayHLS_data_psMod_8 = load i1* %arrayHLS_data_psMod_7, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_8"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="9">
<![CDATA[
:197  %arrayHLS_data_barre_8 = load i1* %arrayHLS_data_barre_7, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_193_cast = zext i14 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayHLS_data_setti_69 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_69"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayHLS_data_setti_70 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_70"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %arrayHLS_data_setti_90 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_90"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %arrayHLS_data_setti_91 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_91"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %arrayHLS_data_r_ad_3 = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad_3"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %arrayHLS_data_phi_8 = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_8"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %arrayHLS_data_z_ad_3 = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %arrayHLS_data_layer_6 = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_6"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %arrayHLS_data_psMod_6 = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_6"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %arrayHLS_data_barre_6 = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_6"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:82  %tmp_213 = add i14 2, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="14">
<![CDATA[
:83  %tmp_216_cast = sext i14 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %arrayHLS_data_setti_96 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_96"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:85  %tmp_214 = add i14 3, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
:86  %tmp_217_cast = sext i14 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %arrayHLS_data_setti_97 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_97"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9">
<![CDATA[
:141  %arrayHLS_data_setti_115 = load float* %arrayHLS_data_setti_92, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_115"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:142  store float %arrayHLS_data_setti_115, float* %arrayHLS_data_setti_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
:143  %arrayHLS_data_setti_116 = load float* %arrayHLS_data_setti_93, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_116"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:144  store float %arrayHLS_data_setti_116, float* %arrayHLS_data_setti_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="13">
<![CDATA[
:145  %arrayHLS_data_setti_117 = load float* %arrayHLS_data_setti_94, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_117"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
:147  %arrayHLS_data_setti_118 = load float* %arrayHLS_data_setti_95, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_118"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="13">
<![CDATA[
:149  %arrayHLS_data_setti_119 = load float* %arrayHLS_data_setti_96, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_119"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
:151  %arrayHLS_data_setti_120 = load float* %arrayHLS_data_setti_97, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_120"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
:183  %arrayHLS_data_setti_136 = load i32* %arrayHLS_data_setti_113, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_136"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:184  store i32 %arrayHLS_data_setti_136, i32* %arrayHLS_data_setti_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
:185  %arrayHLS_data_setti_137 = load i32* %arrayHLS_data_setti_114, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_137"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:186  store i32 %arrayHLS_data_setti_137, i32* %arrayHLS_data_setti_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="9">
<![CDATA[
:187  %arrayHLS_data_r_lo_4 = load float* %arrayHLS_data_r_ad_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_4"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:188  store float %arrayHLS_data_r_lo_4, float* %arrayHLS_data_r_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="9">
<![CDATA[
:189  %arrayHLS_data_phi_10 = load float* %arrayHLS_data_phi_9, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_10"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:190  store float %arrayHLS_data_phi_10, float* %arrayHLS_data_phi_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="9">
<![CDATA[
:191  %arrayHLS_data_z_lo_4 = load float* %arrayHLS_data_z_ad_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_4"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:192  store float %arrayHLS_data_z_lo_4, float* %arrayHLS_data_z_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
:193  %arrayHLS_data_layer_8 = load i32* %arrayHLS_data_layer_7, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_8"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:194  store i32 %arrayHLS_data_layer_8, i32* %arrayHLS_data_layer_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="9">
<![CDATA[
:195  %arrayHLS_data_psMod_8 = load i1* %arrayHLS_data_psMod_7, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_8"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:196  store i1 %arrayHLS_data_psMod_8, i1* %arrayHLS_data_psMod_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="9">
<![CDATA[
:197  %arrayHLS_data_barre_8 = load i1* %arrayHLS_data_barre_7, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_8"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:198  store i1 %arrayHLS_data_barre_8, i1* %arrayHLS_data_barre_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:88  %tmp_215 = add i14 4, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="14">
<![CDATA[
:89  %tmp_218_cast = sext i14 %tmp_215 to i64

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %arrayHLS_data_setti_98 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_98"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:91  %tmp_216 = add i14 5, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="14">
<![CDATA[
:92  %tmp_219_cast = sext i14 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %arrayHLS_data_setti_99 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_99"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="13">
<![CDATA[
:149  %arrayHLS_data_setti_119 = load float* %arrayHLS_data_setti_96, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_119"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
:151  %arrayHLS_data_setti_120 = load float* %arrayHLS_data_setti_97, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_120"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="13">
<![CDATA[
:153  %arrayHLS_data_setti_121 = load float* %arrayHLS_data_setti_98, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_121"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="13">
<![CDATA[
:155  %arrayHLS_data_setti_122 = load float* %arrayHLS_data_setti_99, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_122"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:94  %tmp_217 = add i14 6, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="14">
<![CDATA[
:95  %tmp_220_cast = sext i14 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %arrayHLS_data_setti_100 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_100"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:97  %tmp_218 = add i14 7, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="14">
<![CDATA[
:98  %tmp_221_cast = sext i14 %tmp_218 to i64

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %arrayHLS_data_setti_101 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_101"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="13">
<![CDATA[
:153  %arrayHLS_data_setti_121 = load float* %arrayHLS_data_setti_98, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_121"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="13">
<![CDATA[
:155  %arrayHLS_data_setti_122 = load float* %arrayHLS_data_setti_99, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_122"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="13">
<![CDATA[
:157  %arrayHLS_data_setti_123 = load float* %arrayHLS_data_setti_100, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_123"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="13">
<![CDATA[
:159  %arrayHLS_data_setti_124 = load float* %arrayHLS_data_setti_101, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_124"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:100  %tmp_219 = add i14 8, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
:101  %tmp_222_cast = sext i14 %tmp_219 to i64

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %arrayHLS_data_setti_102 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_102"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:103  %tmp_220 = add i14 9, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="14">
<![CDATA[
:104  %tmp_223_cast = sext i14 %tmp_220 to i64

]]></Node>
<StgValue><ssdm name="tmp_223_cast"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %arrayHLS_data_setti_103 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_223_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_103"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="13">
<![CDATA[
:157  %arrayHLS_data_setti_123 = load float* %arrayHLS_data_setti_100, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_123"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="13">
<![CDATA[
:159  %arrayHLS_data_setti_124 = load float* %arrayHLS_data_setti_101, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_124"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="13">
<![CDATA[
:161  %arrayHLS_data_setti_125 = load float* %arrayHLS_data_setti_102, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_125"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="13">
<![CDATA[
:163  %arrayHLS_data_setti_126 = load float* %arrayHLS_data_setti_103, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_126"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="236" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:106  %tmp_221 = add i14 10, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
:107  %tmp_224_cast = sext i14 %tmp_221 to i64

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %arrayHLS_data_setti_104 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_104"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:109  %tmp_222 = add i14 11, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="14">
<![CDATA[
:110  %tmp_225_cast = sext i14 %tmp_222 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %arrayHLS_data_setti_105 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_105"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="13">
<![CDATA[
:161  %arrayHLS_data_setti_125 = load float* %arrayHLS_data_setti_102, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_125"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="13">
<![CDATA[
:163  %arrayHLS_data_setti_126 = load float* %arrayHLS_data_setti_103, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_126"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="13">
<![CDATA[
:165  %arrayHLS_data_setti_127 = load float* %arrayHLS_data_setti_104, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_127"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="13">
<![CDATA[
:167  %arrayHLS_data_setti_128 = load float* %arrayHLS_data_setti_105, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_128"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="246" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:112  %tmp_223 = add i14 12, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="14">
<![CDATA[
:113  %tmp_226_cast = sext i14 %tmp_223 to i64

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %arrayHLS_data_setti_106 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_106"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:115  %tmp_224 = add i14 13, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="14">
<![CDATA[
:116  %tmp_227_cast = sext i14 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %arrayHLS_data_setti_107 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_107"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="13">
<![CDATA[
:165  %arrayHLS_data_setti_127 = load float* %arrayHLS_data_setti_104, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_127"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="13">
<![CDATA[
:167  %arrayHLS_data_setti_128 = load float* %arrayHLS_data_setti_105, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_128"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="13">
<![CDATA[
:169  %arrayHLS_data_setti_129 = load float* %arrayHLS_data_setti_106, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_129"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="13">
<![CDATA[
:171  %arrayHLS_data_setti_130 = load float* %arrayHLS_data_setti_107, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_130"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:118  %tmp_225 = add i14 14, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="14">
<![CDATA[
:119  %tmp_228_cast = sext i14 %tmp_225 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %arrayHLS_data_setti_108 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_108"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:121  %tmp_226 = add i14 15, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="14">
<![CDATA[
:122  %tmp_229_cast = sext i14 %tmp_226 to i64

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %arrayHLS_data_setti_109 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_109"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="13">
<![CDATA[
:169  %arrayHLS_data_setti_129 = load float* %arrayHLS_data_setti_106, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_129"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="13">
<![CDATA[
:171  %arrayHLS_data_setti_130 = load float* %arrayHLS_data_setti_107, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_130"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="13">
<![CDATA[
:173  %arrayHLS_data_setti_131 = load float* %arrayHLS_data_setti_108, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_131"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="13">
<![CDATA[
:175  %arrayHLS_data_setti_132 = load float* %arrayHLS_data_setti_109, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_132"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="266" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:124  %tmp_227 = add i14 16, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="14">
<![CDATA[
:125  %tmp_230_cast = sext i14 %tmp_227 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %arrayHLS_data_setti_110 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_110"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:127  %tmp_228 = add i14 17, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
:128  %tmp_231_cast = sext i14 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %arrayHLS_data_setti_111 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_111"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="13">
<![CDATA[
:173  %arrayHLS_data_setti_131 = load float* %arrayHLS_data_setti_108, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_131"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="13">
<![CDATA[
:175  %arrayHLS_data_setti_132 = load float* %arrayHLS_data_setti_109, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_132"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="13">
<![CDATA[
:177  %arrayHLS_data_setti_133 = load float* %arrayHLS_data_setti_110, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_133"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="13">
<![CDATA[
:179  %arrayHLS_data_setti_134 = load float* %arrayHLS_data_setti_111, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_134"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="276" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_191 = mul i14 19, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_194_cast = sext i14 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayHLS_data_setti_71 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_71"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:130  %tmp_229 = add i14 18, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
:131  %tmp_232_cast = sext i14 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %arrayHLS_data_setti_112 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_112"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:146  store float %arrayHLS_data_setti_117, float* %arrayHLS_data_setti_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="13">
<![CDATA[
:177  %arrayHLS_data_setti_133 = load float* %arrayHLS_data_setti_110, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_133"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="13">
<![CDATA[
:179  %arrayHLS_data_setti_134 = load float* %arrayHLS_data_setti_111, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_134"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="13">
<![CDATA[
:181  %arrayHLS_data_setti_135 = load float* %arrayHLS_data_setti_112, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_135"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="286" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %tmp_192 = add i14 1, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="14">
<![CDATA[
:9  %tmp_195_cast = sext i14 %tmp_192 to i64

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayHLS_data_setti_72 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_72"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %tmp_193 = add i14 2, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="14">
<![CDATA[
:12  %tmp_196_cast = sext i14 %tmp_193 to i64

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %arrayHLS_data_setti_73 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_73"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:148  store float %arrayHLS_data_setti_118, float* %arrayHLS_data_setti_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:150  store float %arrayHLS_data_setti_119, float* %arrayHLS_data_setti_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="13">
<![CDATA[
:181  %arrayHLS_data_setti_135 = load float* %arrayHLS_data_setti_112, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_135"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="295" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %tmp_194 = add i14 3, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="14">
<![CDATA[
:15  %tmp_197_cast = sext i14 %tmp_194 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %arrayHLS_data_setti_74 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_74"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17  %tmp_195 = add i14 4, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="14">
<![CDATA[
:18  %tmp_198_cast = sext i14 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %arrayHLS_data_setti_75 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_75"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:152  store float %arrayHLS_data_setti_120, float* %arrayHLS_data_setti_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:154  store float %arrayHLS_data_setti_121, float* %arrayHLS_data_setti_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20  %tmp_196 = add i14 5, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
:21  %tmp_199_cast = sext i14 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %arrayHLS_data_setti_76 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_76"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:23  %tmp_197 = add i14 6, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="14">
<![CDATA[
:24  %tmp_200_cast = sext i14 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %arrayHLS_data_setti_77 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_77"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:156  store float %arrayHLS_data_setti_122, float* %arrayHLS_data_setti_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:158  store float %arrayHLS_data_setti_123, float* %arrayHLS_data_setti_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="311" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:26  %tmp_198 = add i14 7, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
:27  %tmp_201_cast = sext i14 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %arrayHLS_data_setti_78 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_78"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:29  %tmp_199 = add i14 8, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
:30  %tmp_202_cast = sext i14 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %arrayHLS_data_setti_79 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_79"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:160  store float %arrayHLS_data_setti_124, float* %arrayHLS_data_setti_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:162  store float %arrayHLS_data_setti_125, float* %arrayHLS_data_setti_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="319" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:32  %tmp_200 = add i14 9, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="14">
<![CDATA[
:33  %tmp_203_cast = sext i14 %tmp_200 to i64

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %arrayHLS_data_setti_80 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_80"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:35  %tmp_201 = add i14 10, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="14">
<![CDATA[
:36  %tmp_204_cast = sext i14 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %arrayHLS_data_setti_81 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_81"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:164  store float %arrayHLS_data_setti_126, float* %arrayHLS_data_setti_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:166  store float %arrayHLS_data_setti_127, float* %arrayHLS_data_setti_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="327" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:38  %tmp_202 = add i14 11, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="14">
<![CDATA[
:39  %tmp_205_cast = sext i14 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %arrayHLS_data_setti_82 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_82"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:41  %tmp_203 = add i14 12, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="14">
<![CDATA[
:42  %tmp_206_cast = sext i14 %tmp_203 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %arrayHLS_data_setti_83 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_83"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:168  store float %arrayHLS_data_setti_128, float* %arrayHLS_data_setti_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:170  store float %arrayHLS_data_setti_129, float* %arrayHLS_data_setti_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="335" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:44  %tmp_204 = add i14 13, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="14">
<![CDATA[
:45  %tmp_207_cast = sext i14 %tmp_204 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %arrayHLS_data_setti_84 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_84"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:47  %tmp_205 = add i14 14, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="14">
<![CDATA[
:48  %tmp_208_cast = sext i14 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %arrayHLS_data_setti_85 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_85"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:172  store float %arrayHLS_data_setti_130, float* %arrayHLS_data_setti_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:174  store float %arrayHLS_data_setti_131, float* %arrayHLS_data_setti_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="343" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:50  %tmp_206 = add i14 15, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="14">
<![CDATA[
:51  %tmp_209_cast = sext i14 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %arrayHLS_data_setti_86 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_86"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:53  %tmp_207 = add i14 16, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="14">
<![CDATA[
:54  %tmp_210_cast = sext i14 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %arrayHLS_data_setti_87 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_87"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:176  store float %arrayHLS_data_setti_132, float* %arrayHLS_data_setti_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:178  store float %arrayHLS_data_setti_133, float* %arrayHLS_data_setti_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="351" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:56  %tmp_208 = add i14 17, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
:57  %tmp_211_cast = sext i14 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %arrayHLS_data_setti_88 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_88"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:59  %tmp_209 = add i14 18, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="14">
<![CDATA[
:60  %tmp_212_cast = sext i14 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %arrayHLS_data_setti_89 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_etaRegions_s, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_89"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:180  store float %arrayHLS_data_setti_134, float* %arrayHLS_data_setti_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:182  store float %arrayHLS_data_setti_135, float* %arrayHLS_data_setti_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:199  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
