// Seed: 2744085743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_16 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output supply0 id_13;
  input wire id_12;
  input wire id_11;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_12,
      id_5,
      id_10,
      id_2
  );
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_16 = 1;
  assign id_4[id_16] = id_15;
  assign id_13 = -1;
endmodule
