# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2.srcs/sources_1/new/ALU.vhd" \
"../../../../lab_2.srcs/sources_1/new/ALU_Comp.vhd" \
"../../../../lab_2.srcs/sources_1/new/ALU_Logical.vhd" \
"../../../../lab_2.srcs/sources_1/new/ALU_Shift.vhd" \
"../../../../lab_2.srcs/sources_1/imports/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd" \
"../../../../lab_2.srcs/sim_1/new/ALU_tb.vhd" \

# Do not sort compile order
nosort
