//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 (64-bit)"
//Sun May 19 10:34:36 2024

//Source file index table:
//file0 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/clk_divider.sv"
//file1 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/hour.sv"
//file2 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/lut_time.sv"
//file3 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/min.sv"
//file4 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/pulse_gen.sv"
//file5 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/pwm_modulator.sv"
//file6 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/second.sv"
//file7 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/ampere_ctrl/time_ctrl.sv"
//file8 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/key_led/key.v"
//file9 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/key_led/led.sv"
//file10 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/i2c_bit_shift.v"
//file11 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/i2c_control.v"
//file12 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/sd30xx_ctrl.v"
//file13 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/uart_adjust_time/adjust_time.v"
//file14 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/uart_adjust_time/uart_adjust_time.v"
//file15 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/uart_adjust_time/uart_byte_rx.v"
//file16 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_hex/uart_sd30xx/uart_sd30xx_ctrl.v"
//file17 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_uart/time_send.v"
//file18 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_uart/time_send_uart.v"
//file19 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_uart/uart_byte_tx.v"
//file20 "\I:/FILE/FPGA/Gowin/A_Clock/Ampere_Clock_03/src/rtc_uart_hex.sv"
`timescale 100 ps/100 ps
module uart_byte_rx (
  clk,
  n64_8,
  uart_rx,
  uart_data_valid,
  uart_rx_data
)
;
input clk;
input n64_8;
input uart_rx;
output uart_data_valid;
output [7:0] uart_rx_data;
wire uart_rx_sync1_dly1_negedge;
wire n539_8;
wire n155_4;
wire uart_state_8;
wire START_BIT_2_6;
wire \data_byte_pre[0]_2_6 ;
wire \data_byte_pre[1]_2_6 ;
wire \data_byte_pre[2]_2_6 ;
wire \data_byte_pre[3]_2_6 ;
wire \data_byte_pre[4]_2_6 ;
wire \data_byte_pre[5]_2_6 ;
wire \data_byte_pre[6]_2_6 ;
wire \data_byte_pre[7]_2_6 ;
wire STOP_BIT_2_6;
wire n543_9;
wire n546_9;
wire n549_9;
wire n552_9;
wire n555_9;
wire n558_9;
wire n561_9;
wire n564_9;
wire n567_9;
wire n570_9;
wire n573_9;
wire n576_9;
wire n579_9;
wire n582_9;
wire n585_9;
wire n588_9;
wire n591_9;
wire n594_9;
wire n597_9;
wire n600_9;
wire n603_9;
wire n606_9;
wire n609_9;
wire n612_9;
wire n615_9;
wire n618_9;
wire n621_9;
wire n624_9;
wire n627_9;
wire n630_9;
wire n187_6;
wire n186_6;
wire n185_6;
wire n184_6;
wire n183_6;
wire n182_6;
wire n181_6;
wire n133_7;
wire n132_6;
wire n131_6;
wire n130_6;
wire n129_6;
wire n128_6;
wire n127_6;
wire n126_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_6;
wire n539_9;
wire n539_10;
wire n155_5;
wire n155_6;
wire uart_state_9;
wire uart_state_10;
wire START_BIT_2_7;
wire START_BIT_2_8;
wire \data_byte_pre[0]_2_7 ;
wire \data_byte_pre[1]_2_7 ;
wire \data_byte_pre[2]_2_7 ;
wire \data_byte_pre[3]_2_7 ;
wire \data_byte_pre[4]_2_7 ;
wire \data_byte_pre[5]_2_7 ;
wire \data_byte_pre[6]_2_7 ;
wire \data_byte_pre[7]_2_7 ;
wire STOP_BIT_2_7;
wire n543_10;
wire n552_10;
wire n561_10;
wire n570_10;
wire n579_10;
wire n588_10;
wire n597_10;
wire n606_10;
wire n615_10;
wire n624_10;
wire n181_7;
wire n133_8;
wire n130_7;
wire n129_7;
wire n127_7;
wire n126_7;
wire n124_7;
wire n123_7;
wire n121_7;
wire n119_7;
wire n155_7;
wire n155_8;
wire n155_9;
wire uart_state_11;
wire uart_state_12;
wire START_BIT_2_9;
wire \data_byte_pre[0]_2_8 ;
wire n133_9;
wire n133_10;
wire n121_8;
wire uart_state_13;
wire n118_9;
wire n184_9;
wire n185_9;
wire n188_10;
wire bps_cnt_7_10;
wire uart_rx_sync1;
wire uart_rx_sync1_dly0;
wire uart_rx_sync1_dly1;
wire bps_clk;
wire uart_rx_sync0;
wire uart_state;
wire [8:8] bps_dr;
wire [15:0] div_cnt;
wire [2:0] START_BIT;
wire [2:0] \data_byte_pre[0] ;
wire [2:0] \data_byte_pre[1] ;
wire [2:0] \data_byte_pre[2] ;
wire [2:0] \data_byte_pre[3] ;
wire [2:0] \data_byte_pre[4] ;
wire [2:0] \data_byte_pre[5] ;
wire [2:0] \data_byte_pre[6] ;
wire [2:0] \data_byte_pre[7] ;
wire [2:0] STOP_BIT;
wire [7:0] bps_cnt;
wire VCC;
wire GND;
  LUT2 uart_rx_sync1_dly1_negedge_s0 (
    .F(uart_rx_sync1_dly1_negedge),
    .I0(uart_rx_sync1_dly0),
    .I1(uart_rx_sync1_dly1) 
);
defparam uart_rx_sync1_dly1_negedge_s0.INIT=4'h4;
  LUT4 n539_s5 (
    .F(n539_8),
    .I0(bps_cnt[2]),
    .I1(n539_9),
    .I2(bps_cnt[3]),
    .I3(n539_10) 
);
defparam n539_s5.INIT=16'h4000;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(div_cnt[2]),
    .I1(div_cnt[6]),
    .I2(n155_5),
    .I3(n155_6) 
);
defparam n155_s1.INIT=16'h1000;
  LUT4 uart_state_s3 (
    .F(uart_state_8),
    .I0(uart_state_9),
    .I1(uart_data_valid),
    .I2(uart_rx_sync1_dly1_negedge),
    .I3(uart_state_10) 
);
defparam uart_state_s3.INIT=16'hFFFE;
  LUT3 START_BIT_2_s2 (
    .F(START_BIT_2_6),
    .I0(START_BIT_2_7),
    .I1(START_BIT_2_8),
    .I2(bps_clk) 
);
defparam START_BIT_2_s2.INIT=8'hE0;
  LUT3 \data_byte_pre[0]_2_s2  (
    .F(\data_byte_pre[0]_2_6 ),
    .I0(\data_byte_pre[0]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[0]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[1]_2_s2  (
    .F(\data_byte_pre[1]_2_6 ),
    .I0(\data_byte_pre[1]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[1]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[2]_2_s2  (
    .F(\data_byte_pre[2]_2_6 ),
    .I0(\data_byte_pre[2]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[2]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[3]_2_s2  (
    .F(\data_byte_pre[3]_2_6 ),
    .I0(\data_byte_pre[3]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[3]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[4]_2_s2  (
    .F(\data_byte_pre[4]_2_6 ),
    .I0(\data_byte_pre[4]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[4]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[5]_2_s2  (
    .F(\data_byte_pre[5]_2_6 ),
    .I0(\data_byte_pre[5]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[5]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[6]_2_s2  (
    .F(\data_byte_pre[6]_2_6 ),
    .I0(\data_byte_pre[6]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[6]_2_s2 .INIT=8'hE0;
  LUT3 \data_byte_pre[7]_2_s2  (
    .F(\data_byte_pre[7]_2_6 ),
    .I0(\data_byte_pre[7]_2_7 ),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam \data_byte_pre[7]_2_s2 .INIT=8'hE0;
  LUT3 STOP_BIT_2_s2 (
    .F(STOP_BIT_2_6),
    .I0(STOP_BIT_2_7),
    .I1(START_BIT_2_7),
    .I2(bps_clk) 
);
defparam STOP_BIT_2_s2.INIT=8'hE0;
  LUT3 n543_s5 (
    .F(n543_9),
    .I0(n543_10),
    .I1(START_BIT[2]),
    .I2(START_BIT_2_8) 
);
defparam n543_s5.INIT=8'h60;
  LUT4 n546_s5 (
    .F(n546_9),
    .I0(uart_rx_sync1_dly1),
    .I1(START_BIT[0]),
    .I2(START_BIT[1]),
    .I3(START_BIT_2_8) 
);
defparam n546_s5.INIT=16'h7800;
  LUT3 n549_s5 (
    .F(n549_9),
    .I0(uart_rx_sync1_dly1),
    .I1(START_BIT[0]),
    .I2(START_BIT_2_8) 
);
defparam n549_s5.INIT=8'h60;
  LUT3 n552_s5 (
    .F(n552_9),
    .I0(n552_10),
    .I1(\data_byte_pre[0] [2]),
    .I2(\data_byte_pre[0]_2_7 ) 
);
defparam n552_s5.INIT=8'h60;
  LUT4 n555_s5 (
    .F(n555_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[0] [0]),
    .I2(\data_byte_pre[0] [1]),
    .I3(\data_byte_pre[0]_2_7 ) 
);
defparam n555_s5.INIT=16'h7800;
  LUT3 n558_s5 (
    .F(n558_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[0] [0]),
    .I2(\data_byte_pre[0]_2_7 ) 
);
defparam n558_s5.INIT=8'h60;
  LUT3 n561_s5 (
    .F(n561_9),
    .I0(n561_10),
    .I1(\data_byte_pre[1] [2]),
    .I2(\data_byte_pre[1]_2_7 ) 
);
defparam n561_s5.INIT=8'h60;
  LUT4 n564_s5 (
    .F(n564_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[1] [0]),
    .I2(\data_byte_pre[1] [1]),
    .I3(\data_byte_pre[1]_2_7 ) 
);
defparam n564_s5.INIT=16'h7800;
  LUT3 n567_s5 (
    .F(n567_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[1] [0]),
    .I2(\data_byte_pre[1]_2_7 ) 
);
defparam n567_s5.INIT=8'h60;
  LUT3 n570_s5 (
    .F(n570_9),
    .I0(n570_10),
    .I1(\data_byte_pre[2] [2]),
    .I2(\data_byte_pre[2]_2_7 ) 
);
defparam n570_s5.INIT=8'h60;
  LUT4 n573_s5 (
    .F(n573_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[2] [0]),
    .I2(\data_byte_pre[2] [1]),
    .I3(\data_byte_pre[2]_2_7 ) 
);
defparam n573_s5.INIT=16'h7800;
  LUT3 n576_s5 (
    .F(n576_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[2] [0]),
    .I2(\data_byte_pre[2]_2_7 ) 
);
defparam n576_s5.INIT=8'h60;
  LUT3 n579_s5 (
    .F(n579_9),
    .I0(n579_10),
    .I1(\data_byte_pre[3] [2]),
    .I2(\data_byte_pre[3]_2_7 ) 
);
defparam n579_s5.INIT=8'h60;
  LUT4 n582_s5 (
    .F(n582_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[3] [0]),
    .I2(\data_byte_pre[3] [1]),
    .I3(\data_byte_pre[3]_2_7 ) 
);
defparam n582_s5.INIT=16'h7800;
  LUT3 n585_s5 (
    .F(n585_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[3] [0]),
    .I2(\data_byte_pre[3]_2_7 ) 
);
defparam n585_s5.INIT=8'h60;
  LUT3 n588_s5 (
    .F(n588_9),
    .I0(n588_10),
    .I1(\data_byte_pre[4] [2]),
    .I2(\data_byte_pre[4]_2_7 ) 
);
defparam n588_s5.INIT=8'h60;
  LUT4 n591_s5 (
    .F(n591_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[4] [0]),
    .I2(\data_byte_pre[4] [1]),
    .I3(\data_byte_pre[4]_2_7 ) 
);
defparam n591_s5.INIT=16'h7800;
  LUT3 n594_s5 (
    .F(n594_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[4] [0]),
    .I2(\data_byte_pre[4]_2_7 ) 
);
defparam n594_s5.INIT=8'h60;
  LUT3 n597_s5 (
    .F(n597_9),
    .I0(n597_10),
    .I1(\data_byte_pre[5] [2]),
    .I2(\data_byte_pre[5]_2_7 ) 
);
defparam n597_s5.INIT=8'h60;
  LUT4 n600_s5 (
    .F(n600_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[5] [0]),
    .I2(\data_byte_pre[5] [1]),
    .I3(\data_byte_pre[5]_2_7 ) 
);
defparam n600_s5.INIT=16'h7800;
  LUT3 n603_s5 (
    .F(n603_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[5] [0]),
    .I2(\data_byte_pre[5]_2_7 ) 
);
defparam n603_s5.INIT=8'h60;
  LUT3 n606_s5 (
    .F(n606_9),
    .I0(n606_10),
    .I1(\data_byte_pre[6] [2]),
    .I2(\data_byte_pre[6]_2_7 ) 
);
defparam n606_s5.INIT=8'h60;
  LUT4 n609_s5 (
    .F(n609_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[6] [0]),
    .I2(\data_byte_pre[6] [1]),
    .I3(\data_byte_pre[6]_2_7 ) 
);
defparam n609_s5.INIT=16'h7800;
  LUT3 n612_s5 (
    .F(n612_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[6] [0]),
    .I2(\data_byte_pre[6]_2_7 ) 
);
defparam n612_s5.INIT=8'h60;
  LUT3 n615_s5 (
    .F(n615_9),
    .I0(n615_10),
    .I1(\data_byte_pre[7] [2]),
    .I2(\data_byte_pre[7]_2_7 ) 
);
defparam n615_s5.INIT=8'h60;
  LUT4 n618_s5 (
    .F(n618_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[7] [0]),
    .I2(\data_byte_pre[7] [1]),
    .I3(\data_byte_pre[7]_2_7 ) 
);
defparam n618_s5.INIT=16'h7800;
  LUT3 n621_s5 (
    .F(n621_9),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[7] [0]),
    .I2(\data_byte_pre[7]_2_7 ) 
);
defparam n621_s5.INIT=8'h60;
  LUT3 n624_s5 (
    .F(n624_9),
    .I0(n624_10),
    .I1(STOP_BIT[2]),
    .I2(STOP_BIT_2_7) 
);
defparam n624_s5.INIT=8'h60;
  LUT4 n627_s5 (
    .F(n627_9),
    .I0(uart_rx_sync1_dly1),
    .I1(STOP_BIT[0]),
    .I2(STOP_BIT[1]),
    .I3(STOP_BIT_2_7) 
);
defparam n627_s5.INIT=16'h7800;
  LUT3 n630_s5 (
    .F(n630_9),
    .I0(uart_rx_sync1_dly1),
    .I1(STOP_BIT[0]),
    .I2(STOP_BIT_2_7) 
);
defparam n630_s5.INIT=8'h60;
  LUT2 n187_s2 (
    .F(n187_6),
    .I0(bps_cnt[0]),
    .I1(bps_cnt[1]) 
);
defparam n187_s2.INIT=4'h6;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(n539_8),
    .I1(uart_state_10),
    .I2(bps_cnt[2]),
    .I3(n539_10) 
);
defparam n186_s2.INIT=16'h0110;
  LUT4 n185_s2 (
    .F(n185_6),
    .I0(n539_8),
    .I1(uart_state_10),
    .I2(n185_9),
    .I3(bps_cnt[3]) 
);
defparam n185_s2.INIT=16'h0110;
  LUT3 n184_s2 (
    .F(n184_6),
    .I0(n539_8),
    .I1(bps_cnt[4]),
    .I2(n184_9) 
);
defparam n184_s2.INIT=8'h14;
  LUT3 n183_s2 (
    .F(n183_6),
    .I0(bps_cnt[4]),
    .I1(n184_9),
    .I2(bps_cnt[5]) 
);
defparam n183_s2.INIT=8'h78;
  LUT4 n182_s2 (
    .F(n182_6),
    .I0(bps_cnt[4]),
    .I1(bps_cnt[5]),
    .I2(n184_9),
    .I3(bps_cnt[6]) 
);
defparam n182_s2.INIT=16'h7F80;
  LUT3 n181_s2 (
    .F(n181_6),
    .I0(n539_8),
    .I1(n181_7),
    .I2(bps_cnt[7]) 
);
defparam n181_s2.INIT=8'h14;
  LUT2 n133_s3 (
    .F(n133_7),
    .I0(div_cnt[0]),
    .I1(n133_8) 
);
defparam n133_s3.INIT=4'h4;
  LUT3 n132_s2 (
    .F(n132_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(uart_state) 
);
defparam n132_s2.INIT=8'h60;
  LUT4 n131_s2 (
    .F(n131_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(n133_8) 
);
defparam n131_s2.INIT=16'h7800;
  LUT3 n130_s2 (
    .F(n130_6),
    .I0(n130_7),
    .I1(div_cnt[3]),
    .I2(n133_8) 
);
defparam n130_s2.INIT=8'h60;
  LUT3 n129_s2 (
    .F(n129_6),
    .I0(div_cnt[4]),
    .I1(n129_7),
    .I2(n133_8) 
);
defparam n129_s2.INIT=8'h60;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(div_cnt[4]),
    .I1(n129_7),
    .I2(div_cnt[5]),
    .I3(n133_8) 
);
defparam n128_s2.INIT=16'h7800;
  LUT3 n127_s2 (
    .F(n127_6),
    .I0(n127_7),
    .I1(div_cnt[6]),
    .I2(n133_8) 
);
defparam n127_s2.INIT=8'h60;
  LUT3 n126_s2 (
    .F(n126_6),
    .I0(div_cnt[7]),
    .I1(n126_7),
    .I2(n133_8) 
);
defparam n126_s2.INIT=8'h60;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(div_cnt[7]),
    .I1(n126_7),
    .I2(div_cnt[8]),
    .I3(n133_8) 
);
defparam n125_s2.INIT=16'h7800;
  LUT3 n124_s2 (
    .F(n124_6),
    .I0(n124_7),
    .I1(div_cnt[9]),
    .I2(n133_8) 
);
defparam n124_s2.INIT=8'h60;
  LUT3 n123_s2 (
    .F(n123_6),
    .I0(div_cnt[10]),
    .I1(n123_7),
    .I2(n133_8) 
);
defparam n123_s2.INIT=8'h60;
  LUT4 n122_s2 (
    .F(n122_6),
    .I0(div_cnt[10]),
    .I1(n123_7),
    .I2(div_cnt[11]),
    .I3(n133_8) 
);
defparam n122_s2.INIT=16'h7800;
  LUT3 n121_s2 (
    .F(n121_6),
    .I0(div_cnt[12]),
    .I1(n121_7),
    .I2(n133_8) 
);
defparam n121_s2.INIT=8'h60;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(div_cnt[12]),
    .I1(n121_7),
    .I2(div_cnt[13]),
    .I3(n133_8) 
);
defparam n120_s2.INIT=16'h7800;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(n121_7),
    .I1(n119_7),
    .I2(div_cnt[14]),
    .I3(n133_8) 
);
defparam n119_s2.INIT=16'h7800;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(n121_7),
    .I1(n118_9),
    .I2(div_cnt[15]),
    .I3(uart_state) 
);
defparam n118_s2.INIT=16'h7800;
  LUT4 n539_s6 (
    .F(n539_9),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[4]),
    .I3(bps_cnt[7]) 
);
defparam n539_s6.INIT=16'h1000;
  LUT2 n539_s7 (
    .F(n539_10),
    .I0(bps_cnt[0]),
    .I1(bps_cnt[1]) 
);
defparam n539_s7.INIT=4'h8;
  LUT3 n155_s2 (
    .F(n155_5),
    .I0(div_cnt[8]),
    .I1(div_cnt[0]),
    .I2(n155_7) 
);
defparam n155_s2.INIT=8'h40;
  LUT4 n155_s3 (
    .F(n155_6),
    .I0(div_cnt[12]),
    .I1(div_cnt[13]),
    .I2(n155_8),
    .I3(n155_9) 
);
defparam n155_s3.INIT=16'h1000;
  LUT4 uart_state_s4 (
    .F(uart_state_9),
    .I0(STOP_BIT[1]),
    .I1(STOP_BIT[0]),
    .I2(STOP_BIT[2]),
    .I3(n539_8) 
);
defparam uart_state_s4.INIT=16'h0700;
  LUT4 uart_state_s5 (
    .F(uart_state_10),
    .I0(uart_state_11),
    .I1(bps_cnt[2]),
    .I2(bps_cnt[3]),
    .I3(uart_state_12) 
);
defparam uart_state_s5.INIT=16'h8000;
  LUT4 START_BIT_2_s3 (
    .F(START_BIT_2_7),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[3]),
    .I2(bps_cnt[4]),
    .I3(uart_state_12) 
);
defparam START_BIT_2_s3.INIT=16'h0100;
  LUT4 START_BIT_2_s4 (
    .F(START_BIT_2_8),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[7]),
    .I3(START_BIT_2_9) 
);
defparam START_BIT_2_s4.INIT=16'h0100;
  LUT4 \data_byte_pre[0]_2_s3  (
    .F(\data_byte_pre[0]_2_7 ),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[7]),
    .I3(\data_byte_pre[0]_2_8 ) 
);
defparam \data_byte_pre[0]_2_s3 .INIT=16'h0100;
  LUT4 \data_byte_pre[1]_2_s3  (
    .F(\data_byte_pre[1]_2_7 ),
    .I0(bps_cnt[6]),
    .I1(bps_cnt[7]),
    .I2(bps_cnt[5]),
    .I3(START_BIT_2_9) 
);
defparam \data_byte_pre[1]_2_s3 .INIT=16'h1000;
  LUT4 \data_byte_pre[2]_2_s3  (
    .F(\data_byte_pre[2]_2_7 ),
    .I0(bps_cnt[6]),
    .I1(bps_cnt[7]),
    .I2(bps_cnt[5]),
    .I3(\data_byte_pre[0]_2_8 ) 
);
defparam \data_byte_pre[2]_2_s3 .INIT=16'h1000;
  LUT4 \data_byte_pre[3]_2_s3  (
    .F(\data_byte_pre[3]_2_7 ),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[7]),
    .I2(bps_cnt[6]),
    .I3(START_BIT_2_9) 
);
defparam \data_byte_pre[3]_2_s3 .INIT=16'h1000;
  LUT4 \data_byte_pre[4]_2_s3  (
    .F(\data_byte_pre[4]_2_7 ),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[7]),
    .I2(bps_cnt[6]),
    .I3(\data_byte_pre[0]_2_8 ) 
);
defparam \data_byte_pre[4]_2_s3 .INIT=16'h1000;
  LUT4 \data_byte_pre[5]_2_s3  (
    .F(\data_byte_pre[5]_2_7 ),
    .I0(bps_cnt[7]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[5]),
    .I3(START_BIT_2_9) 
);
defparam \data_byte_pre[5]_2_s3 .INIT=16'h4000;
  LUT4 \data_byte_pre[6]_2_s3  (
    .F(\data_byte_pre[6]_2_7 ),
    .I0(bps_cnt[7]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[5]),
    .I3(\data_byte_pre[0]_2_8 ) 
);
defparam \data_byte_pre[6]_2_s3 .INIT=16'h4000;
  LUT4 \data_byte_pre[7]_2_s3  (
    .F(\data_byte_pre[7]_2_7 ),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[7]),
    .I3(START_BIT_2_9) 
);
defparam \data_byte_pre[7]_2_s3 .INIT=16'h1000;
  LUT4 STOP_BIT_2_s3 (
    .F(STOP_BIT_2_7),
    .I0(bps_cnt[5]),
    .I1(bps_cnt[6]),
    .I2(bps_cnt[7]),
    .I3(\data_byte_pre[0]_2_8 ) 
);
defparam STOP_BIT_2_s3.INIT=16'h1000;
  LUT3 n543_s6 (
    .F(n543_10),
    .I0(uart_rx_sync1_dly1),
    .I1(START_BIT[1]),
    .I2(START_BIT[0]) 
);
defparam n543_s6.INIT=8'h80;
  LUT3 n552_s6 (
    .F(n552_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[0] [0]),
    .I2(\data_byte_pre[0] [1]) 
);
defparam n552_s6.INIT=8'h80;
  LUT3 n561_s6 (
    .F(n561_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[1] [0]),
    .I2(\data_byte_pre[1] [1]) 
);
defparam n561_s6.INIT=8'h80;
  LUT3 n570_s6 (
    .F(n570_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[2] [0]),
    .I2(\data_byte_pre[2] [1]) 
);
defparam n570_s6.INIT=8'h80;
  LUT3 n579_s6 (
    .F(n579_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[3] [0]),
    .I2(\data_byte_pre[3] [1]) 
);
defparam n579_s6.INIT=8'h80;
  LUT3 n588_s6 (
    .F(n588_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[4] [0]),
    .I2(\data_byte_pre[4] [1]) 
);
defparam n588_s6.INIT=8'h80;
  LUT3 n597_s6 (
    .F(n597_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[5] [0]),
    .I2(\data_byte_pre[5] [1]) 
);
defparam n597_s6.INIT=8'h80;
  LUT3 n606_s6 (
    .F(n606_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[6] [0]),
    .I2(\data_byte_pre[6] [1]) 
);
defparam n606_s6.INIT=8'h80;
  LUT3 n615_s6 (
    .F(n615_10),
    .I0(uart_rx_sync1_dly1),
    .I1(\data_byte_pre[7] [0]),
    .I2(\data_byte_pre[7] [1]) 
);
defparam n615_s6.INIT=8'h80;
  LUT3 n624_s6 (
    .F(n624_10),
    .I0(uart_rx_sync1_dly1),
    .I1(STOP_BIT[0]),
    .I2(STOP_BIT[1]) 
);
defparam n624_s6.INIT=8'h80;
  LUT4 n181_s3 (
    .F(n181_7),
    .I0(bps_cnt[4]),
    .I1(bps_cnt[5]),
    .I2(bps_cnt[6]),
    .I3(n184_9) 
);
defparam n181_s3.INIT=16'h8000;
  LUT4 n133_s4 (
    .F(n133_8),
    .I0(n133_9),
    .I1(n155_6),
    .I2(n133_10),
    .I3(uart_state) 
);
defparam n133_s4.INIT=16'hBF00;
  LUT3 n130_s3 (
    .F(n130_7),
    .I0(div_cnt[2]),
    .I1(div_cnt[0]),
    .I2(div_cnt[1]) 
);
defparam n130_s3.INIT=8'h80;
  LUT4 n129_s3 (
    .F(n129_7),
    .I0(div_cnt[2]),
    .I1(div_cnt[0]),
    .I2(div_cnt[1]),
    .I3(div_cnt[3]) 
);
defparam n129_s3.INIT=16'h8000;
  LUT3 n127_s3 (
    .F(n127_7),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(n129_7) 
);
defparam n127_s3.INIT=8'h80;
  LUT4 n126_s3 (
    .F(n126_7),
    .I0(div_cnt[6]),
    .I1(div_cnt[4]),
    .I2(div_cnt[5]),
    .I3(n129_7) 
);
defparam n126_s3.INIT=16'h8000;
  LUT3 n124_s3 (
    .F(n124_7),
    .I0(div_cnt[8]),
    .I1(div_cnt[7]),
    .I2(n126_7) 
);
defparam n124_s3.INIT=8'h80;
  LUT4 n123_s3 (
    .F(n123_7),
    .I0(div_cnt[8]),
    .I1(div_cnt[7]),
    .I2(div_cnt[9]),
    .I3(n126_7) 
);
defparam n123_s3.INIT=16'h8000;
  LUT4 n121_s3 (
    .F(n121_7),
    .I0(n121_8),
    .I1(div_cnt[8]),
    .I2(div_cnt[7]),
    .I3(n126_7) 
);
defparam n121_s3.INIT=16'h8000;
  LUT2 n119_s3 (
    .F(n119_7),
    .I0(div_cnt[12]),
    .I1(div_cnt[13]) 
);
defparam n119_s3.INIT=4'h8;
  LUT4 n155_s4 (
    .F(n155_7),
    .I0(div_cnt[1]),
    .I1(div_cnt[3]),
    .I2(div_cnt[4]),
    .I3(div_cnt[9]) 
);
defparam n155_s4.INIT=16'h0001;
  LUT2 n155_s5 (
    .F(n155_8),
    .I0(div_cnt[14]),
    .I1(div_cnt[15]) 
);
defparam n155_s5.INIT=4'h1;
  LUT4 n155_s6 (
    .F(n155_9),
    .I0(div_cnt[5]),
    .I1(div_cnt[7]),
    .I2(div_cnt[10]),
    .I3(div_cnt[11]) 
);
defparam n155_s6.INIT=16'h0001;
  LUT4 uart_state_s6 (
    .F(uart_state_11),
    .I0(START_BIT[1]),
    .I1(START_BIT[0]),
    .I2(START_BIT[2]),
    .I3(bps_cnt[4]) 
);
defparam uart_state_s6.INIT=16'h00F8;
  LUT4 uart_state_s7 (
    .F(uart_state_12),
    .I0(bps_cnt[0]),
    .I1(bps_cnt[1]),
    .I2(bps_cnt[5]),
    .I3(uart_state_13) 
);
defparam uart_state_s7.INIT=16'h0100;
  LUT4 START_BIT_2_s5 (
    .F(START_BIT_2_9),
    .I0(bps_cnt[1]),
    .I1(bps_cnt[4]),
    .I2(bps_cnt[3]),
    .I3(bps_cnt[2]) 
);
defparam START_BIT_2_s5.INIT=16'h0230;
  LUT4 \data_byte_pre[0]_2_s4  (
    .F(\data_byte_pre[0]_2_8 ),
    .I0(bps_cnt[1]),
    .I1(bps_cnt[3]),
    .I2(bps_cnt[2]),
    .I3(bps_cnt[4]) 
);
defparam \data_byte_pre[0]_2_s4 .INIT=16'h2C00;
  LUT4 n133_s5 (
    .F(n133_9),
    .I0(div_cnt[2]),
    .I1(bps_dr[8]),
    .I2(div_cnt[6]),
    .I3(div_cnt[8]) 
);
defparam n133_s5.INIT=16'h7FFE;
  LUT2 n133_s6 (
    .F(n133_10),
    .I0(div_cnt[0]),
    .I1(n155_7) 
);
defparam n133_s6.INIT=4'h4;
  LUT3 n121_s4 (
    .F(n121_8),
    .I0(div_cnt[9]),
    .I1(div_cnt[10]),
    .I2(div_cnt[11]) 
);
defparam n121_s4.INIT=8'h80;
  LUT2 uart_state_s8 (
    .F(uart_state_13),
    .I0(bps_cnt[6]),
    .I1(bps_cnt[7]) 
);
defparam uart_state_s8.INIT=4'h1;
  LUT3 n118_s4 (
    .F(n118_9),
    .I0(div_cnt[14]),
    .I1(div_cnt[12]),
    .I2(div_cnt[13]) 
);
defparam n118_s4.INIT=8'h80;
  LUT4 n184_s4 (
    .F(n184_9),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[3]),
    .I2(bps_cnt[0]),
    .I3(bps_cnt[1]) 
);
defparam n184_s4.INIT=16'h8000;
  LUT3 n185_s4 (
    .F(n185_9),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[0]),
    .I2(bps_cnt[1]) 
);
defparam n185_s4.INIT=8'h80;
  LUT4 n188_s5 (
    .F(n188_10),
    .I0(bps_cnt[0]),
    .I1(uart_state_10),
    .I2(bps_clk),
    .I3(n539_8) 
);
defparam n188_s5.INIT=16'h1112;
  LUT3 bps_cnt_7_s4 (
    .F(bps_cnt_7_10),
    .I0(uart_state_10),
    .I1(bps_clk),
    .I2(n539_8) 
);
defparam bps_cnt_7_s4.INIT=8'hFE;
  DFFC uart_rx_sync1_s0 (
    .Q(uart_rx_sync1),
    .D(uart_rx_sync0),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC uart_rx_sync1_dly0_s0 (
    .Q(uart_rx_sync1_dly0),
    .D(uart_rx_sync1),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC uart_rx_sync1_dly1_s0 (
    .Q(uart_rx_sync1_dly1),
    .D(uart_rx_sync1_dly0),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC bps_dr_8_s0 (
    .Q(bps_dr[8]),
    .D(VCC),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_15_s0 (
    .Q(div_cnt[15]),
    .D(n118_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_14_s0 (
    .Q(div_cnt[14]),
    .D(n119_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_13_s0 (
    .Q(div_cnt[13]),
    .D(n120_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_12_s0 (
    .Q(div_cnt[12]),
    .D(n121_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_11_s0 (
    .Q(div_cnt[11]),
    .D(n122_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_10_s0 (
    .Q(div_cnt[10]),
    .D(n123_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_9_s0 (
    .Q(div_cnt[9]),
    .D(n124_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_8_s0 (
    .Q(div_cnt[8]),
    .D(n125_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_7_s0 (
    .Q(div_cnt[7]),
    .D(n126_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_6_s0 (
    .Q(div_cnt[6]),
    .D(n127_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_5_s0 (
    .Q(div_cnt[5]),
    .D(n128_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_4_s0 (
    .Q(div_cnt[4]),
    .D(n129_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_3_s0 (
    .Q(div_cnt[3]),
    .D(n130_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_2_s0 (
    .Q(div_cnt[2]),
    .D(n131_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_1_s0 (
    .Q(div_cnt[1]),
    .D(n132_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_0_s0 (
    .Q(div_cnt[0]),
    .D(n133_7),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC bps_clk_s0 (
    .Q(bps_clk),
    .D(n155_4),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC rx_done_s0 (
    .Q(uart_data_valid),
    .D(n539_8),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE START_BIT_2_s0 (
    .Q(START_BIT[2]),
    .D(n543_9),
    .CLK(clk),
    .CE(START_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE START_BIT_1_s0 (
    .Q(START_BIT[1]),
    .D(n546_9),
    .CLK(clk),
    .CE(START_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE START_BIT_0_s0 (
    .Q(START_BIT[0]),
    .D(n549_9),
    .CLK(clk),
    .CE(START_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[0]_2_s0  (
    .Q(\data_byte_pre[0] [2]),
    .D(n552_9),
    .CLK(clk),
    .CE(\data_byte_pre[0]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[0]_1_s0  (
    .Q(\data_byte_pre[0] [1]),
    .D(n555_9),
    .CLK(clk),
    .CE(\data_byte_pre[0]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[0]_0_s0  (
    .Q(\data_byte_pre[0] [0]),
    .D(n558_9),
    .CLK(clk),
    .CE(\data_byte_pre[0]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[1]_2_s0  (
    .Q(\data_byte_pre[1] [2]),
    .D(n561_9),
    .CLK(clk),
    .CE(\data_byte_pre[1]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[1]_1_s0  (
    .Q(\data_byte_pre[1] [1]),
    .D(n564_9),
    .CLK(clk),
    .CE(\data_byte_pre[1]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[1]_0_s0  (
    .Q(\data_byte_pre[1] [0]),
    .D(n567_9),
    .CLK(clk),
    .CE(\data_byte_pre[1]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[2]_2_s0  (
    .Q(\data_byte_pre[2] [2]),
    .D(n570_9),
    .CLK(clk),
    .CE(\data_byte_pre[2]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[2]_1_s0  (
    .Q(\data_byte_pre[2] [1]),
    .D(n573_9),
    .CLK(clk),
    .CE(\data_byte_pre[2]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[2]_0_s0  (
    .Q(\data_byte_pre[2] [0]),
    .D(n576_9),
    .CLK(clk),
    .CE(\data_byte_pre[2]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[3]_2_s0  (
    .Q(\data_byte_pre[3] [2]),
    .D(n579_9),
    .CLK(clk),
    .CE(\data_byte_pre[3]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[3]_1_s0  (
    .Q(\data_byte_pre[3] [1]),
    .D(n582_9),
    .CLK(clk),
    .CE(\data_byte_pre[3]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[3]_0_s0  (
    .Q(\data_byte_pre[3] [0]),
    .D(n585_9),
    .CLK(clk),
    .CE(\data_byte_pre[3]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[4]_2_s0  (
    .Q(\data_byte_pre[4] [2]),
    .D(n588_9),
    .CLK(clk),
    .CE(\data_byte_pre[4]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[4]_1_s0  (
    .Q(\data_byte_pre[4] [1]),
    .D(n591_9),
    .CLK(clk),
    .CE(\data_byte_pre[4]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[4]_0_s0  (
    .Q(\data_byte_pre[4] [0]),
    .D(n594_9),
    .CLK(clk),
    .CE(\data_byte_pre[4]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[5]_2_s0  (
    .Q(\data_byte_pre[5] [2]),
    .D(n597_9),
    .CLK(clk),
    .CE(\data_byte_pre[5]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[5]_1_s0  (
    .Q(\data_byte_pre[5] [1]),
    .D(n600_9),
    .CLK(clk),
    .CE(\data_byte_pre[5]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[5]_0_s0  (
    .Q(\data_byte_pre[5] [0]),
    .D(n603_9),
    .CLK(clk),
    .CE(\data_byte_pre[5]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[6]_2_s0  (
    .Q(\data_byte_pre[6] [2]),
    .D(n606_9),
    .CLK(clk),
    .CE(\data_byte_pre[6]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[6]_1_s0  (
    .Q(\data_byte_pre[6] [1]),
    .D(n609_9),
    .CLK(clk),
    .CE(\data_byte_pre[6]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[6]_0_s0  (
    .Q(\data_byte_pre[6] [0]),
    .D(n612_9),
    .CLK(clk),
    .CE(\data_byte_pre[6]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[7]_2_s0  (
    .Q(\data_byte_pre[7] [2]),
    .D(n615_9),
    .CLK(clk),
    .CE(\data_byte_pre[7]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[7]_1_s0  (
    .Q(\data_byte_pre[7] [1]),
    .D(n618_9),
    .CLK(clk),
    .CE(\data_byte_pre[7]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE \data_byte_pre[7]_0_s0  (
    .Q(\data_byte_pre[7] [0]),
    .D(n621_9),
    .CLK(clk),
    .CE(\data_byte_pre[7]_2_6 ),
    .CLEAR(n64_8) 
);
  DFFCE STOP_BIT_2_s0 (
    .Q(STOP_BIT[2]),
    .D(n624_9),
    .CLK(clk),
    .CE(STOP_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE STOP_BIT_1_s0 (
    .Q(STOP_BIT[1]),
    .D(n627_9),
    .CLK(clk),
    .CE(STOP_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE STOP_BIT_0_s0 (
    .Q(STOP_BIT[0]),
    .D(n630_9),
    .CLK(clk),
    .CE(STOP_BIT_2_6),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_7_s0 (
    .Q(uart_rx_data[7]),
    .D(\data_byte_pre[7] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_6_s0 (
    .Q(uart_rx_data[6]),
    .D(\data_byte_pre[6] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_5_s0 (
    .Q(uart_rx_data[5]),
    .D(\data_byte_pre[5] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_4_s0 (
    .Q(uart_rx_data[4]),
    .D(\data_byte_pre[4] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_3_s0 (
    .Q(uart_rx_data[3]),
    .D(\data_byte_pre[3] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_2_s0 (
    .Q(uart_rx_data[2]),
    .D(\data_byte_pre[2] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_1_s0 (
    .Q(uart_rx_data[1]),
    .D(\data_byte_pre[1] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFCE data_byte_0_s0 (
    .Q(uart_rx_data[0]),
    .D(\data_byte_pre[0] [2]),
    .CLK(clk),
    .CE(n539_8),
    .CLEAR(n64_8) 
);
  DFFC uart_rx_sync0_s0 (
    .Q(uart_rx_sync0),
    .D(uart_rx),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE uart_state_s1 (
    .Q(uart_state),
    .D(uart_rx_sync1_dly1_negedge),
    .CLK(clk),
    .CE(uart_state_8),
    .CLEAR(n64_8) 
);
defparam uart_state_s1.INIT=1'b0;
  DFFCE bps_cnt_7_s1 (
    .Q(bps_cnt[7]),
    .D(n181_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_7_s1.INIT=1'b0;
  DFFCE bps_cnt_6_s1 (
    .Q(bps_cnt[6]),
    .D(n182_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_6_s1.INIT=1'b0;
  DFFCE bps_cnt_5_s1 (
    .Q(bps_cnt[5]),
    .D(n183_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_5_s1.INIT=1'b0;
  DFFCE bps_cnt_4_s1 (
    .Q(bps_cnt[4]),
    .D(n184_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_4_s1.INIT=1'b0;
  DFFCE bps_cnt_3_s1 (
    .Q(bps_cnt[3]),
    .D(n185_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_3_s1.INIT=1'b0;
  DFFCE bps_cnt_2_s1 (
    .Q(bps_cnt[2]),
    .D(n186_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_2_s1.INIT=1'b0;
  DFFCE bps_cnt_1_s1 (
    .Q(bps_cnt[1]),
    .D(n187_6),
    .CLK(clk),
    .CE(bps_cnt_7_10),
    .CLEAR(n64_8) 
);
defparam bps_cnt_1_s1.INIT=1'b0;
  DFFC bps_cnt_0_s3 (
    .Q(bps_cnt[0]),
    .D(n188_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam bps_cnt_0_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_byte_rx */
module adjust_time (
  clk,
  uart_data_valid,
  n64_8,
  set_done_Z,
  uart_rx_data,
  set_date_Z,
  set_time_Z,
  time_2_set_Z,
  date_2_set_Z
)
;
input clk;
input uart_data_valid;
input n64_8;
input set_done_Z;
input [7:0] uart_rx_data;
output set_date_Z;
output set_time_Z;
output [22:0] time_2_set_Z;
output [31:0] date_2_set_Z;
wire data_check;
wire data_check_pos;
wire n380_3;
wire set_state_8;
wire data_check_4;
wire data_check_5;
wire data_check_6;
wire data_check_7;
wire data_check_8;
wire data_check_9;
wire data_check_10;
wire data_check_11;
wire data_check_12;
wire data_check_13;
wire data_check_14;
wire data_check_15;
wire data_check_16;
wire data_check_17;
wire data_check_18;
wire n253_9;
wire data_check_d;
wire set_state;
wire [103:0] rx_data;
wire VCC;
wire GND;
  LUT3 data_check_s0 (
    .F(data_check),
    .I0(data_check_4),
    .I1(data_check_5),
    .I2(data_check_6) 
);
defparam data_check_s0.INIT=8'h80;
  LUT4 data_check_pos_s0 (
    .F(data_check_pos),
    .I0(data_check_d),
    .I1(data_check_4),
    .I2(data_check_5),
    .I3(data_check_6) 
);
defparam data_check_pos_s0.INIT=16'h4000;
  LUT2 n380_s0 (
    .F(n380_3),
    .I0(set_done_Z),
    .I1(set_state) 
);
defparam n380_s0.INIT=4'h8;
  LUT2 set_state_s3 (
    .F(set_state_8),
    .I0(set_date_Z),
    .I1(set_time_Z) 
);
defparam set_state_s3.INIT=4'hE;
  LUT4 data_check_s1 (
    .F(data_check_4),
    .I0(data_check_7),
    .I1(data_check_8),
    .I2(data_check_9),
    .I3(data_check_10) 
);
defparam data_check_s1.INIT=16'h8000;
  LUT4 data_check_s2 (
    .F(data_check_5),
    .I0(data_check_11),
    .I1(data_check_12),
    .I2(data_check_13),
    .I3(data_check_14) 
);
defparam data_check_s2.INIT=16'h8000;
  LUT4 data_check_s3 (
    .F(data_check_6),
    .I0(data_check_15),
    .I1(data_check_16),
    .I2(data_check_17),
    .I3(data_check_18) 
);
defparam data_check_s3.INIT=16'h8000;
  LUT4 data_check_s4 (
    .F(data_check_7),
    .I0(rx_data[96]),
    .I1(rx_data[97]),
    .I2(rx_data[98]),
    .I3(rx_data[99]) 
);
defparam data_check_s4.INIT=16'h0001;
  LUT4 data_check_s5 (
    .F(data_check_8),
    .I0(rx_data[89]),
    .I1(rx_data[90]),
    .I2(rx_data[91]),
    .I3(rx_data[88]) 
);
defparam data_check_s5.INIT=16'h0100;
  LUT4 data_check_s6 (
    .F(data_check_9),
    .I0(rx_data[100]),
    .I1(rx_data[101]),
    .I2(rx_data[102]),
    .I3(rx_data[103]) 
);
defparam data_check_s6.INIT=16'h8000;
  LUT4 data_check_s7 (
    .F(data_check_10),
    .I0(rx_data[92]),
    .I1(rx_data[93]),
    .I2(rx_data[94]),
    .I3(rx_data[95]) 
);
defparam data_check_s7.INIT=16'h8000;
  LUT4 data_check_s8 (
    .F(data_check_11),
    .I0(rx_data[80]),
    .I1(rx_data[82]),
    .I2(rx_data[83]),
    .I3(rx_data[81]) 
);
defparam data_check_s8.INIT=16'h0100;
  LUT4 data_check_s9 (
    .F(data_check_12),
    .I0(rx_data[16]),
    .I1(rx_data[18]),
    .I2(rx_data[19]),
    .I3(rx_data[17]) 
);
defparam data_check_s9.INIT=16'h0100;
  LUT4 data_check_s10 (
    .F(data_check_13),
    .I0(rx_data[84]),
    .I1(rx_data[85]),
    .I2(rx_data[86]),
    .I3(rx_data[87]) 
);
defparam data_check_s10.INIT=16'h8000;
  LUT4 data_check_s11 (
    .F(data_check_14),
    .I0(rx_data[20]),
    .I1(rx_data[21]),
    .I2(rx_data[22]),
    .I3(rx_data[23]) 
);
defparam data_check_s11.INIT=16'h8000;
  LUT4 data_check_s12 (
    .F(data_check_15),
    .I0(rx_data[9]),
    .I1(rx_data[10]),
    .I2(rx_data[11]),
    .I3(rx_data[8]) 
);
defparam data_check_s12.INIT=16'h0100;
  LUT4 data_check_s13 (
    .F(data_check_16),
    .I0(rx_data[0]),
    .I1(rx_data[1]),
    .I2(rx_data[2]),
    .I3(rx_data[3]) 
);
defparam data_check_s13.INIT=16'h0001;
  LUT4 data_check_s14 (
    .F(data_check_17),
    .I0(rx_data[12]),
    .I1(rx_data[13]),
    .I2(rx_data[14]),
    .I3(rx_data[15]) 
);
defparam data_check_s14.INIT=16'h8000;
  LUT4 data_check_s15 (
    .F(data_check_18),
    .I0(rx_data[4]),
    .I1(rx_data[5]),
    .I2(rx_data[6]),
    .I3(rx_data[7]) 
);
defparam data_check_s15.INIT=16'h8000;
  LUT3 n253_s4 (
    .F(n253_9),
    .I0(set_time_Z),
    .I1(set_done_Z),
    .I2(data_check_pos) 
);
defparam n253_s4.INIT=8'h32;
  DFFCE rx_data_102_s0 (
    .Q(rx_data[102]),
    .D(rx_data[94]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_101_s0 (
    .Q(rx_data[101]),
    .D(rx_data[93]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_100_s0 (
    .Q(rx_data[100]),
    .D(rx_data[92]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_99_s0 (
    .Q(rx_data[99]),
    .D(rx_data[91]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_98_s0 (
    .Q(rx_data[98]),
    .D(rx_data[90]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_97_s0 (
    .Q(rx_data[97]),
    .D(rx_data[89]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_96_s0 (
    .Q(rx_data[96]),
    .D(rx_data[88]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_95_s0 (
    .Q(rx_data[95]),
    .D(rx_data[87]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_94_s0 (
    .Q(rx_data[94]),
    .D(rx_data[86]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_93_s0 (
    .Q(rx_data[93]),
    .D(rx_data[85]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_92_s0 (
    .Q(rx_data[92]),
    .D(rx_data[84]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_91_s0 (
    .Q(rx_data[91]),
    .D(rx_data[83]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_90_s0 (
    .Q(rx_data[90]),
    .D(rx_data[82]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_89_s0 (
    .Q(rx_data[89]),
    .D(rx_data[81]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_88_s0 (
    .Q(rx_data[88]),
    .D(rx_data[80]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_87_s0 (
    .Q(rx_data[87]),
    .D(rx_data[79]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_86_s0 (
    .Q(rx_data[86]),
    .D(rx_data[78]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_85_s0 (
    .Q(rx_data[85]),
    .D(rx_data[77]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_84_s0 (
    .Q(rx_data[84]),
    .D(rx_data[76]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_83_s0 (
    .Q(rx_data[83]),
    .D(rx_data[75]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_82_s0 (
    .Q(rx_data[82]),
    .D(rx_data[74]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_81_s0 (
    .Q(rx_data[81]),
    .D(rx_data[73]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_80_s0 (
    .Q(rx_data[80]),
    .D(rx_data[72]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_79_s0 (
    .Q(rx_data[79]),
    .D(rx_data[71]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_78_s0 (
    .Q(rx_data[78]),
    .D(rx_data[70]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_77_s0 (
    .Q(rx_data[77]),
    .D(rx_data[69]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_76_s0 (
    .Q(rx_data[76]),
    .D(rx_data[68]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_75_s0 (
    .Q(rx_data[75]),
    .D(rx_data[67]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_74_s0 (
    .Q(rx_data[74]),
    .D(rx_data[66]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_73_s0 (
    .Q(rx_data[73]),
    .D(rx_data[65]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_72_s0 (
    .Q(rx_data[72]),
    .D(rx_data[64]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_71_s0 (
    .Q(rx_data[71]),
    .D(rx_data[63]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_70_s0 (
    .Q(rx_data[70]),
    .D(rx_data[62]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_69_s0 (
    .Q(rx_data[69]),
    .D(rx_data[61]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_68_s0 (
    .Q(rx_data[68]),
    .D(rx_data[60]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_67_s0 (
    .Q(rx_data[67]),
    .D(rx_data[59]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_66_s0 (
    .Q(rx_data[66]),
    .D(rx_data[58]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_65_s0 (
    .Q(rx_data[65]),
    .D(rx_data[57]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_64_s0 (
    .Q(rx_data[64]),
    .D(rx_data[56]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_63_s0 (
    .Q(rx_data[63]),
    .D(rx_data[55]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_62_s0 (
    .Q(rx_data[62]),
    .D(rx_data[54]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_61_s0 (
    .Q(rx_data[61]),
    .D(rx_data[53]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_60_s0 (
    .Q(rx_data[60]),
    .D(rx_data[52]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_59_s0 (
    .Q(rx_data[59]),
    .D(rx_data[51]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_58_s0 (
    .Q(rx_data[58]),
    .D(rx_data[50]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_57_s0 (
    .Q(rx_data[57]),
    .D(rx_data[49]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_56_s0 (
    .Q(rx_data[56]),
    .D(rx_data[48]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_55_s0 (
    .Q(rx_data[55]),
    .D(rx_data[47]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_54_s0 (
    .Q(rx_data[54]),
    .D(rx_data[46]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_53_s0 (
    .Q(rx_data[53]),
    .D(rx_data[45]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_52_s0 (
    .Q(rx_data[52]),
    .D(rx_data[44]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_51_s0 (
    .Q(rx_data[51]),
    .D(rx_data[43]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_50_s0 (
    .Q(rx_data[50]),
    .D(rx_data[42]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_49_s0 (
    .Q(rx_data[49]),
    .D(rx_data[41]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_48_s0 (
    .Q(rx_data[48]),
    .D(rx_data[40]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_47_s0 (
    .Q(rx_data[47]),
    .D(rx_data[39]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_46_s0 (
    .Q(rx_data[46]),
    .D(rx_data[38]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_45_s0 (
    .Q(rx_data[45]),
    .D(rx_data[37]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_44_s0 (
    .Q(rx_data[44]),
    .D(rx_data[36]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_43_s0 (
    .Q(rx_data[43]),
    .D(rx_data[35]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_42_s0 (
    .Q(rx_data[42]),
    .D(rx_data[34]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_41_s0 (
    .Q(rx_data[41]),
    .D(rx_data[33]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_40_s0 (
    .Q(rx_data[40]),
    .D(rx_data[32]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_39_s0 (
    .Q(rx_data[39]),
    .D(rx_data[31]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_38_s0 (
    .Q(rx_data[38]),
    .D(rx_data[30]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_37_s0 (
    .Q(rx_data[37]),
    .D(rx_data[29]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_36_s0 (
    .Q(rx_data[36]),
    .D(rx_data[28]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_35_s0 (
    .Q(rx_data[35]),
    .D(rx_data[27]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_34_s0 (
    .Q(rx_data[34]),
    .D(rx_data[26]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_33_s0 (
    .Q(rx_data[33]),
    .D(rx_data[25]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_32_s0 (
    .Q(rx_data[32]),
    .D(rx_data[24]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_31_s0 (
    .Q(rx_data[31]),
    .D(rx_data[23]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_30_s0 (
    .Q(rx_data[30]),
    .D(rx_data[22]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_29_s0 (
    .Q(rx_data[29]),
    .D(rx_data[21]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_28_s0 (
    .Q(rx_data[28]),
    .D(rx_data[20]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_27_s0 (
    .Q(rx_data[27]),
    .D(rx_data[19]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_26_s0 (
    .Q(rx_data[26]),
    .D(rx_data[18]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_25_s0 (
    .Q(rx_data[25]),
    .D(rx_data[17]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_24_s0 (
    .Q(rx_data[24]),
    .D(rx_data[16]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_23_s0 (
    .Q(rx_data[23]),
    .D(rx_data[15]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_22_s0 (
    .Q(rx_data[22]),
    .D(rx_data[14]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_21_s0 (
    .Q(rx_data[21]),
    .D(rx_data[13]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_20_s0 (
    .Q(rx_data[20]),
    .D(rx_data[12]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_19_s0 (
    .Q(rx_data[19]),
    .D(rx_data[11]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_18_s0 (
    .Q(rx_data[18]),
    .D(rx_data[10]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_17_s0 (
    .Q(rx_data[17]),
    .D(rx_data[9]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_16_s0 (
    .Q(rx_data[16]),
    .D(rx_data[8]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_15_s0 (
    .Q(rx_data[15]),
    .D(rx_data[7]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_14_s0 (
    .Q(rx_data[14]),
    .D(rx_data[6]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_13_s0 (
    .Q(rx_data[13]),
    .D(rx_data[5]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_12_s0 (
    .Q(rx_data[12]),
    .D(rx_data[4]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_11_s0 (
    .Q(rx_data[11]),
    .D(rx_data[3]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_10_s0 (
    .Q(rx_data[10]),
    .D(rx_data[2]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_9_s0 (
    .Q(rx_data[9]),
    .D(rx_data[1]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_8_s0 (
    .Q(rx_data[8]),
    .D(rx_data[0]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_7_s0 (
    .Q(rx_data[7]),
    .D(uart_rx_data[7]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_6_s0 (
    .Q(rx_data[6]),
    .D(uart_rx_data[6]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_5_s0 (
    .Q(rx_data[5]),
    .D(uart_rx_data[5]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_4_s0 (
    .Q(rx_data[4]),
    .D(uart_rx_data[4]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_3_s0 (
    .Q(rx_data[3]),
    .D(uart_rx_data[3]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_2_s0 (
    .Q(rx_data[2]),
    .D(uart_rx_data[2]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_1_s0 (
    .Q(rx_data[1]),
    .D(uart_rx_data[1]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_0_s0 (
    .Q(rx_data[0]),
    .D(uart_rx_data[0]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFC data_check_d_s0 (
    .Q(data_check_d),
    .D(data_check),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_22_s0 (
    .Q(time_2_set_Z[22]),
    .D(rx_data[46]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_21_s0 (
    .Q(time_2_set_Z[21]),
    .D(rx_data[45]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_20_s0 (
    .Q(time_2_set_Z[20]),
    .D(rx_data[44]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_19_s0 (
    .Q(time_2_set_Z[19]),
    .D(rx_data[43]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_18_s0 (
    .Q(time_2_set_Z[18]),
    .D(rx_data[42]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_17_s0 (
    .Q(time_2_set_Z[17]),
    .D(rx_data[41]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_16_s0 (
    .Q(time_2_set_Z[16]),
    .D(rx_data[40]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_15_s0 (
    .Q(time_2_set_Z[15]),
    .D(rx_data[39]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_14_s0 (
    .Q(time_2_set_Z[14]),
    .D(rx_data[38]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_13_s0 (
    .Q(time_2_set_Z[13]),
    .D(rx_data[37]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_12_s0 (
    .Q(time_2_set_Z[12]),
    .D(rx_data[36]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_11_s0 (
    .Q(time_2_set_Z[11]),
    .D(rx_data[35]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_10_s0 (
    .Q(time_2_set_Z[10]),
    .D(rx_data[34]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_9_s0 (
    .Q(time_2_set_Z[9]),
    .D(rx_data[33]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_8_s0 (
    .Q(time_2_set_Z[8]),
    .D(rx_data[32]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_7_s0 (
    .Q(time_2_set_Z[7]),
    .D(rx_data[31]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_6_s0 (
    .Q(time_2_set_Z[6]),
    .D(rx_data[30]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_5_s0 (
    .Q(time_2_set_Z[5]),
    .D(rx_data[29]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_4_s0 (
    .Q(time_2_set_Z[4]),
    .D(rx_data[28]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_3_s0 (
    .Q(time_2_set_Z[3]),
    .D(rx_data[27]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_2_s0 (
    .Q(time_2_set_Z[2]),
    .D(rx_data[26]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_1_s0 (
    .Q(time_2_set_Z[1]),
    .D(rx_data[25]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE time_2_set_0_s0 (
    .Q(time_2_set_Z[0]),
    .D(rx_data[24]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_31_s0 (
    .Q(date_2_set_Z[31]),
    .D(rx_data[79]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_30_s0 (
    .Q(date_2_set_Z[30]),
    .D(rx_data[78]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_29_s0 (
    .Q(date_2_set_Z[29]),
    .D(rx_data[77]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_28_s0 (
    .Q(date_2_set_Z[28]),
    .D(rx_data[76]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_27_s0 (
    .Q(date_2_set_Z[27]),
    .D(rx_data[75]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_26_s0 (
    .Q(date_2_set_Z[26]),
    .D(rx_data[74]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_25_s0 (
    .Q(date_2_set_Z[25]),
    .D(rx_data[73]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_24_s0 (
    .Q(date_2_set_Z[24]),
    .D(rx_data[72]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_23_s0 (
    .Q(date_2_set_Z[23]),
    .D(rx_data[71]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_22_s0 (
    .Q(date_2_set_Z[22]),
    .D(rx_data[70]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_21_s0 (
    .Q(date_2_set_Z[21]),
    .D(rx_data[69]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_20_s0 (
    .Q(date_2_set_Z[20]),
    .D(rx_data[68]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_19_s0 (
    .Q(date_2_set_Z[19]),
    .D(rx_data[67]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_18_s0 (
    .Q(date_2_set_Z[18]),
    .D(rx_data[66]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_17_s0 (
    .Q(date_2_set_Z[17]),
    .D(rx_data[65]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_16_s0 (
    .Q(date_2_set_Z[16]),
    .D(rx_data[64]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_15_s0 (
    .Q(date_2_set_Z[15]),
    .D(rx_data[63]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_14_s0 (
    .Q(date_2_set_Z[14]),
    .D(rx_data[62]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_13_s0 (
    .Q(date_2_set_Z[13]),
    .D(rx_data[61]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_12_s0 (
    .Q(date_2_set_Z[12]),
    .D(rx_data[60]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_11_s0 (
    .Q(date_2_set_Z[11]),
    .D(rx_data[59]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_10_s0 (
    .Q(date_2_set_Z[10]),
    .D(rx_data[58]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_9_s0 (
    .Q(date_2_set_Z[9]),
    .D(rx_data[57]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_8_s0 (
    .Q(date_2_set_Z[8]),
    .D(rx_data[56]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_7_s0 (
    .Q(date_2_set_Z[7]),
    .D(rx_data[55]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_6_s0 (
    .Q(date_2_set_Z[6]),
    .D(rx_data[54]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_5_s0 (
    .Q(date_2_set_Z[5]),
    .D(rx_data[53]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_4_s0 (
    .Q(date_2_set_Z[4]),
    .D(rx_data[52]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_3_s0 (
    .Q(date_2_set_Z[3]),
    .D(rx_data[51]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_2_s0 (
    .Q(date_2_set_Z[2]),
    .D(rx_data[50]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_1_s0 (
    .Q(date_2_set_Z[1]),
    .D(rx_data[49]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE date_2_set_0_s0 (
    .Q(date_2_set_Z[0]),
    .D(rx_data[48]),
    .CLK(clk),
    .CE(data_check_pos),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_103_s0 (
    .Q(rx_data[103]),
    .D(rx_data[95]),
    .CLK(clk),
    .CE(uart_data_valid),
    .CLEAR(n64_8) 
);
  DFFCE set_state_s1 (
    .Q(set_state),
    .D(set_time_Z),
    .CLK(clk),
    .CE(set_state_8),
    .CLEAR(n64_8) 
);
defparam set_state_s1.INIT=1'b0;
  DFFCE set_date_s1 (
    .Q(set_date_Z),
    .D(n380_3),
    .CLK(clk),
    .CE(set_done_Z),
    .CLEAR(n64_8) 
);
defparam set_date_s1.INIT=1'b0;
  DFFC set_time_s4 (
    .Q(set_time_Z),
    .D(n253_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam set_time_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adjust_time */
module uart_adjust_time (
  clk,
  n64_8,
  uart_rx,
  set_done_Z,
  set_date_Z,
  set_time_Z,
  time_2_set_Z,
  date_2_set_Z
)
;
input clk;
input n64_8;
input uart_rx;
input set_done_Z;
output set_date_Z;
output set_time_Z;
output [22:0] time_2_set_Z;
output [31:0] date_2_set_Z;
wire uart_data_valid;
wire [7:0] uart_rx_data;
wire VCC;
wire GND;
  uart_byte_rx u_uart_byte_rx (
    .clk(clk),
    .n64_8(n64_8),
    .uart_rx(uart_rx),
    .uart_data_valid(uart_data_valid),
    .uart_rx_data(uart_rx_data[7:0])
);
  adjust_time u_adjust_time (
    .clk(clk),
    .uart_data_valid(uart_data_valid),
    .n64_8(n64_8),
    .set_done_Z(set_done_Z),
    .uart_rx_data(uart_rx_data[7:0]),
    .set_date_Z(set_date_Z),
    .set_time_Z(set_time_Z),
    .time_2_set_Z(time_2_set_Z[22:0]),
    .date_2_set_Z(date_2_set_Z[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_adjust_time */
module i2c_bit_shift (
  clk,
  n64_8,
  i2c_sdat_in,
  go,
  tx_data,
  cmd,
  rst_cnt,
  i2c_sclk,
  trans_done_Z,
  i2c_sdat_5,
  rx_data_Z
)
;
input clk;
input n64_8;
input i2c_sdat_in;
input go;
input [7:0] tx_data;
input [3:0] cmd;
input [8:8] rst_cnt;
output i2c_sclk;
output trans_done_Z;
output i2c_sdat_5;
output [7:0] rx_data_Z;
wire n192_10;
wire n192_11;
wire n192_12;
wire n192_13;
wire go_d;
wire n424_34;
wire n425_31;
wire n427_28;
wire n428_24;
wire n430_24;
wire n431_20;
wire n433_21;
wire n434_33;
wire n435_18;
wire n445_9;
wire n437_9;
wire trans_done_5;
wire i2c_sdat_o_8;
wire i2c_sdat_oe_9;
wire state_2_10;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n72_6;
wire n71_6;
wire n70_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire cnt_4_10;
wire i2c_sclk_6;
wire state_0_11;
wire n426_37;
wire n425_32;
wire n428_25;
wire n429_25;
wire n431_21;
wire n431_22;
wire n433_22;
wire n433_23;
wire n433_24;
wire n435_19;
wire n435_20;
wire n435_21;
wire n437_10;
wire trans_done_7;
wire i2c_sdat_o_9;
wire i2c_sdat_oe_10;
wire state_2_11;
wire state_2_12;
wire state_2_13;
wire state_2_14;
wire n77_7;
wire n74_7;
wire n73_7;
wire n71_7;
wire n70_7;
wire n69_7;
wire n67_7;
wire n65_7;
wire n64_7;
wire n62_7;
wire n61_7;
wire n59_7;
wire n58_7;
wire cnt_4_13;
wire i2c_sclk_7;
wire state_0_12;
wire n426_38;
wire n425_33;
wire n431_23;
wire n431_24;
wire n433_25;
wire n435_22;
wire n435_23;
wire n435_24;
wire i2c_sdat_oe_11;
wire state_2_15;
wire state_2_16;
wire state_2_17;
wire n64_8_0;
wire n59_8;
wire n431_25;
wire n431_26;
wire n431_27;
wire n431_28;
wire n431_29;
wire n433_26;
wire i2c_sdat_oe_12;
wire n69_9;
wire trans_done_9;
wire n427_31;
wire n429_27;
wire cnt_4_15;
wire n77_9;
wire en_div_cnt;
wire go_r;
wire i2c_sdat_o;
wire i2c_sdat_oe;
wire n192_15;
wire n192_17;
wire n192_19;
wire [19:0] div_cnt;
wire [2:0] state;
wire [4:0] cnt;
wire VCC;
wire GND;
  LUT3 n192_s17 (
    .F(n192_10),
    .I0(tx_data[1]),
    .I1(tx_data[0]),
    .I2(cnt[2]) 
);
defparam n192_s17.INIT=8'hCA;
  LUT3 n192_s16 (
    .F(n192_11),
    .I0(tx_data[3]),
    .I1(tx_data[2]),
    .I2(cnt[2]) 
);
defparam n192_s16.INIT=8'hCA;
  LUT3 n192_s19 (
    .F(n192_12),
    .I0(tx_data[5]),
    .I1(tx_data[4]),
    .I2(cnt[2]) 
);
defparam n192_s19.INIT=8'hCA;
  LUT3 n192_s18 (
    .F(n192_13),
    .I0(tx_data[7]),
    .I1(tx_data[6]),
    .I2(cnt[2]) 
);
defparam n192_s18.INIT=8'hCA;
  LUT2 go_d_s0 (
    .F(go_d),
    .I0(go),
    .I1(go_r) 
);
defparam go_d_s0.INIT=4'hE;
  LUT2 i2c_sdat_s2 (
    .F(i2c_sdat_5),
    .I0(i2c_sdat_o),
    .I1(i2c_sdat_oe) 
);
defparam i2c_sdat_s2.INIT=4'hB;
  LUT3 n424_s26 (
    .F(n424_34),
    .I0(cmd[3]),
    .I1(state[1]),
    .I2(state[2]) 
);
defparam n424_s26.INIT=8'h2C;
  LUT4 n425_s23 (
    .F(n425_31),
    .I0(cmd[3]),
    .I1(n425_32),
    .I2(state[1]),
    .I3(state[2]) 
);
defparam n425_s23.INIT=16'h0A03;
  LUT3 n427_s23 (
    .F(n427_28),
    .I0(n445_9),
    .I1(n427_31),
    .I2(cnt[4]) 
);
defparam n427_s23.INIT=8'h14;
  LUT4 n428_s19 (
    .F(n428_24),
    .I0(cnt[2]),
    .I1(n428_25),
    .I2(n445_9),
    .I3(cnt[3]) 
);
defparam n428_s19.INIT=16'h0708;
  LUT3 n430_s19 (
    .F(n430_24),
    .I0(n445_9),
    .I1(cnt[0]),
    .I2(cnt[1]) 
);
defparam n430_s19.INIT=8'h14;
  LUT4 n431_s15 (
    .F(n431_20),
    .I0(n431_21),
    .I1(n431_22),
    .I2(state[0]),
    .I3(cnt[0]) 
);
defparam n431_s15.INIT=16'h40B3;
  LUT4 n433_s17 (
    .F(n433_21),
    .I0(n433_22),
    .I1(n433_23),
    .I2(n433_24),
    .I3(state[2]) 
);
defparam n433_s17.INIT=16'h771F;
  LUT3 n434_s24 (
    .F(n434_33),
    .I0(state[2]),
    .I1(state[0]),
    .I2(state[1]) 
);
defparam n434_s24.INIT=8'hBD;
  LUT4 n435_s13 (
    .F(n435_18),
    .I0(n435_19),
    .I1(n435_20),
    .I2(n435_21),
    .I3(state[2]) 
);
defparam n435_s13.INIT=16'h0DCC;
  LUT3 n445_s5 (
    .F(n445_9),
    .I0(state[2]),
    .I1(state[0]),
    .I2(state[1]) 
);
defparam n445_s5.INIT=8'h01;
  LUT4 n437_s5 (
    .F(n437_9),
    .I0(cnt[0]),
    .I1(n437_10),
    .I2(cnt[1]),
    .I3(n431_21) 
);
defparam n437_s5.INIT=16'h4000;
  LUT4 trans_done_s3 (
    .F(trans_done_5),
    .I0(trans_done_9),
    .I1(n431_21),
    .I2(trans_done_7),
    .I3(state[2]) 
);
defparam trans_done_s3.INIT=16'h08F0;
  LUT4 i2c_sdat_o_s3 (
    .F(i2c_sdat_o_8),
    .I0(state[1]),
    .I1(i2c_sdat_o_9),
    .I2(state[0]),
    .I3(n431_21) 
);
defparam i2c_sdat_o_s3.INIT=16'h5300;
  LUT4 i2c_sdat_oe_s4 (
    .F(i2c_sdat_oe_9),
    .I0(cnt[1]),
    .I1(i2c_sdat_oe_10),
    .I2(n431_21),
    .I3(n445_9) 
);
defparam i2c_sdat_oe_s4.INIT=16'hFF40;
  LUT4 state_2_s5 (
    .F(state_2_10),
    .I0(state_2_11),
    .I1(state_2_12),
    .I2(state_2_13),
    .I3(state_2_14) 
);
defparam state_2_s5.INIT=16'hA032;
  LUT3 n76_s2 (
    .F(n76_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(n77_7) 
);
defparam n76_s2.INIT=8'h60;
  LUT4 n75_s2 (
    .F(n75_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(n77_7) 
);
defparam n75_s2.INIT=16'h7800;
  LUT3 n74_s2 (
    .F(n74_6),
    .I0(n74_7),
    .I1(div_cnt[3]),
    .I2(n77_7) 
);
defparam n74_s2.INIT=8'h60;
  LUT3 n73_s2 (
    .F(n73_6),
    .I0(div_cnt[4]),
    .I1(n73_7),
    .I2(n77_7) 
);
defparam n73_s2.INIT=8'h60;
  LUT4 n72_s2 (
    .F(n72_6),
    .I0(div_cnt[4]),
    .I1(n73_7),
    .I2(div_cnt[5]),
    .I3(n77_7) 
);
defparam n72_s2.INIT=16'h7800;
  LUT3 n71_s2 (
    .F(n71_6),
    .I0(n71_7),
    .I1(div_cnt[6]),
    .I2(n77_7) 
);
defparam n71_s2.INIT=8'h60;
  LUT3 n70_s2 (
    .F(n70_6),
    .I0(div_cnt[7]),
    .I1(n70_7),
    .I2(n77_7) 
);
defparam n70_s2.INIT=8'h60;
  LUT4 n68_s2 (
    .F(n68_6),
    .I0(div_cnt[8]),
    .I1(n69_7),
    .I2(div_cnt[9]),
    .I3(n77_7) 
);
defparam n68_s2.INIT=16'h7800;
  LUT3 n67_s2 (
    .F(n67_6),
    .I0(div_cnt[10]),
    .I1(n67_7),
    .I2(n77_7) 
);
defparam n67_s2.INIT=8'h60;
  LUT4 n66_s2 (
    .F(n66_6),
    .I0(div_cnt[10]),
    .I1(n67_7),
    .I2(div_cnt[11]),
    .I3(n77_7) 
);
defparam n66_s2.INIT=16'h7800;
  LUT4 n65_s2 (
    .F(n65_6),
    .I0(n69_7),
    .I1(n65_7),
    .I2(div_cnt[12]),
    .I3(n77_7) 
);
defparam n65_s2.INIT=16'h7800;
  LUT3 n64_s2 (
    .F(n64_6),
    .I0(div_cnt[13]),
    .I1(n64_7),
    .I2(n77_7) 
);
defparam n64_s2.INIT=8'h60;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(div_cnt[13]),
    .I1(n64_7),
    .I2(div_cnt[14]),
    .I3(n77_7) 
);
defparam n63_s2.INIT=16'h7800;
  LUT3 n62_s2 (
    .F(n62_6),
    .I0(n62_7),
    .I1(div_cnt[15]),
    .I2(n77_7) 
);
defparam n62_s2.INIT=8'h60;
  LUT3 n61_s2 (
    .F(n61_6),
    .I0(div_cnt[16]),
    .I1(n61_7),
    .I2(n77_7) 
);
defparam n61_s2.INIT=8'h60;
  LUT4 n60_s2 (
    .F(n60_6),
    .I0(div_cnt[16]),
    .I1(n61_7),
    .I2(div_cnt[17]),
    .I3(n77_7) 
);
defparam n60_s2.INIT=16'h7800;
  LUT3 n59_s2 (
    .F(n59_6),
    .I0(n59_7),
    .I1(div_cnt[18]),
    .I2(n77_7) 
);
defparam n59_s2.INIT=8'h60;
  LUT3 n58_s2 (
    .F(n58_6),
    .I0(n58_7),
    .I1(div_cnt[19]),
    .I2(en_div_cnt) 
);
defparam n58_s2.INIT=8'h60;
  LUT3 cnt_4_s5 (
    .F(cnt_4_10),
    .I0(state[1]),
    .I1(state[2]),
    .I2(cnt_4_13) 
);
defparam cnt_4_s5.INIT=8'hF1;
  LUT4 i2c_sclk_s4 (
    .F(i2c_sclk_6),
    .I0(state[2]),
    .I1(i2c_sclk_7),
    .I2(rst_cnt[8]),
    .I3(cnt_4_13) 
);
defparam i2c_sclk_s4.INIT=16'hE000;
  LUT4 state_0_s6 (
    .F(state_0_11),
    .I0(state_0_12),
    .I1(state_2_13),
    .I2(state_2_12),
    .I3(state_2_11) 
);
defparam state_0_s6.INIT=16'h4D44;
  LUT4 n426_s29 (
    .F(n426_37),
    .I0(go_d),
    .I1(state[2]),
    .I2(state[0]),
    .I3(n426_38) 
);
defparam n426_s29.INIT=16'h3002;
  LUT4 n425_s24 (
    .F(n425_32),
    .I0(cmd[1]),
    .I1(n425_33),
    .I2(go_d),
    .I3(state[0]) 
);
defparam n425_s24.INIT=16'h00EF;
  LUT2 n428_s20 (
    .F(n428_25),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n428_s20.INIT=4'h8;
  LUT4 n429_s20 (
    .F(n429_25),
    .I0(state[0]),
    .I1(trans_done_9),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n429_s20.INIT=16'hC0CD;
  LUT2 n431_s16 (
    .F(n431_21),
    .I0(n431_23),
    .I1(n431_24) 
);
defparam n431_s16.INIT=4'h8;
  LUT2 n431_s17 (
    .F(n431_22),
    .I0(state[2]),
    .I1(state[1]) 
);
defparam n431_s17.INIT=4'h1;
  LUT4 n433_s18 (
    .F(n433_22),
    .I0(cnt[1]),
    .I1(n433_25),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n433_s18.INIT=16'h5FC0;
  LUT3 n433_s19 (
    .F(n433_23),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]) 
);
defparam n433_s19.INIT=8'h01;
  LUT4 n433_s20 (
    .F(n433_24),
    .I0(state[1]),
    .I1(state[0]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n433_s20.INIT=16'hF00D;
  LUT4 n435_s14 (
    .F(n435_19),
    .I0(cnt[1]),
    .I1(i2c_sdat_o),
    .I2(cnt[0]),
    .I3(n433_23) 
);
defparam n435_s14.INIT=16'h5333;
  LUT4 n435_s15 (
    .F(n435_20),
    .I0(n435_22),
    .I1(n192_19),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n435_s15.INIT=16'h0CF5;
  LUT4 n435_s16 (
    .F(n435_21),
    .I0(n435_23),
    .I1(cmd[2]),
    .I2(n433_23),
    .I3(n435_24) 
);
defparam n435_s16.INIT=16'h7000;
  LUT3 n437_s6 (
    .F(n437_10),
    .I0(state[2]),
    .I1(state[0]),
    .I2(state[1]) 
);
defparam n437_s6.INIT=8'h40;
  LUT4 trans_done_s5 (
    .F(trans_done_7),
    .I0(cmd[3]),
    .I1(state[0]),
    .I2(state[1]),
    .I3(state[2]) 
);
defparam trans_done_s5.INIT=16'hCA03;
  LUT4 i2c_sdat_o_s4 (
    .F(i2c_sdat_o_9),
    .I0(n433_23),
    .I1(n435_23),
    .I2(state[1]),
    .I3(state[2]) 
);
defparam i2c_sdat_o_s4.INIT=16'h0A3F;
  LUT3 i2c_sdat_oe_s5 (
    .F(i2c_sdat_oe_10),
    .I0(state[2]),
    .I1(cnt[0]),
    .I2(i2c_sdat_oe_11) 
);
defparam i2c_sdat_oe_s5.INIT=8'h0B;
  LUT4 state_2_s6 (
    .F(state_2_11),
    .I0(state_2_15),
    .I1(state[2]),
    .I2(n425_33),
    .I3(state_2_14) 
);
defparam state_2_s6.INIT=16'h0FBB;
  LUT4 state_2_s7 (
    .F(state_2_12),
    .I0(n431_23),
    .I1(n431_24),
    .I2(state_2_16),
    .I3(state_2_17) 
);
defparam state_2_s7.INIT=16'h7F00;
  LUT3 state_2_s8 (
    .F(state_2_13),
    .I0(trans_done_9),
    .I1(n431_23),
    .I2(n431_24) 
);
defparam state_2_s8.INIT=8'h80;
  LUT3 state_2_s9 (
    .F(state_2_14),
    .I0(state[2]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam state_2_s9.INIT=8'h10;
  LUT3 n77_s3 (
    .F(n77_7),
    .I0(n431_24),
    .I1(n431_23),
    .I2(en_div_cnt) 
);
defparam n77_s3.INIT=8'h70;
  LUT3 n74_s3 (
    .F(n74_7),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]) 
);
defparam n74_s3.INIT=8'h80;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(div_cnt[3]) 
);
defparam n73_s3.INIT=16'h8000;
  LUT3 n71_s3 (
    .F(n71_7),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(n73_7) 
);
defparam n71_s3.INIT=8'h80;
  LUT4 n70_s3 (
    .F(n70_7),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(div_cnt[6]),
    .I3(n73_7) 
);
defparam n70_s3.INIT=16'h8000;
  LUT2 n69_s3 (
    .F(n69_7),
    .I0(div_cnt[7]),
    .I1(n70_7) 
);
defparam n69_s3.INIT=4'h8;
  LUT4 n67_s3 (
    .F(n67_7),
    .I0(div_cnt[7]),
    .I1(div_cnt[8]),
    .I2(div_cnt[9]),
    .I3(n70_7) 
);
defparam n67_s3.INIT=16'h8000;
  LUT4 n65_s3 (
    .F(n65_7),
    .I0(div_cnt[8]),
    .I1(div_cnt[9]),
    .I2(div_cnt[10]),
    .I3(div_cnt[11]) 
);
defparam n65_s3.INIT=16'h8000;
  LUT4 n64_s3 (
    .F(n64_7),
    .I0(n64_8_0),
    .I1(div_cnt[4]),
    .I2(n73_7),
    .I3(n65_7) 
);
defparam n64_s3.INIT=16'h8000;
  LUT3 n62_s3 (
    .F(n62_7),
    .I0(div_cnt[13]),
    .I1(div_cnt[14]),
    .I2(n64_7) 
);
defparam n62_s3.INIT=8'h80;
  LUT4 n61_s3 (
    .F(n61_7),
    .I0(div_cnt[13]),
    .I1(div_cnt[14]),
    .I2(div_cnt[15]),
    .I3(n64_7) 
);
defparam n61_s3.INIT=16'h8000;
  LUT3 n59_s3 (
    .F(n59_7),
    .I0(div_cnt[17]),
    .I1(n64_7),
    .I2(n59_8) 
);
defparam n59_s3.INIT=8'h80;
  LUT4 n58_s3 (
    .F(n58_7),
    .I0(div_cnt[17]),
    .I1(div_cnt[18]),
    .I2(n64_7),
    .I3(n59_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT4 cnt_4_s7 (
    .F(cnt_4_13),
    .I0(state_2_15),
    .I1(state[2]),
    .I2(n431_24),
    .I3(n431_23) 
);
defparam cnt_4_s7.INIT=16'h7000;
  LUT4 i2c_sclk_s5 (
    .F(i2c_sclk_7),
    .I0(n433_23),
    .I1(state[0]),
    .I2(state[1]),
    .I3(n435_23) 
);
defparam i2c_sclk_s5.INIT=16'hC4FC;
  LUT3 state_0_s7 (
    .F(state_0_12),
    .I0(state[1]),
    .I1(state[0]),
    .I2(state[2]) 
);
defparam state_0_s7.INIT=8'h0E;
  LUT4 n426_s30 (
    .F(n426_38),
    .I0(cmd[2]),
    .I1(state[0]),
    .I2(cmd[1]),
    .I3(cmd[0]) 
);
defparam n426_s30.INIT=16'h03CD;
  LUT2 n425_s25 (
    .F(n425_33),
    .I0(cmd[0]),
    .I1(cmd[2]) 
);
defparam n425_s25.INIT=4'h1;
  LUT4 n431_s18 (
    .F(n431_23),
    .I0(div_cnt[5]),
    .I1(div_cnt[4]),
    .I2(n431_25),
    .I3(n431_26) 
);
defparam n431_s18.INIT=16'h4000;
  LUT4 n431_s19 (
    .F(n431_24),
    .I0(div_cnt[12]),
    .I1(n431_27),
    .I2(n431_28),
    .I3(n431_29) 
);
defparam n431_s19.INIT=16'h4000;
  LUT4 n433_s21 (
    .F(n433_25),
    .I0(n433_26),
    .I1(cnt[1]),
    .I2(cnt[0]),
    .I3(state[0]) 
);
defparam n433_s21.INIT=16'hB1C3;
  LUT4 n435_s17 (
    .F(n435_22),
    .I0(cnt[1]),
    .I1(i2c_sdat_o),
    .I2(cnt[0]),
    .I3(n433_23) 
);
defparam n435_s17.INIT=16'h3A00;
  LUT2 n435_s18 (
    .F(n435_23),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n435_s18.INIT=4'h1;
  LUT3 n435_s19 (
    .F(n435_24),
    .I0(i2c_sdat_o),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n435_s19.INIT=8'h10;
  LUT4 i2c_sdat_oe_s6 (
    .F(i2c_sdat_oe_11),
    .I0(state[1]),
    .I1(i2c_sdat_oe_12),
    .I2(state[2]),
    .I3(n433_23) 
);
defparam i2c_sdat_oe_s6.INIT=16'hC0F5;
  LUT2 state_2_s10 (
    .F(state_2_15),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam state_2_s10.INIT=4'h8;
  LUT4 state_2_s11 (
    .F(state_2_16),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(n428_25) 
);
defparam state_2_s11.INIT=16'h8000;
  LUT2 state_2_s12 (
    .F(state_2_17),
    .I0(state[2]),
    .I1(state[1]) 
);
defparam state_2_s12.INIT=4'h4;
  LUT4 n64_s4 (
    .F(n64_8_0),
    .I0(div_cnt[5]),
    .I1(div_cnt[6]),
    .I2(div_cnt[7]),
    .I3(div_cnt[12]) 
);
defparam n64_s4.INIT=16'h8000;
  LUT4 n59_s4 (
    .F(n59_8),
    .I0(div_cnt[13]),
    .I1(div_cnt[14]),
    .I2(div_cnt[15]),
    .I3(div_cnt[16]) 
);
defparam n59_s4.INIT=16'h8000;
  LUT2 n431_s20 (
    .F(n431_25),
    .I0(div_cnt[6]),
    .I1(div_cnt[7]) 
);
defparam n431_s20.INIT=4'h1;
  LUT4 n431_s21 (
    .F(n431_26),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(div_cnt[3]) 
);
defparam n431_s21.INIT=16'h4000;
  LUT3 n431_s22 (
    .F(n431_27),
    .I0(div_cnt[13]),
    .I1(div_cnt[14]),
    .I2(div_cnt[15]) 
);
defparam n431_s22.INIT=8'h01;
  LUT4 n431_s23 (
    .F(n431_28),
    .I0(div_cnt[16]),
    .I1(div_cnt[17]),
    .I2(div_cnt[18]),
    .I3(div_cnt[19]) 
);
defparam n431_s23.INIT=16'h0001;
  LUT4 n431_s24 (
    .F(n431_29),
    .I0(div_cnt[8]),
    .I1(div_cnt[9]),
    .I2(div_cnt[10]),
    .I3(div_cnt[11]) 
);
defparam n431_s24.INIT=16'h0001;
  LUT4 n433_s22 (
    .F(n433_26),
    .I0(cmd[3]),
    .I1(cmd[2]),
    .I2(i2c_sclk),
    .I3(cnt[0]) 
);
defparam n433_s22.INIT=16'hAF30;
  LUT4 i2c_sdat_oe_s7 (
    .F(i2c_sdat_oe_12),
    .I0(cmd[2]),
    .I1(state[0]),
    .I2(cnt[0]),
    .I3(state[1]) 
);
defparam i2c_sdat_oe_s7.INIT=16'hCFF4;
  LUT4 n69_s4 (
    .F(n69_9),
    .I0(div_cnt[8]),
    .I1(div_cnt[7]),
    .I2(n70_7),
    .I3(n77_7) 
);
defparam n69_s4.INIT=16'h6A00;
  LUT3 trans_done_s6 (
    .F(trans_done_9),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n433_23) 
);
defparam trans_done_s6.INIT=8'h80;
  LUT4 n427_s25 (
    .F(n427_31),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n427_s25.INIT=16'h8000;
  LUT4 n429_s21 (
    .F(n429_27),
    .I0(n429_25),
    .I1(cnt[2]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n429_s21.INIT=16'h1444;
  LUT4 cnt_4_s8 (
    .F(cnt_4_15),
    .I0(state[2]),
    .I1(state[0]),
    .I2(state[1]),
    .I3(cnt_4_13) 
);
defparam cnt_4_s8.INIT=16'hFF01;
  LUT4 n77_s4 (
    .F(n77_9),
    .I0(div_cnt[0]),
    .I1(n431_24),
    .I2(n431_23),
    .I3(en_div_cnt) 
);
defparam n77_s4.INIT=16'h1500;
  DFFC div_cnt_19_s0 (
    .Q(div_cnt[19]),
    .D(n58_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_18_s0 (
    .Q(div_cnt[18]),
    .D(n59_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_17_s0 (
    .Q(div_cnt[17]),
    .D(n60_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_16_s0 (
    .Q(div_cnt[16]),
    .D(n61_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_15_s0 (
    .Q(div_cnt[15]),
    .D(n62_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_14_s0 (
    .Q(div_cnt[14]),
    .D(n63_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_13_s0 (
    .Q(div_cnt[13]),
    .D(n64_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_12_s0 (
    .Q(div_cnt[12]),
    .D(n65_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_11_s0 (
    .Q(div_cnt[11]),
    .D(n66_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_10_s0 (
    .Q(div_cnt[10]),
    .D(n67_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_9_s0 (
    .Q(div_cnt[9]),
    .D(n68_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_8_s0 (
    .Q(div_cnt[8]),
    .D(n69_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_7_s0 (
    .Q(div_cnt[7]),
    .D(n70_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_6_s0 (
    .Q(div_cnt[6]),
    .D(n71_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_5_s0 (
    .Q(div_cnt[5]),
    .D(n72_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_4_s0 (
    .Q(div_cnt[4]),
    .D(n73_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_3_s0 (
    .Q(div_cnt[3]),
    .D(n74_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_2_s0 (
    .Q(div_cnt[2]),
    .D(n75_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_1_s0 (
    .Q(div_cnt[1]),
    .D(n76_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_0_s0 (
    .Q(div_cnt[0]),
    .D(n77_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_7_s0 (
    .Q(rx_data_Z[7]),
    .D(rx_data_Z[6]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_6_s0 (
    .Q(rx_data_Z[6]),
    .D(rx_data_Z[5]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_5_s0 (
    .Q(rx_data_Z[5]),
    .D(rx_data_Z[4]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_4_s0 (
    .Q(rx_data_Z[4]),
    .D(rx_data_Z[3]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_3_s0 (
    .Q(rx_data_Z[3]),
    .D(rx_data_Z[2]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_2_s0 (
    .Q(rx_data_Z[2]),
    .D(rx_data_Z[1]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_1_s0 (
    .Q(rx_data_Z[1]),
    .D(rx_data_Z[0]),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE rx_data_0_s0 (
    .Q(rx_data_Z[0]),
    .D(i2c_sdat_in),
    .CLK(clk),
    .CE(n437_9),
    .CLEAR(n64_8) 
);
  DFFCE en_div_cnt_s0 (
    .Q(en_div_cnt),
    .D(go_d),
    .CLK(clk),
    .CE(n445_9),
    .CLEAR(n64_8) 
);
  DFFE i2c_sclk_s0 (
    .Q(i2c_sclk),
    .D(n433_21),
    .CLK(clk),
    .CE(i2c_sclk_6) 
);
  DFFC go_r_s0 (
    .Q(go_r),
    .D(go),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE trans_done_s1 (
    .Q(trans_done_Z),
    .D(state[2]),
    .CLK(clk),
    .CE(trans_done_5),
    .CLEAR(n64_8) 
);
defparam trans_done_s1.INIT=1'b0;
  DFFPE i2c_sdat_o_s1 (
    .Q(i2c_sdat_o),
    .D(n435_18),
    .CLK(clk),
    .CE(i2c_sdat_o_8),
    .PRESET(n64_8) 
);
defparam i2c_sdat_o_s1.INIT=1'b1;
  DFFCE i2c_sdat_oe_s1 (
    .Q(i2c_sdat_oe),
    .D(n434_33),
    .CLK(clk),
    .CE(i2c_sdat_oe_9),
    .CLEAR(n64_8) 
);
  DFFCE state_2_s1 (
    .Q(state[2]),
    .D(n424_34),
    .CLK(clk),
    .CE(state_2_10),
    .CLEAR(n64_8) 
);
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(n425_31),
    .CLK(clk),
    .CE(state_2_10),
    .CLEAR(n64_8) 
);
  DFFCE state_0_s1 (
    .Q(state[0]),
    .D(n426_37),
    .CLK(clk),
    .CE(state_0_11),
    .CLEAR(n64_8) 
);
  DFFCE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n427_28),
    .CLK(clk),
    .CE(cnt_4_15),
    .CLEAR(n64_8) 
);
  DFFCE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n428_24),
    .CLK(clk),
    .CE(cnt_4_15),
    .CLEAR(n64_8) 
);
  DFFCE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n429_27),
    .CLK(clk),
    .CE(cnt_4_15),
    .CLEAR(n64_8) 
);
  DFFCE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n430_24),
    .CLK(clk),
    .CE(cnt_4_15),
    .CLEAR(n64_8) 
);
  DFFCE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n431_20),
    .CLK(clk),
    .CE(cnt_4_10),
    .CLEAR(n64_8) 
);
  MUX2_LUT5 n192_s15 (
    .O(n192_15),
    .I0(n192_11),
    .I1(n192_10),
    .S0(cnt[3]) 
);
  MUX2_LUT5 n192_s14 (
    .O(n192_17),
    .I0(n192_13),
    .I1(n192_12),
    .S0(cnt[3]) 
);
  MUX2_LUT6 n192_s13 (
    .O(n192_19),
    .I0(n192_17),
    .I1(n192_15),
    .S0(cnt[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2c_bit_shift */
module i2c_control (
  clk,
  n64_8,
  wr_req,
  rd_req,
  i2c_sdat_in,
  wr_data,
  addr,
  rst_cnt,
  rw_done_Z,
  i2c_sclk,
  i2c_sdat_5,
  rd_data_Z
)
;
input clk;
input n64_8;
input wr_req;
input rd_req;
input i2c_sdat_in;
input [7:0] wr_data;
input [4:0] addr;
input [8:8] rst_cnt;
output rw_done_Z;
output i2c_sclk;
output i2c_sdat_5;
output [7:0] rd_data_Z;
wire n240_3;
wire n222_15;
wire n244_12;
wire n246_10;
wire n248_10;
wire n272_17;
wire n253_12;
wire n258_12;
wire n264_13;
wire n268_11;
wire n270_12;
wire n274_11;
wire n276_11;
wire n282_11;
wire n289_17;
wire n232_15;
wire n234_15;
wire n260_12;
wire tx_data_7_8;
wire tx_data_4_8;
wire tx_data_3_8;
wire tx_data_1_8;
wire n284_17;
wire n280_17;
wire n278_17;
wire n244_13;
wire n244_14;
wire n246_11;
wire n246_12;
wire n248_11;
wire n272_18;
wire n272_19;
wire n253_13;
wire n258_13;
wire n264_14;
wire n268_12;
wire n268_13;
wire n274_12;
wire n276_12;
wire n282_12;
wire n286_12;
wire n234_16;
wire n284_18;
wire n284_19;
wire n280_18;
wire n278_18;
wire n244_15;
wire n268_14;
wire n282_13;
wire n286_13;
wire rw_done_6;
wire n246_15;
wire n236_17;
wire \state.WAIT_RD_DONE_11 ;
wire \state.WAIT_WR_DONE_11 ;
wire n264_17;
wire n289_19;
wire n286_18;
wire n264_19;
wire \state.WR_REG ;
wire \state.RD_REG ;
wire \state.WR_REG_DONE ;
wire \state.RD_REG_DONE ;
wire \state.IDLE ;
wire go;
wire \state.WAIT_WR_DONE ;
wire \state.WAIT_RD_DONE ;
wire trans_done_Z;
wire [3:0] cmd;
wire [7:0] tx_data;
wire [2:0] cnt;
wire [7:0] rx_data_Z;
wire VCC;
wire GND;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(\state.WR_REG_DONE ),
    .I1(\state.RD_REG_DONE ) 
);
defparam n240_s0.INIT=4'hE;
  LUT3 n222_s10 (
    .F(n222_15),
    .I0(\state.IDLE ),
    .I1(\state.WAIT_WR_DONE ),
    .I2(\state.WAIT_RD_DONE ) 
);
defparam n222_s10.INIT=8'hFE;
  LUT4 n244_s8 (
    .F(n244_12),
    .I0(\state.IDLE ),
    .I1(n244_13),
    .I2(n240_3),
    .I3(n244_14) 
);
defparam n244_s8.INIT=16'hFFF2;
  LUT4 n246_s6 (
    .F(n246_10),
    .I0(n246_11),
    .I1(\state.WAIT_WR_DONE ),
    .I2(n246_12),
    .I3(n246_15) 
);
defparam n246_s6.INIT=16'h0F8F;
  LUT4 n248_s6 (
    .F(n248_10),
    .I0(wr_req),
    .I1(\state.IDLE ),
    .I2(rd_req),
    .I3(n248_11) 
);
defparam n248_s6.INIT=16'h40FF;
  LUT4 n272_s11 (
    .F(n272_17),
    .I0(n272_18),
    .I1(wr_data[7]),
    .I2(tx_data[7]),
    .I3(n272_19) 
);
defparam n272_s11.INIT=16'hF888;
  LUT4 n253_s7 (
    .F(n253_12),
    .I0(\state.WAIT_WR_DONE ),
    .I1(n246_15),
    .I2(\state.WR_REG_DONE ),
    .I3(n253_13) 
);
defparam n253_s7.INIT=16'hF888;
  LUT3 n258_s7 (
    .F(n258_12),
    .I0(\state.RD_REG_DONE ),
    .I1(n258_13),
    .I2(n253_13) 
);
defparam n258_s7.INIT=8'hAC;
  LUT4 n264_s7 (
    .F(n264_13),
    .I0(n264_14),
    .I1(cmd[3]),
    .I2(n264_17),
    .I3(n272_18) 
);
defparam n264_s7.INIT=16'hFFE0;
  LUT4 n268_s6 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n264_17),
    .I2(cmd[1]),
    .I3(n268_13) 
);
defparam n268_s6.INIT=16'hFF40;
  LUT4 n270_s7 (
    .F(n270_12),
    .I0(n268_12),
    .I1(cmd[0]),
    .I2(cnt[2]),
    .I3(n264_19) 
);
defparam n270_s7.INIT=16'h4F00;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n264_17),
    .I1(tx_data[6]),
    .I2(n274_12),
    .I3(n268_13) 
);
defparam n274_s6.INIT=16'hFFF8;
  LUT4 n276_s6 (
    .F(n276_11),
    .I0(tx_data[5]),
    .I1(n276_12),
    .I2(cnt[2]),
    .I3(n264_19) 
);
defparam n276_s6.INIT=16'hAC00;
  LUT4 n282_s6 (
    .F(n282_11),
    .I0(n282_12),
    .I1(tx_data[2]),
    .I2(cnt[2]),
    .I3(n264_19) 
);
defparam n282_s6.INIT=16'hCA00;
  LUT4 n289_s11 (
    .F(n289_17),
    .I0(go),
    .I1(n264_14),
    .I2(cnt[2]),
    .I3(n264_19) 
);
defparam n289_s11.INIT=16'hEF00;
  LUT4 n232_s10 (
    .F(n232_15),
    .I0(n246_15),
    .I1(\state.WAIT_WR_DONE ),
    .I2(cnt[2]),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam n232_s10.INIT=16'hFAC0;
  LUT4 n234_s10 (
    .F(n234_15),
    .I0(cnt[0]),
    .I1(n246_11),
    .I2(cnt[1]),
    .I3(n234_16) 
);
defparam n234_s10.INIT=16'h00F8;
  LUT3 n260_s7 (
    .F(n260_12),
    .I0(n264_14),
    .I1(cmd[2]),
    .I2(n264_17) 
);
defparam n260_s7.INIT=8'hE0;
  LUT4 tx_data_7_s3 (
    .F(tx_data_7_8),
    .I0(tx_data[7]),
    .I1(cnt[2]),
    .I2(\state.RD_REG ),
    .I3(\state.WR_REG ) 
);
defparam tx_data_7_s3.INIT=16'hBF30;
  LUT4 tx_data_4_s3 (
    .F(tx_data_4_8),
    .I0(tx_data[4]),
    .I1(cnt[2]),
    .I2(\state.RD_REG ),
    .I3(\state.WR_REG ) 
);
defparam tx_data_4_s3.INIT=16'hBF30;
  LUT4 tx_data_3_s3 (
    .F(tx_data_3_8),
    .I0(tx_data[3]),
    .I1(cnt[2]),
    .I2(\state.RD_REG ),
    .I3(\state.WR_REG ) 
);
defparam tx_data_3_s3.INIT=16'hBF30;
  LUT4 tx_data_1_s3 (
    .F(tx_data_1_8),
    .I0(tx_data[1]),
    .I1(cnt[2]),
    .I2(\state.RD_REG ),
    .I3(\state.WR_REG ) 
);
defparam tx_data_1_s3.INIT=16'hBF30;
  LUT4 n284_s11 (
    .F(n284_17),
    .I0(addr[1]),
    .I1(n264_19),
    .I2(n284_18),
    .I3(n284_19) 
);
defparam n284_s11.INIT=16'h80FF;
  LUT4 n280_s11 (
    .F(n280_17),
    .I0(addr[3]),
    .I1(n264_19),
    .I2(n284_18),
    .I3(n280_18) 
);
defparam n280_s11.INIT=16'h80FF;
  LUT4 n278_s11 (
    .F(n278_17),
    .I0(addr[4]),
    .I1(n264_19),
    .I2(n284_18),
    .I3(n278_18) 
);
defparam n278_s11.INIT=16'h80FF;
  LUT3 n244_s9 (
    .F(n244_13),
    .I0(rd_req),
    .I1(wr_req),
    .I2(n253_13) 
);
defparam n244_s9.INIT=8'h0E;
  LUT4 n244_s10 (
    .F(n244_14),
    .I0(\state.WAIT_WR_DONE ),
    .I1(n244_15),
    .I2(cnt[2]),
    .I3(trans_done_Z) 
);
defparam n244_s10.INIT=16'hE000;
  LUT2 n246_s7 (
    .F(n246_11),
    .I0(cnt[2]),
    .I1(trans_done_Z) 
);
defparam n246_s7.INIT=4'h4;
  LUT4 n246_s8 (
    .F(n246_12),
    .I0(\state.WR_REG ),
    .I1(n253_13),
    .I2(\state.IDLE ),
    .I3(wr_req) 
);
defparam n246_s8.INIT=16'h0777;
  LUT4 n248_s7 (
    .F(n248_11),
    .I0(\state.WAIT_RD_DONE ),
    .I1(n246_11),
    .I2(\state.RD_REG ),
    .I3(n253_13) 
);
defparam n248_s7.INIT=16'h0777;
  LUT4 n272_s12 (
    .F(n272_18),
    .I0(cnt[2]),
    .I1(cnt[1]),
    .I2(cnt[0]),
    .I3(\state.WR_REG ) 
);
defparam n272_s12.INIT=16'h4000;
  LUT2 n272_s13 (
    .F(n272_19),
    .I0(cnt[2]),
    .I1(\state.WR_REG ) 
);
defparam n272_s13.INIT=4'h8;
  LUT3 n253_s8 (
    .F(n253_13),
    .I0(\state.WAIT_RD_DONE ),
    .I1(\state.WAIT_WR_DONE ),
    .I2(trans_done_Z) 
);
defparam n253_s8.INIT=8'h0E;
  LUT4 n258_s8 (
    .F(n258_13),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(\state.WAIT_RD_DONE ) 
);
defparam n258_s8.INIT=16'h1000;
  LUT3 n264_s8 (
    .F(n264_14),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(\state.RD_REG ) 
);
defparam n264_s8.INIT=8'h10;
  LUT3 n268_s7 (
    .F(n268_12),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(\state.WR_REG ) 
);
defparam n268_s7.INIT=8'h01;
  LUT2 n268_s8 (
    .F(n268_13),
    .I0(n268_14),
    .I1(cnt[2]) 
);
defparam n268_s8.INIT=4'h1;
  LUT2 n274_s7 (
    .F(n274_12),
    .I0(wr_data[6]),
    .I1(n272_18) 
);
defparam n274_s7.INIT=4'h8;
  LUT4 n276_s7 (
    .F(n276_12),
    .I0(wr_data[5]),
    .I1(\state.RD_REG ),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n276_s7.INIT=16'hE00F;
  LUT4 n282_s7 (
    .F(n282_12),
    .I0(addr[2]),
    .I1(n282_13),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n282_s7.INIT=16'h30AF;
  LUT4 n286_s7 (
    .F(n286_12),
    .I0(cnt[0]),
    .I1(n286_13),
    .I2(tx_data[0]),
    .I3(cnt[2]) 
);
defparam n286_s7.INIT=16'h0F77;
  LUT3 n234_s11 (
    .F(n234_16),
    .I0(n246_15),
    .I1(\state.WAIT_RD_DONE ),
    .I2(\state.WAIT_WR_DONE ) 
);
defparam n234_s11.INIT=8'h0B;
  LUT3 n284_s12 (
    .F(n284_18),
    .I0(cnt[1]),
    .I1(cnt[2]),
    .I2(cnt[0]) 
);
defparam n284_s12.INIT=8'h10;
  LUT4 n284_s13 (
    .F(n284_19),
    .I0(tx_data[1]),
    .I1(n272_19),
    .I2(wr_data[1]),
    .I3(n272_18) 
);
defparam n284_s13.INIT=16'h0777;
  LUT4 n280_s12 (
    .F(n280_18),
    .I0(tx_data[3]),
    .I1(n272_19),
    .I2(wr_data[3]),
    .I3(n272_18) 
);
defparam n280_s12.INIT=16'h0777;
  LUT4 n278_s12 (
    .F(n278_18),
    .I0(tx_data[4]),
    .I1(n272_19),
    .I2(wr_data[4]),
    .I3(n272_18) 
);
defparam n278_s12.INIT=16'h0777;
  LUT3 n244_s11 (
    .F(n244_15),
    .I0(cnt[1]),
    .I1(cnt[0]),
    .I2(\state.WAIT_RD_DONE ) 
);
defparam n244_s11.INIT=8'hE0;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(\state.WR_REG ),
    .I1(\state.RD_REG ),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n268_s9.INIT=16'h3FF1;
  LUT2 n282_s8 (
    .F(n282_13),
    .I0(\state.RD_REG ),
    .I1(wr_data[2]) 
);
defparam n282_s8.INIT=4'h1;
  LUT4 n286_s8 (
    .F(n286_13),
    .I0(\state.RD_REG ),
    .I1(wr_data[0]),
    .I2(addr[0]),
    .I3(cnt[1]) 
);
defparam n286_s8.INIT=16'hEEF0;
  LUT4 rw_done_s3 (
    .F(rw_done_6),
    .I0(\state.WR_REG_DONE ),
    .I1(\state.RD_REG_DONE ),
    .I2(\state.IDLE ),
    .I3(rst_cnt[8]) 
);
defparam rw_done_s3.INIT=16'hFE00;
  LUT4 n246_s10 (
    .F(n246_15),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(trans_done_Z) 
);
defparam n246_s10.INIT=16'h0800;
  LUT4 n236_s11 (
    .F(n236_17),
    .I0(cnt[2]),
    .I1(trans_done_Z),
    .I2(cnt[0]),
    .I3(n234_16) 
);
defparam n236_s11.INIT=16'h00F4;
  LUT4 \state.WAIT_RD_DONE_s5  (
    .F(\state.WAIT_RD_DONE_11 ),
    .I0(\state.RD_REG ),
    .I1(\state.WAIT_RD_DONE ),
    .I2(\state.WAIT_WR_DONE ),
    .I3(trans_done_Z) 
);
defparam \state.WAIT_RD_DONE_s5 .INIT=16'hFFAB;
  LUT4 \state.WAIT_WR_DONE_s5  (
    .F(\state.WAIT_WR_DONE_11 ),
    .I0(\state.WR_REG ),
    .I1(\state.WAIT_RD_DONE ),
    .I2(\state.WAIT_WR_DONE ),
    .I3(trans_done_Z) 
);
defparam \state.WAIT_WR_DONE_s5 .INIT=16'hFFAB;
  LUT3 n264_s10 (
    .F(n264_17),
    .I0(cnt[2]),
    .I1(\state.WR_REG ),
    .I2(\state.RD_REG ) 
);
defparam n264_s10.INIT=8'hA8;
  LUT4 n289_s12 (
    .F(n289_19),
    .I0(\state.WAIT_WR_DONE ),
    .I1(\state.WAIT_RD_DONE ),
    .I2(\state.WR_REG ),
    .I3(\state.RD_REG ) 
);
defparam n289_s12.INIT=16'hFFFE;
  LUT4 n286_s11 (
    .F(n286_18),
    .I0(tx_data[0]),
    .I1(n286_12),
    .I2(\state.WR_REG ),
    .I3(\state.RD_REG ) 
);
defparam n286_s11.INIT=16'h333A;
  LUT2 n264_s11 (
    .F(n264_19),
    .I0(\state.WR_REG ),
    .I1(\state.RD_REG ) 
);
defparam n264_s11.INIT=4'hE;
  DFFCE rd_data_7_s0 (
    .Q(rd_data_Z[7]),
    .D(rx_data_Z[7]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_6_s0 (
    .Q(rd_data_Z[6]),
    .D(rx_data_Z[6]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_5_s0 (
    .Q(rd_data_Z[5]),
    .D(rx_data_Z[5]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_4_s0 (
    .Q(rd_data_Z[4]),
    .D(rx_data_Z[4]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_3_s0 (
    .Q(rd_data_Z[3]),
    .D(rx_data_Z[3]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_2_s0 (
    .Q(rd_data_Z[2]),
    .D(rx_data_Z[2]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_1_s0 (
    .Q(rd_data_Z[1]),
    .D(rx_data_Z[1]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFCE rd_data_0_s0 (
    .Q(rd_data_Z[0]),
    .D(rx_data_Z[0]),
    .CLK(clk),
    .CE(\state.RD_REG_DONE ),
    .CLEAR(n64_8) 
);
  DFFC \state.WR_REG_s0  (
    .Q(\state.WR_REG ),
    .D(n246_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.RD_REG_s0  (
    .Q(\state.RD_REG ),
    .D(n248_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.WR_REG_DONE_s0  (
    .Q(\state.WR_REG_DONE ),
    .D(n253_12),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.RD_REG_DONE_s0  (
    .Q(\state.RD_REG_DONE ),
    .D(n258_12),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFE rw_done_s0 (
    .Q(rw_done_Z),
    .D(n240_3),
    .CLK(clk),
    .CE(rw_done_6) 
);
  DFFP \state.IDLE_s0  (
    .Q(\state.IDLE ),
    .D(n244_12),
    .CLK(clk),
    .PRESET(n64_8) 
);
  DFFCE cmd_3_s1 (
    .Q(cmd[3]),
    .D(n264_13),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam cmd_3_s1.INIT=1'b0;
  DFFCE cmd_2_s1 (
    .Q(cmd[2]),
    .D(n260_12),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam cmd_2_s1.INIT=1'b0;
  DFFCE cmd_1_s1 (
    .Q(cmd[1]),
    .D(n268_11),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam cmd_1_s1.INIT=1'b0;
  DFFCE cmd_0_s1 (
    .Q(cmd[0]),
    .D(n270_12),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam cmd_0_s1.INIT=1'b0;
  DFFCE tx_data_7_s1 (
    .Q(tx_data[7]),
    .D(n272_17),
    .CLK(clk),
    .CE(tx_data_7_8),
    .CLEAR(n64_8) 
);
defparam tx_data_7_s1.INIT=1'b0;
  DFFCE tx_data_6_s1 (
    .Q(tx_data[6]),
    .D(n274_11),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam tx_data_6_s1.INIT=1'b0;
  DFFCE tx_data_5_s1 (
    .Q(tx_data[5]),
    .D(n276_11),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam tx_data_5_s1.INIT=1'b0;
  DFFCE tx_data_4_s1 (
    .Q(tx_data[4]),
    .D(n278_17),
    .CLK(clk),
    .CE(tx_data_4_8),
    .CLEAR(n64_8) 
);
defparam tx_data_4_s1.INIT=1'b0;
  DFFCE tx_data_3_s1 (
    .Q(tx_data[3]),
    .D(n280_17),
    .CLK(clk),
    .CE(tx_data_3_8),
    .CLEAR(n64_8) 
);
defparam tx_data_3_s1.INIT=1'b0;
  DFFCE tx_data_2_s1 (
    .Q(tx_data[2]),
    .D(n282_11),
    .CLK(clk),
    .CE(n264_19),
    .CLEAR(n64_8) 
);
defparam tx_data_2_s1.INIT=1'b0;
  DFFCE tx_data_1_s1 (
    .Q(tx_data[1]),
    .D(n284_17),
    .CLK(clk),
    .CE(tx_data_1_8),
    .CLEAR(n64_8) 
);
defparam tx_data_1_s1.INIT=1'b0;
  DFFCE go_s4 (
    .Q(go),
    .D(n289_17),
    .CLK(clk),
    .CE(n289_19),
    .CLEAR(n64_8) 
);
defparam go_s4.INIT=1'b0;
  DFFCE cnt_2_s2 (
    .Q(cnt[2]),
    .D(n232_15),
    .CLK(clk),
    .CE(n222_15),
    .CLEAR(n64_8) 
);
defparam cnt_2_s2.INIT=1'b0;
  DFFCE cnt_1_s2 (
    .Q(cnt[1]),
    .D(n234_15),
    .CLK(clk),
    .CE(n222_15),
    .CLEAR(n64_8) 
);
defparam cnt_1_s2.INIT=1'b0;
  DFFCE cnt_0_s2 (
    .Q(cnt[0]),
    .D(n236_17),
    .CLK(clk),
    .CE(n222_15),
    .CLEAR(n64_8) 
);
defparam cnt_0_s2.INIT=1'b0;
  DFFCE \state.WAIT_WR_DONE_s2  (
    .Q(\state.WAIT_WR_DONE ),
    .D(\state.WR_REG ),
    .CLK(clk),
    .CE(\state.WAIT_WR_DONE_11 ),
    .CLEAR(n64_8) 
);
defparam \state.WAIT_WR_DONE_s2 .INIT=1'b0;
  DFFCE \state.WAIT_RD_DONE_s2  (
    .Q(\state.WAIT_RD_DONE ),
    .D(\state.RD_REG ),
    .CLK(clk),
    .CE(\state.WAIT_RD_DONE_11 ),
    .CLEAR(n64_8) 
);
defparam \state.WAIT_RD_DONE_s2 .INIT=1'b0;
  DFFC tx_data_0_s2 (
    .Q(tx_data[0]),
    .D(n286_18),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam tx_data_0_s2.INIT=1'b0;
  i2c_bit_shift u_i2c_bit_shift (
    .clk(clk),
    .n64_8(n64_8),
    .i2c_sdat_in(i2c_sdat_in),
    .go(go),
    .tx_data(tx_data[7:0]),
    .cmd(cmd[3:0]),
    .rst_cnt(rst_cnt[8]),
    .i2c_sclk(i2c_sclk),
    .trans_done_Z(trans_done_Z),
    .i2c_sdat_5(i2c_sdat_5),
    .rx_data_Z(rx_data_Z[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2c_control */
module sd30xx_ctrl (
  clk,
  n64_8,
  set_date_Z,
  set_time_Z,
  n123_8,
  n123_7,
  n125_7,
  i2c_sdat_in,
  time_2_set_Z,
  date_2_set_Z,
  rst_cnt,
  read_cnt,
  set_done_Z,
  read_done_Z,
  n312_14,
  i2c_sclk,
  i2c_sdat_5,
  time_data,
  date_data
)
;
input clk;
input n64_8;
input set_date_Z;
input set_time_Z;
input n123_8;
input n123_7;
input n125_7;
input i2c_sdat_in;
input [22:0] time_2_set_Z;
input [31:0] date_2_set_Z;
input [8:8] rst_cnt;
input [6:4] read_cnt;
output set_done_Z;
output read_done_Z;
output n312_14;
output i2c_sclk;
output i2c_sdat_5;
output [20:0] time_data;
output [31:8] date_data;
wire n88_24;
wire n88_25;
wire n89_24;
wire n89_25;
wire n90_24;
wire n90_25;
wire n91_24;
wire n91_25;
wire n92_25;
wire n92_26;
wire n93_24;
wire n93_25;
wire n94_24;
wire n94_25;
wire n743_3;
wire n88_34;
wire n89_34;
wire n90_34;
wire n91_34;
wire n92_35;
wire n93_34;
wire n94_34;
wire n538_4;
wire n543_4;
wire n551_4;
wire n599_4;
wire n607_4;
wire n304_18;
wire n294_15;
wire n299_16;
wire addr_7_6;
wire n299_18;
wire n339_13;
wire n344_13;
wire n346_13;
wire n348_13;
wire n350_14;
wire n352_13;
wire n354_13;
wire n356_13;
wire n358_13;
wire n360_14;
wire n362_13;
wire n364_13;
wire n312_12;
wire n315_10;
wire n317_10;
wire n319_10;
wire n294_17;
wire n342_15;
wire n304_20;
wire n306_18;
wire n308_18;
wire n310_18;
wire n92_37;
wire n313_6;
wire n94_36;
wire n93_36;
wire n91_36;
wire n90_36;
wire n89_36;
wire n88_36;
wire \state.INIT_DONE_8 ;
wire \state.TIME_SET_DONE_8 ;
wire \state.DATE_SET_DONE_8 ;
wire \state.READ_DONE_8 ;
wire read_done_6;
wire rd_req_8;
wire n538_5;
wire n538_6;
wire n591_6;
wire n299_19;
wire n299_20;
wire n339_14;
wire n339_15;
wire n344_15;
wire n344_16;
wire n346_14;
wire n346_15;
wire n348_14;
wire n348_15;
wire n350_15;
wire n350_16;
wire n352_14;
wire n352_15;
wire n354_14;
wire n354_15;
wire n356_14;
wire n356_15;
wire n358_14;
wire n358_15;
wire n360_15;
wire n360_16;
wire n362_14;
wire n362_15;
wire n364_14;
wire n364_15;
wire n312_15;
wire n315_11;
wire n315_12;
wire n294_18;
wire n342_16;
wire n342_17;
wire n304_22;
wire n306_19;
wire n607_6;
wire n339_16;
wire n344_17;
wire n346_16;
wire n346_17;
wire n348_16;
wire n350_17;
wire n350_18;
wire n312_16;
wire n350_20;
wire n350_21;
wire n607_8;
wire wr_data_7_8;
wire n312_20;
wire n591_8;
wire n304_24;
wire n317_13;
wire n591_10;
wire n344_19;
wire n350_23;
wire rd_req_11;
wire \state.INIT_RTC ;
wire \state.SET_DATE ;
wire \state.SET_TIME ;
wire \state.READ ;
wire init_state;
wire \state.IDLE ;
wire wr_req;
wire rd_req;
wire \state.INIT_DONE ;
wire \state.TIME_SET_DONE ;
wire \state.DATE_SET_DONE ;
wire \state.READ_DONE ;
wire n88_28;
wire n89_28;
wire n90_28;
wire n91_28;
wire n92_29;
wire n93_28;
wire n94_28;
wire n88_30;
wire n89_30;
wire n90_30;
wire n91_30;
wire n92_31;
wire n93_30;
wire n94_30;
wire n88_32;
wire n89_32;
wire n90_32;
wire n91_32;
wire n92_33;
wire n93_32;
wire n94_32;
wire rw_done_Z;
wire [4:0] addr;
wire [7:0] wr_data;
wire [3:0] cnt;
wire [7:0] rd_data_Z;
wire VCC;
wire GND;
  LUT3 n88_s29 (
    .F(n88_24),
    .I0(time_2_set_Z[6]),
    .I1(time_2_set_Z[14]),
    .I2(cnt[0]) 
);
defparam n88_s29.INIT=8'hCA;
  LUT3 n88_s30 (
    .F(n88_25),
    .I0(time_2_set_Z[22]),
    .I1(date_2_set_Z[6]),
    .I2(cnt[0]) 
);
defparam n88_s30.INIT=8'hCA;
  LUT3 n89_s29 (
    .F(n89_24),
    .I0(time_2_set_Z[5]),
    .I1(time_2_set_Z[13]),
    .I2(cnt[0]) 
);
defparam n89_s29.INIT=8'hCA;
  LUT3 n89_s30 (
    .F(n89_25),
    .I0(time_2_set_Z[21]),
    .I1(date_2_set_Z[5]),
    .I2(cnt[0]) 
);
defparam n89_s30.INIT=8'hCA;
  LUT3 n90_s29 (
    .F(n90_24),
    .I0(time_2_set_Z[4]),
    .I1(time_2_set_Z[12]),
    .I2(cnt[0]) 
);
defparam n90_s29.INIT=8'hCA;
  LUT3 n90_s30 (
    .F(n90_25),
    .I0(time_2_set_Z[20]),
    .I1(date_2_set_Z[4]),
    .I2(cnt[0]) 
);
defparam n90_s30.INIT=8'hCA;
  LUT3 n91_s29 (
    .F(n91_24),
    .I0(time_2_set_Z[3]),
    .I1(time_2_set_Z[11]),
    .I2(cnt[0]) 
);
defparam n91_s29.INIT=8'hCA;
  LUT3 n91_s30 (
    .F(n91_25),
    .I0(time_2_set_Z[19]),
    .I1(date_2_set_Z[3]),
    .I2(cnt[0]) 
);
defparam n91_s30.INIT=8'hCA;
  LUT3 n92_s30 (
    .F(n92_25),
    .I0(time_2_set_Z[2]),
    .I1(time_2_set_Z[10]),
    .I2(cnt[0]) 
);
defparam n92_s30.INIT=8'hCA;
  LUT3 n92_s31 (
    .F(n92_26),
    .I0(time_2_set_Z[18]),
    .I1(date_2_set_Z[2]),
    .I2(cnt[0]) 
);
defparam n92_s31.INIT=8'hCA;
  LUT3 n93_s29 (
    .F(n93_24),
    .I0(time_2_set_Z[1]),
    .I1(time_2_set_Z[9]),
    .I2(cnt[0]) 
);
defparam n93_s29.INIT=8'hCA;
  LUT3 n93_s30 (
    .F(n93_25),
    .I0(time_2_set_Z[17]),
    .I1(date_2_set_Z[1]),
    .I2(cnt[0]) 
);
defparam n93_s30.INIT=8'hCA;
  LUT3 n94_s29 (
    .F(n94_24),
    .I0(time_2_set_Z[0]),
    .I1(time_2_set_Z[8]),
    .I2(cnt[0]) 
);
defparam n94_s29.INIT=8'hCA;
  LUT3 n94_s30 (
    .F(n94_25),
    .I0(time_2_set_Z[16]),
    .I1(date_2_set_Z[0]),
    .I2(cnt[0]) 
);
defparam n94_s30.INIT=8'hCA;
  LUT2 n743_s0 (
    .F(n743_3),
    .I0(rw_done_Z),
    .I1(\state.INIT_DONE ) 
);
defparam n743_s0.INIT=4'h8;
  LUT3 n88_s31 (
    .F(n88_34),
    .I0(date_2_set_Z[14]),
    .I1(date_2_set_Z[22]),
    .I2(cnt[0]) 
);
defparam n88_s31.INIT=8'hCA;
  LUT3 n89_s31 (
    .F(n89_34),
    .I0(date_2_set_Z[13]),
    .I1(date_2_set_Z[21]),
    .I2(cnt[0]) 
);
defparam n89_s31.INIT=8'hCA;
  LUT3 n90_s31 (
    .F(n90_34),
    .I0(date_2_set_Z[12]),
    .I1(date_2_set_Z[20]),
    .I2(cnt[0]) 
);
defparam n90_s31.INIT=8'hCA;
  LUT3 n91_s31 (
    .F(n91_34),
    .I0(date_2_set_Z[11]),
    .I1(date_2_set_Z[19]),
    .I2(cnt[0]) 
);
defparam n91_s31.INIT=8'hCA;
  LUT3 n92_s32 (
    .F(n92_35),
    .I0(date_2_set_Z[10]),
    .I1(date_2_set_Z[18]),
    .I2(cnt[0]) 
);
defparam n92_s32.INIT=8'hCA;
  LUT3 n93_s31 (
    .F(n93_34),
    .I0(date_2_set_Z[9]),
    .I1(date_2_set_Z[17]),
    .I2(cnt[0]) 
);
defparam n93_s31.INIT=8'hCA;
  LUT3 n94_s31 (
    .F(n94_34),
    .I0(date_2_set_Z[8]),
    .I1(date_2_set_Z[16]),
    .I2(cnt[0]) 
);
defparam n94_s31.INIT=8'hCA;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n538_5),
    .I3(n538_6) 
);
defparam n538_s1.INIT=16'h4000;
  LUT4 n543_s1 (
    .F(n543_4),
    .I0(cnt[1]),
    .I1(cnt[0]),
    .I2(n538_5),
    .I3(n538_6) 
);
defparam n543_s1.INIT=16'h4000;
  LUT4 n551_s1 (
    .F(n551_4),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n538_5),
    .I3(n538_6) 
);
defparam n551_s1.INIT=16'h1000;
  LUT4 n599_s1 (
    .F(n599_4),
    .I0(cnt[0]),
    .I1(cnt[2]),
    .I2(cnt[1]),
    .I3(n591_10) 
);
defparam n599_s1.INIT=16'h1000;
  LUT3 n607_s1 (
    .F(n607_4),
    .I0(cnt[0]),
    .I1(n538_5),
    .I2(n607_8) 
);
defparam n607_s1.INIT=8'h80;
  LUT4 n304_s13 (
    .F(n304_18),
    .I0(\state.DATE_SET_DONE ),
    .I1(\state.TIME_SET_DONE ),
    .I2(\state.IDLE ),
    .I3(\state.READ_DONE ) 
);
defparam n304_s13.INIT=16'hFFFE;
  LUT3 n294_s10 (
    .F(n294_15),
    .I0(\state.DATE_SET_DONE ),
    .I1(\state.TIME_SET_DONE ),
    .I2(\state.IDLE ) 
);
defparam n294_s10.INIT=8'hFE;
  LUT3 n299_s12 (
    .F(n299_16),
    .I0(\state.INIT_DONE ),
    .I1(n294_15),
    .I2(n299_19) 
);
defparam n299_s12.INIT=8'hEF;
  LUT3 addr_7_s2 (
    .F(addr_7_6),
    .I0(n299_19),
    .I1(\state.READ ),
    .I2(rst_cnt[8]) 
);
defparam addr_7_s2.INIT=8'hD0;
  LUT4 n299_s13 (
    .F(n299_18),
    .I0(n607_8),
    .I1(\state.INIT_RTC ),
    .I2(\state.SET_TIME ),
    .I3(n299_20) 
);
defparam n299_s13.INIT=16'hEFFC;
  LUT4 n339_s9 (
    .F(n339_13),
    .I0(cnt[3]),
    .I1(n339_14),
    .I2(\state.INIT_RTC ),
    .I3(n339_15) 
);
defparam n339_s9.INIT=16'hFFF8;
  LUT4 n344_s9 (
    .F(n344_13),
    .I0(\state.SET_DATE ),
    .I1(n344_19),
    .I2(n344_15),
    .I3(n344_16) 
);
defparam n344_s9.INIT=16'hFFF2;
  LUT4 n346_s9 (
    .F(n346_13),
    .I0(cnt[3]),
    .I1(\state.SET_TIME ),
    .I2(n346_14),
    .I3(n346_15) 
);
defparam n346_s9.INIT=16'h0C5F;
  LUT4 n348_s9 (
    .F(n348_13),
    .I0(\state.SET_DATE ),
    .I1(\state.READ ),
    .I2(n348_14),
    .I3(n348_15) 
);
defparam n348_s9.INIT=16'hFF0E;
  LUT4 n350_s10 (
    .F(n350_14),
    .I0(n350_15),
    .I1(\state.SET_DATE ),
    .I2(\state.INIT_RTC ),
    .I3(n350_16) 
);
defparam n350_s10.INIT=16'hFFF4;
  LUT4 n352_s9 (
    .F(n352_13),
    .I0(\state.SET_DATE ),
    .I1(n352_14),
    .I2(\state.INIT_RTC ),
    .I3(n352_15) 
);
defparam n352_s9.INIT=16'hFFF2;
  LUT4 n354_s9 (
    .F(n354_13),
    .I0(\state.SET_DATE ),
    .I1(n354_14),
    .I2(\state.INIT_RTC ),
    .I3(n354_15) 
);
defparam n354_s9.INIT=16'hFFF2;
  LUT4 n356_s9 (
    .F(n356_13),
    .I0(\state.SET_DATE ),
    .I1(n356_14),
    .I2(\state.INIT_RTC ),
    .I3(n356_15) 
);
defparam n356_s9.INIT=16'hFFF2;
  LUT4 n358_s9 (
    .F(n358_13),
    .I0(\state.SET_DATE ),
    .I1(n358_14),
    .I2(\state.INIT_RTC ),
    .I3(n358_15) 
);
defparam n358_s9.INIT=16'hFFF2;
  LUT3 n360_s10 (
    .F(n360_14),
    .I0(n360_15),
    .I1(\state.SET_DATE ),
    .I2(n360_16) 
);
defparam n360_s10.INIT=8'h4F;
  LUT4 n362_s9 (
    .F(n362_13),
    .I0(\state.SET_DATE ),
    .I1(n362_14),
    .I2(\state.INIT_RTC ),
    .I3(n362_15) 
);
defparam n362_s9.INIT=16'hFFF2;
  LUT4 n364_s9 (
    .F(n364_13),
    .I0(\state.SET_DATE ),
    .I1(n364_14),
    .I2(\state.INIT_RTC ),
    .I3(n364_15) 
);
defparam n364_s9.INIT=16'hFFF2;
  LUT4 n312_s8 (
    .F(n312_12),
    .I0(n312_20),
    .I1(n312_14),
    .I2(n312_15),
    .I3(n743_3) 
);
defparam n312_s8.INIT=16'hFFF2;
  LUT4 n315_s5 (
    .F(n315_10),
    .I0(n315_11),
    .I1(\state.DATE_SET_DONE ),
    .I2(set_date_Z),
    .I3(n315_12) 
);
defparam n315_s5.INIT=16'hF888;
  LUT4 n317_s5 (
    .F(n317_10),
    .I0(set_date_Z),
    .I1(n315_12),
    .I2(set_time_Z),
    .I3(n317_13) 
);
defparam n317_s5.INIT=16'hFF40;
  LUT4 n319_s5 (
    .F(n319_10),
    .I0(n312_14),
    .I1(n312_20),
    .I2(\state.READ_DONE ),
    .I3(n315_11) 
);
defparam n319_s5.INIT=16'hF888;
  LUT4 n294_s11 (
    .F(n294_17),
    .I0(\state.TIME_SET_DONE ),
    .I1(\state.DATE_SET_DONE ),
    .I2(set_done_Z),
    .I3(n294_18) 
);
defparam n294_s11.INIT=16'hEEE0;
  LUT4 n342_s10 (
    .F(n342_15),
    .I0(\state.SET_DATE ),
    .I1(\state.READ ),
    .I2(n342_16),
    .I3(n342_17) 
);
defparam n342_s10.INIT=16'hFF0E;
  LUT4 n304_s14 (
    .F(n304_20),
    .I0(cnt[2]),
    .I1(n591_6),
    .I2(n304_24),
    .I3(n304_22) 
);
defparam n304_s14.INIT=16'hFF80;
  LUT4 n306_s13 (
    .F(n306_18),
    .I0(n306_19),
    .I1(n591_6),
    .I2(n304_24),
    .I3(cnt[2]) 
);
defparam n306_s13.INIT=16'hBAC0;
  LUT4 n308_s13 (
    .F(n308_18),
    .I0(n306_19),
    .I1(cnt[0]),
    .I2(n304_24),
    .I3(cnt[1]) 
);
defparam n308_s13.INIT=16'hBAC0;
  LUT4 n310_s13 (
    .F(n310_18),
    .I0(n317_13),
    .I1(n304_24),
    .I2(n306_19),
    .I3(cnt[0]) 
);
defparam n310_s13.INIT=16'hF0EE;
  LUT2 n92_s33 (
    .F(n92_37),
    .I0(cnt[0]),
    .I1(date_2_set_Z[26]) 
);
defparam n92_s33.INIT=4'h4;
  LUT2 n313_s2 (
    .F(n313_6),
    .I0(init_state),
    .I1(\state.IDLE ) 
);
defparam n313_s2.INIT=4'h4;
  LUT2 n94_s32 (
    .F(n94_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[24]) 
);
defparam n94_s32.INIT=4'hE;
  LUT2 n93_s32 (
    .F(n93_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[25]) 
);
defparam n93_s32.INIT=4'hE;
  LUT2 n91_s32 (
    .F(n91_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[27]) 
);
defparam n91_s32.INIT=4'hE;
  LUT2 n90_s32 (
    .F(n90_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[28]) 
);
defparam n90_s32.INIT=4'hE;
  LUT2 n89_s32 (
    .F(n89_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[29]) 
);
defparam n89_s32.INIT=4'hE;
  LUT2 n88_s32 (
    .F(n88_36),
    .I0(cnt[0]),
    .I1(date_2_set_Z[30]) 
);
defparam n88_s32.INIT=4'hE;
  LUT2 \state.INIT_DONE_s3  (
    .F(\state.INIT_DONE_8 ),
    .I0(rw_done_Z),
    .I1(\state.INIT_RTC ) 
);
defparam \state.INIT_DONE_s3 .INIT=4'hE;
  LUT2 \state.TIME_SET_DONE_s3  (
    .F(\state.TIME_SET_DONE_8 ),
    .I0(rw_done_Z),
    .I1(\state.SET_TIME ) 
);
defparam \state.TIME_SET_DONE_s3 .INIT=4'hE;
  LUT2 \state.DATE_SET_DONE_s3  (
    .F(\state.DATE_SET_DONE_8 ),
    .I0(rw_done_Z),
    .I1(\state.SET_DATE ) 
);
defparam \state.DATE_SET_DONE_s3 .INIT=4'hE;
  LUT2 \state.READ_DONE_s3  (
    .F(\state.READ_DONE_8 ),
    .I0(rw_done_Z),
    .I1(\state.READ ) 
);
defparam \state.READ_DONE_s3 .INIT=4'hE;
  LUT4 read_done_s4 (
    .F(read_done_6),
    .I0(rw_done_Z),
    .I1(cnt[3]),
    .I2(\state.IDLE ),
    .I3(\state.READ_DONE ) 
);
defparam read_done_s4.INIT=16'h88F0;
  LUT4 rd_req_s3 (
    .F(rd_req_8),
    .I0(\state.READ_DONE ),
    .I1(\state.IDLE ),
    .I2(rd_req_11),
    .I3(\state.READ ) 
);
defparam rd_req_s3.INIT=16'h0FEE;
  LUT3 n538_s2 (
    .F(n538_5),
    .I0(rst_cnt[8]),
    .I1(rw_done_Z),
    .I2(\state.READ_DONE ) 
);
defparam n538_s2.INIT=8'h80;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(cnt[3]),
    .I1(cnt[2]) 
);
defparam n538_s3.INIT=4'h4;
  LUT2 n591_s3 (
    .F(n591_6),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n591_s3.INIT=4'h8;
  LUT3 n299_s14 (
    .F(n299_19),
    .I0(\state.SET_DATE ),
    .I1(\state.SET_TIME ),
    .I2(\state.INIT_RTC ) 
);
defparam n299_s14.INIT=8'h01;
  LUT4 n299_s15 (
    .F(n299_20),
    .I0(rd_req_11),
    .I1(wr_req),
    .I2(\state.SET_DATE ),
    .I3(\state.SET_TIME ) 
);
defparam n299_s15.INIT=16'h23D0;
  LUT4 n339_s10 (
    .F(n339_14),
    .I0(addr[4]),
    .I1(n339_16),
    .I2(\state.SET_DATE ),
    .I3(\state.READ ) 
);
defparam n339_s10.INIT=16'hEEE0;
  LUT4 n339_s11 (
    .F(n339_15),
    .I0(addr[4]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n339_s11.INIT=16'h3A00;
  LUT4 n344_s11 (
    .F(n344_15),
    .I0(addr[2]),
    .I1(cnt[3]),
    .I2(\state.READ ),
    .I3(n344_17) 
);
defparam n344_s11.INIT=16'hB000;
  LUT4 n344_s12 (
    .F(n344_16),
    .I0(addr[2]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n344_s12.INIT=16'hCA00;
  LUT4 n346_s10 (
    .F(n346_14),
    .I0(cnt[0]),
    .I1(addr[1]),
    .I2(cnt[3]),
    .I3(n607_6) 
);
defparam n346_s10.INIT=16'h3533;
  LUT3 n346_s11 (
    .F(n346_15),
    .I0(n346_16),
    .I1(\state.READ ),
    .I2(n346_17) 
);
defparam n346_s11.INIT=8'h07;
  LUT4 n348_s10 (
    .F(n348_14),
    .I0(n339_16),
    .I1(addr[0]),
    .I2(n348_16),
    .I3(cnt[3]) 
);
defparam n348_s10.INIT=16'hBBF0;
  LUT4 n348_s11 (
    .F(n348_15),
    .I0(addr[0]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n348_s11.INIT=16'hCA00;
  LUT4 n350_s11 (
    .F(n350_15),
    .I0(n350_17),
    .I1(n350_18),
    .I2(n350_23),
    .I3(cnt[3]) 
);
defparam n350_s11.INIT=16'h0FEE;
  LUT3 n350_s12 (
    .F(n350_16),
    .I0(n607_8),
    .I1(wr_data[7]),
    .I2(\state.SET_TIME ) 
);
defparam n350_s12.INIT=8'hE0;
  LUT4 n352_s10 (
    .F(n352_14),
    .I0(n339_16),
    .I1(wr_data[6]),
    .I2(n88_32),
    .I3(cnt[3]) 
);
defparam n352_s10.INIT=16'hBB0F;
  LUT4 n352_s11 (
    .F(n352_15),
    .I0(wr_data[6]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n352_s11.INIT=16'hCA00;
  LUT4 n354_s10 (
    .F(n354_14),
    .I0(n339_16),
    .I1(wr_data[5]),
    .I2(n89_32),
    .I3(cnt[3]) 
);
defparam n354_s10.INIT=16'hBB0F;
  LUT4 n354_s11 (
    .F(n354_15),
    .I0(wr_data[5]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n354_s11.INIT=16'hCA00;
  LUT4 n356_s10 (
    .F(n356_14),
    .I0(n339_16),
    .I1(wr_data[4]),
    .I2(n90_32),
    .I3(cnt[3]) 
);
defparam n356_s10.INIT=16'hBB0F;
  LUT4 n356_s11 (
    .F(n356_15),
    .I0(wr_data[4]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n356_s11.INIT=16'hCA00;
  LUT4 n358_s10 (
    .F(n358_14),
    .I0(n339_16),
    .I1(wr_data[3]),
    .I2(n91_32),
    .I3(cnt[3]) 
);
defparam n358_s10.INIT=16'hBB0F;
  LUT4 n358_s11 (
    .F(n358_15),
    .I0(wr_data[3]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n358_s11.INIT=16'hCA00;
  LUT4 n360_s11 (
    .F(n360_15),
    .I0(n339_16),
    .I1(wr_data[2]),
    .I2(n92_33),
    .I3(cnt[3]) 
);
defparam n360_s11.INIT=16'hBB0F;
  LUT4 n360_s12 (
    .F(n360_16),
    .I0(wr_data[2]),
    .I1(n607_8),
    .I2(\state.SET_TIME ),
    .I3(\state.INIT_RTC ) 
);
defparam n360_s12.INIT=16'h001F;
  LUT4 n362_s10 (
    .F(n362_14),
    .I0(n339_16),
    .I1(wr_data[1]),
    .I2(n93_32),
    .I3(cnt[3]) 
);
defparam n362_s10.INIT=16'hBB0F;
  LUT4 n362_s11 (
    .F(n362_15),
    .I0(wr_data[1]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n362_s11.INIT=16'hCA00;
  LUT4 n364_s10 (
    .F(n364_14),
    .I0(n339_16),
    .I1(wr_data[0]),
    .I2(n94_32),
    .I3(cnt[3]) 
);
defparam n364_s10.INIT=16'hBB0F;
  LUT4 n364_s11 (
    .F(n364_15),
    .I0(wr_data[0]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n364_s11.INIT=16'hCA00;
  LUT4 n312_s10 (
    .F(n312_14),
    .I0(n312_16),
    .I1(read_cnt[4]),
    .I2(n123_8),
    .I3(n123_7) 
);
defparam n312_s10.INIT=16'h8000;
  LUT4 n312_s11 (
    .F(n312_15),
    .I0(\state.TIME_SET_DONE ),
    .I1(\state.READ_DONE ),
    .I2(\state.DATE_SET_DONE ),
    .I3(n294_18) 
);
defparam n312_s11.INIT=16'hFE00;
  LUT2 n315_s6 (
    .F(n315_11),
    .I0(cnt[3]),
    .I1(rw_done_Z) 
);
defparam n315_s6.INIT=4'h4;
  LUT2 n315_s7 (
    .F(n315_12),
    .I0(init_state),
    .I1(\state.IDLE ) 
);
defparam n315_s7.INIT=4'h8;
  LUT4 n294_s12 (
    .F(n294_18),
    .I0(n339_16),
    .I1(\state.TIME_SET_DONE ),
    .I2(cnt[3]),
    .I3(rw_done_Z) 
);
defparam n294_s12.INIT=16'hF400;
  LUT4 n342_s11 (
    .F(n342_16),
    .I0(n591_6),
    .I1(n538_6),
    .I2(addr[3]),
    .I3(rd_req_11) 
);
defparam n342_s11.INIT=16'h0777;
  LUT4 n342_s12 (
    .F(n342_17),
    .I0(addr[3]),
    .I1(cnt[0]),
    .I2(n607_8),
    .I3(\state.SET_TIME ) 
);
defparam n342_s12.INIT=16'hCA00;
  LUT2 n304_s16 (
    .F(n304_22),
    .I0(cnt[3]),
    .I1(n306_19) 
);
defparam n304_s16.INIT=4'h8;
  LUT4 n306_s14 (
    .F(n306_19),
    .I0(\state.DATE_SET_DONE ),
    .I1(\state.TIME_SET_DONE ),
    .I2(\state.READ_DONE ),
    .I3(rw_done_Z) 
);
defparam n306_s14.INIT=16'h00FE;
  LUT2 n607_s3 (
    .F(n607_6),
    .I0(cnt[1]),
    .I1(cnt[2]) 
);
defparam n607_s3.INIT=4'h1;
  LUT3 n339_s12 (
    .F(n339_16),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]) 
);
defparam n339_s12.INIT=8'h01;
  LUT4 n344_s13 (
    .F(n344_17),
    .I0(cnt[3]),
    .I1(cnt[0]),
    .I2(cnt[1]),
    .I3(cnt[2]) 
);
defparam n344_s13.INIT=16'hEAFC;
  LUT4 n346_s12 (
    .F(n346_16),
    .I0(cnt[0]),
    .I1(cnt[2]),
    .I2(cnt[1]),
    .I3(cnt[3]) 
);
defparam n346_s12.INIT=16'hFEE1;
  LUT4 n346_s13 (
    .F(n346_17),
    .I0(cnt[3]),
    .I1(cnt[1]),
    .I2(n339_16),
    .I3(\state.SET_DATE ) 
);
defparam n346_s13.INIT=16'h0E00;
  LUT4 n348_s12 (
    .F(n348_16),
    .I0(\state.READ ),
    .I1(\state.SET_DATE ),
    .I2(cnt[2]),
    .I3(cnt[0]) 
);
defparam n348_s12.INIT=16'h03F5;
  LUT4 n350_s13 (
    .F(n350_17),
    .I0(date_2_set_Z[23]),
    .I1(n350_20),
    .I2(cnt[0]),
    .I3(cnt[2]) 
);
defparam n350_s13.INIT=16'h7C00;
  LUT4 n350_s14 (
    .F(n350_18),
    .I0(cnt[0]),
    .I1(time_2_set_Z[7]),
    .I2(n350_21),
    .I3(cnt[2]) 
);
defparam n350_s14.INIT=16'h001F;
  LUT3 n312_s12 (
    .F(n312_16),
    .I0(read_cnt[6]),
    .I1(read_cnt[5]),
    .I2(n125_7) 
);
defparam n312_s12.INIT=8'h40;
  LUT4 n350_s16 (
    .F(n350_20),
    .I0(date_2_set_Z[15]),
    .I1(date_2_set_Z[31]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n350_s16.INIT=16'h03F5;
  LUT4 n350_s17 (
    .F(n350_21),
    .I0(time_2_set_Z[15]),
    .I1(date_2_set_Z[7]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n350_s17.INIT=16'hC0AF;
  LUT3 n607_s4 (
    .F(n607_8),
    .I0(cnt[3]),
    .I1(cnt[1]),
    .I2(cnt[2]) 
);
defparam n607_s4.INIT=8'h01;
  LUT4 wr_data_7_s3 (
    .F(wr_data_7_8),
    .I0(\state.SET_DATE ),
    .I1(\state.SET_TIME ),
    .I2(\state.INIT_RTC ),
    .I3(rst_cnt[8]) 
);
defparam wr_data_7_s3.INIT=16'hFE00;
  LUT4 n312_s14 (
    .F(n312_20),
    .I0(set_date_Z),
    .I1(set_time_Z),
    .I2(init_state),
    .I3(\state.IDLE ) 
);
defparam n312_s14.INIT=16'h1000;
  LUT4 n591_s4 (
    .F(n591_8),
    .I0(cnt[2]),
    .I1(n591_10),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n591_s4.INIT=16'h4000;
  LUT4 n304_s17 (
    .F(n304_24),
    .I0(\state.READ_DONE ),
    .I1(\state.DATE_SET_DONE ),
    .I2(cnt[3]),
    .I3(rw_done_Z) 
);
defparam n304_s17.INIT=16'h0E00;
  LUT4 n317_s7 (
    .F(n317_13),
    .I0(\state.TIME_SET_DONE ),
    .I1(cnt[3]),
    .I2(rw_done_Z),
    .I3(n339_16) 
);
defparam n317_s7.INIT=16'h2000;
  LUT4 n591_s5 (
    .F(n591_10),
    .I0(rst_cnt[8]),
    .I1(\state.READ_DONE ),
    .I2(cnt[3]),
    .I3(rw_done_Z) 
);
defparam n591_s5.INIT=16'h0800;
  LUT4 n344_s14 (
    .F(n344_19),
    .I0(rd_req_11),
    .I1(addr[2]),
    .I2(cnt[3]),
    .I3(cnt[2]) 
);
defparam n344_s14.INIT=16'h7077;
  LUT4 n350_s18 (
    .F(n350_23),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(wr_data[7]) 
);
defparam n350_s18.INIT=16'hFE00;
  LUT4 rd_req_s5 (
    .F(rd_req_11),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam rd_req_s5.INIT=16'hFE00;
  DFFC \state.INIT_RTC_s0  (
    .Q(\state.INIT_RTC ),
    .D(n313_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.SET_DATE_s0  (
    .Q(\state.SET_DATE ),
    .D(n315_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.SET_TIME_s0  (
    .Q(\state.SET_TIME ),
    .D(n317_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC \state.READ_s0  (
    .Q(\state.READ ),
    .D(n319_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE init_state_s0 (
    .Q(init_state),
    .D(VCC),
    .CLK(clk),
    .CE(n743_3),
    .CLEAR(n64_8) 
);
  DFFE addr_4_s0 (
    .Q(addr[4]),
    .D(n339_13),
    .CLK(clk),
    .CE(addr_7_6) 
);
  DFFE addr_3_s0 (
    .Q(addr[3]),
    .D(n342_15),
    .CLK(clk),
    .CE(addr_7_6) 
);
  DFFE addr_2_s0 (
    .Q(addr[2]),
    .D(n344_13),
    .CLK(clk),
    .CE(addr_7_6) 
);
  DFFE addr_1_s0 (
    .Q(addr[1]),
    .D(n346_13),
    .CLK(clk),
    .CE(addr_7_6) 
);
  DFFE addr_0_s0 (
    .Q(addr[0]),
    .D(n348_13),
    .CLK(clk),
    .CE(addr_7_6) 
);
  DFFE wr_data_7_s0 (
    .Q(wr_data[7]),
    .D(n350_14),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_6_s0 (
    .Q(wr_data[6]),
    .D(n352_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_5_s0 (
    .Q(wr_data[5]),
    .D(n354_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_4_s0 (
    .Q(wr_data[4]),
    .D(n356_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_3_s0 (
    .Q(wr_data[3]),
    .D(n358_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_2_s0 (
    .Q(wr_data[2]),
    .D(n360_14),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_1_s0 (
    .Q(wr_data[1]),
    .D(n362_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE wr_data_0_s0 (
    .Q(wr_data[0]),
    .D(n364_13),
    .CLK(clk),
    .CE(wr_data_7_8) 
);
  DFFE time_read_20_s0 (
    .Q(time_data[20]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n538_4) 
);
  DFFE time_read_19_s0 (
    .Q(time_data[19]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n538_4) 
);
  DFFE time_read_18_s0 (
    .Q(time_data[18]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n538_4) 
);
  DFFE time_read_17_s0 (
    .Q(time_data[17]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n538_4) 
);
  DFFE time_read_16_s0 (
    .Q(time_data[16]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n538_4) 
);
  DFFE time_read_15_s0 (
    .Q(time_data[15]),
    .D(rd_data_Z[7]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_14_s0 (
    .Q(time_data[14]),
    .D(rd_data_Z[6]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_13_s0 (
    .Q(time_data[13]),
    .D(rd_data_Z[5]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_12_s0 (
    .Q(time_data[12]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_11_s0 (
    .Q(time_data[11]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_10_s0 (
    .Q(time_data[10]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_9_s0 (
    .Q(time_data[9]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_8_s0 (
    .Q(time_data[8]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n543_4) 
);
  DFFE time_read_7_s0 (
    .Q(time_data[7]),
    .D(rd_data_Z[7]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_6_s0 (
    .Q(time_data[6]),
    .D(rd_data_Z[6]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_5_s0 (
    .Q(time_data[5]),
    .D(rd_data_Z[5]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_4_s0 (
    .Q(time_data[4]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_3_s0 (
    .Q(time_data[3]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_2_s0 (
    .Q(time_data[2]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_1_s0 (
    .Q(time_data[1]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE time_read_0_s0 (
    .Q(time_data[0]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n551_4) 
);
  DFFE date_read_31_s0 (
    .Q(date_data[31]),
    .D(rd_data_Z[7]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_30_s0 (
    .Q(date_data[30]),
    .D(rd_data_Z[6]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_29_s0 (
    .Q(date_data[29]),
    .D(rd_data_Z[5]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_28_s0 (
    .Q(date_data[28]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_27_s0 (
    .Q(date_data[27]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_26_s0 (
    .Q(date_data[26]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_25_s0 (
    .Q(date_data[25]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_24_s0 (
    .Q(date_data[24]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n591_8) 
);
  DFFE date_read_23_s0 (
    .Q(date_data[23]),
    .D(rd_data_Z[7]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_22_s0 (
    .Q(date_data[22]),
    .D(rd_data_Z[6]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_21_s0 (
    .Q(date_data[21]),
    .D(rd_data_Z[5]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_20_s0 (
    .Q(date_data[20]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_19_s0 (
    .Q(date_data[19]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_18_s0 (
    .Q(date_data[18]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_17_s0 (
    .Q(date_data[17]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_16_s0 (
    .Q(date_data[16]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n599_4) 
);
  DFFE date_read_15_s0 (
    .Q(date_data[15]),
    .D(rd_data_Z[7]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_14_s0 (
    .Q(date_data[14]),
    .D(rd_data_Z[6]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_13_s0 (
    .Q(date_data[13]),
    .D(rd_data_Z[5]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_12_s0 (
    .Q(date_data[12]),
    .D(rd_data_Z[4]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_11_s0 (
    .Q(date_data[11]),
    .D(rd_data_Z[3]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_10_s0 (
    .Q(date_data[10]),
    .D(rd_data_Z[2]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_9_s0 (
    .Q(date_data[9]),
    .D(rd_data_Z[1]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFE date_read_8_s0 (
    .Q(date_data[8]),
    .D(rd_data_Z[0]),
    .CLK(clk),
    .CE(n607_4) 
);
  DFFP \state.IDLE_s0  (
    .Q(\state.IDLE ),
    .D(n312_12),
    .CLK(clk),
    .PRESET(n64_8) 
);
  DFFCE cnt_3_s2 (
    .Q(cnt[3]),
    .D(n304_20),
    .CLK(clk),
    .CE(n304_18),
    .CLEAR(n64_8) 
);
defparam cnt_3_s2.INIT=1'b0;
  DFFCE cnt_2_s2 (
    .Q(cnt[2]),
    .D(n306_18),
    .CLK(clk),
    .CE(n304_18),
    .CLEAR(n64_8) 
);
defparam cnt_2_s2.INIT=1'b0;
  DFFCE cnt_1_s2 (
    .Q(cnt[1]),
    .D(n308_18),
    .CLK(clk),
    .CE(n304_18),
    .CLEAR(n64_8) 
);
defparam cnt_1_s2.INIT=1'b0;
  DFFCE cnt_0_s2 (
    .Q(cnt[0]),
    .D(n310_18),
    .CLK(clk),
    .CE(n304_18),
    .CLEAR(n64_8) 
);
defparam cnt_0_s2.INIT=1'b0;
  DFFCE set_done_s4 (
    .Q(set_done_Z),
    .D(n294_17),
    .CLK(clk),
    .CE(n294_15),
    .CLEAR(n64_8) 
);
defparam set_done_s4.INIT=1'b0;
  DFFCE read_done_s2 (
    .Q(read_done_Z),
    .D(\state.READ_DONE ),
    .CLK(clk),
    .CE(read_done_6),
    .CLEAR(n64_8) 
);
defparam read_done_s2.INIT=1'b0;
  DFFCE wr_req_s1 (
    .Q(wr_req),
    .D(n299_18),
    .CLK(clk),
    .CE(n299_16),
    .CLEAR(n64_8) 
);
defparam wr_req_s1.INIT=1'b0;
  DFFCE rd_req_s1 (
    .Q(rd_req),
    .D(\state.READ ),
    .CLK(clk),
    .CE(rd_req_8),
    .CLEAR(n64_8) 
);
defparam rd_req_s1.INIT=1'b0;
  DFFCE \state.INIT_DONE_s1  (
    .Q(\state.INIT_DONE ),
    .D(\state.INIT_RTC ),
    .CLK(clk),
    .CE(\state.INIT_DONE_8 ),
    .CLEAR(n64_8) 
);
defparam \state.INIT_DONE_s1 .INIT=1'b0;
  DFFCE \state.TIME_SET_DONE_s1  (
    .Q(\state.TIME_SET_DONE ),
    .D(\state.SET_TIME ),
    .CLK(clk),
    .CE(\state.TIME_SET_DONE_8 ),
    .CLEAR(n64_8) 
);
defparam \state.TIME_SET_DONE_s1 .INIT=1'b0;
  DFFCE \state.DATE_SET_DONE_s1  (
    .Q(\state.DATE_SET_DONE ),
    .D(\state.SET_DATE ),
    .CLK(clk),
    .CE(\state.DATE_SET_DONE_8 ),
    .CLEAR(n64_8) 
);
defparam \state.DATE_SET_DONE_s1 .INIT=1'b0;
  DFFCE \state.READ_DONE_s1  (
    .Q(\state.READ_DONE ),
    .D(\state.READ ),
    .CLK(clk),
    .CE(\state.READ_DONE_8 ),
    .CLEAR(n64_8) 
);
defparam \state.READ_DONE_s1 .INIT=1'b0;
  MUX2_LUT5 n88_s27 (
    .O(n88_28),
    .I0(n88_24),
    .I1(n88_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n89_s27 (
    .O(n89_28),
    .I0(n89_24),
    .I1(n89_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n90_s27 (
    .O(n90_28),
    .I0(n90_24),
    .I1(n90_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n91_s27 (
    .O(n91_28),
    .I0(n91_24),
    .I1(n91_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n92_s28 (
    .O(n92_29),
    .I0(n92_25),
    .I1(n92_26),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n93_s27 (
    .O(n93_28),
    .I0(n93_24),
    .I1(n93_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n94_s27 (
    .O(n94_28),
    .I0(n94_24),
    .I1(n94_25),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n88_s28 (
    .O(n88_30),
    .I0(n88_34),
    .I1(n88_36),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n89_s28 (
    .O(n89_30),
    .I0(n89_34),
    .I1(n89_36),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n90_s28 (
    .O(n90_30),
    .I0(n90_34),
    .I1(n90_36),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n91_s28 (
    .O(n91_30),
    .I0(n91_34),
    .I1(n91_36),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n92_s29 (
    .O(n92_31),
    .I0(n92_35),
    .I1(n92_37),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n93_s28 (
    .O(n93_30),
    .I0(n93_34),
    .I1(n93_36),
    .S0(cnt[1]) 
);
  MUX2_LUT5 n94_s28 (
    .O(n94_30),
    .I0(n94_34),
    .I1(n94_36),
    .S0(cnt[1]) 
);
  MUX2_LUT6 n88_s24 (
    .O(n88_32),
    .I0(n88_28),
    .I1(n88_30),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n89_s24 (
    .O(n89_32),
    .I0(n89_28),
    .I1(n89_30),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n90_s24 (
    .O(n90_32),
    .I0(n90_28),
    .I1(n90_30),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n91_s24 (
    .O(n91_32),
    .I0(n91_28),
    .I1(n91_30),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n92_s25 (
    .O(n92_33),
    .I0(n92_29),
    .I1(n92_31),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n93_s24 (
    .O(n93_32),
    .I0(n93_28),
    .I1(n93_30),
    .S0(cnt[2]) 
);
  MUX2_LUT6 n94_s24 (
    .O(n94_32),
    .I0(n94_28),
    .I1(n94_30),
    .S0(cnt[2]) 
);
  i2c_control u_i2c_control (
    .clk(clk),
    .n64_8(n64_8),
    .wr_req(wr_req),
    .rd_req(rd_req),
    .i2c_sdat_in(i2c_sdat_in),
    .wr_data(wr_data[7:0]),
    .addr(addr[4:0]),
    .rst_cnt(rst_cnt[8]),
    .rw_done_Z(rw_done_Z),
    .i2c_sclk(i2c_sclk),
    .i2c_sdat_5(i2c_sdat_5),
    .rd_data_Z(rd_data_Z[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sd30xx_ctrl */
module uart_sd30xx_ctrl (
  clk,
  i2c_sdat_in,
  uart_rx,
  rst_cnt,
  n64_8,
  read_done_Z,
  i2c_sclk,
  i2c_sdat_5,
  time_data,
  date_data
)
;
input clk;
input i2c_sdat_in;
input uart_rx;
input [8:8] rst_cnt;
output n64_8;
output read_done_Z;
output i2c_sclk;
output i2c_sdat_5;
output [20:0] time_data;
output [31:8] date_data;
wire n128_6;
wire n127_6;
wire n126_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n114_6;
wire n112_6;
wire n111_6;
wire n110_6;
wire n109_6;
wire n108_6;
wire n107_6;
wire n106_6;
wire n125_7;
wire n123_7;
wire n123_8;
wire n123_9;
wire n122_7;
wire n119_7;
wire n116_7;
wire n115_7;
wire n113_7;
wire n111_7;
wire n109_7;
wire n108_7;
wire n107_7;
wire n123_10;
wire n123_11;
wire n123_12;
wire n123_13;
wire n116_8;
wire n116_9;
wire n107_8;
wire n113_9;
wire n115_9;
wire n129_8;
wire set_date_Z;
wire set_time_Z;
wire set_done_Z;
wire n312_14;
wire [23:0] read_cnt;
wire [22:0] time_2_set_Z;
wire [31:0] date_2_set_Z;
wire VCC;
wire GND;
  LUT2 n128_s2 (
    .F(n128_6),
    .I0(read_cnt[0]),
    .I1(read_cnt[1]) 
);
defparam n128_s2.INIT=4'h6;
  LUT3 n127_s2 (
    .F(n127_6),
    .I0(read_cnt[0]),
    .I1(read_cnt[1]),
    .I2(read_cnt[2]) 
);
defparam n127_s2.INIT=8'h78;
  LUT4 n126_s2 (
    .F(n126_6),
    .I0(read_cnt[0]),
    .I1(read_cnt[1]),
    .I2(read_cnt[2]),
    .I3(read_cnt[3]) 
);
defparam n126_s2.INIT=16'h7F80;
  LUT2 n125_s2 (
    .F(n125_6),
    .I0(read_cnt[4]),
    .I1(n125_7) 
);
defparam n125_s2.INIT=4'h6;
  LUT3 n124_s2 (
    .F(n124_6),
    .I0(read_cnt[4]),
    .I1(n125_7),
    .I2(read_cnt[5]) 
);
defparam n124_s2.INIT=8'h78;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(n123_7),
    .I1(n123_8),
    .I2(read_cnt[6]),
    .I3(n123_9) 
);
defparam n123_s2.INIT=16'h07F0;
  LUT3 n122_s2 (
    .F(n122_6),
    .I0(n312_14),
    .I1(read_cnt[7]),
    .I2(n122_7) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(read_cnt[7]),
    .I1(n122_7),
    .I2(n312_14),
    .I3(read_cnt[8]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(read_cnt[7]),
    .I1(read_cnt[8]),
    .I2(n122_7),
    .I3(read_cnt[9]) 
);
defparam n120_s2.INIT=16'h7F80;
  LUT2 n119_s2 (
    .F(n119_6),
    .I0(read_cnt[10]),
    .I1(n119_7) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_6),
    .I0(read_cnt[10]),
    .I1(n119_7),
    .I2(read_cnt[11]) 
);
defparam n118_s2.INIT=8'h78;
  LUT4 n117_s2 (
    .F(n117_6),
    .I0(read_cnt[10]),
    .I1(read_cnt[11]),
    .I2(n119_7),
    .I3(read_cnt[12]) 
);
defparam n117_s2.INIT=16'h7F80;
  LUT3 n116_s2 (
    .F(n116_6),
    .I0(n312_14),
    .I1(read_cnt[13]),
    .I2(n116_7) 
);
defparam n116_s2.INIT=8'h14;
  LUT4 n114_s2 (
    .F(n114_6),
    .I0(read_cnt[14]),
    .I1(n115_7),
    .I2(n312_14),
    .I3(read_cnt[15]) 
);
defparam n114_s2.INIT=16'h0708;
  LUT4 n112_s2 (
    .F(n112_6),
    .I0(read_cnt[16]),
    .I1(n113_7),
    .I2(n115_7),
    .I3(read_cnt[17]) 
);
defparam n112_s2.INIT=16'h7F80;
  LUT4 n111_s2 (
    .F(n111_6),
    .I0(n116_7),
    .I1(n111_7),
    .I2(n312_14),
    .I3(read_cnt[18]) 
);
defparam n111_s2.INIT=16'h0708;
  LUT4 n110_s2 (
    .F(n110_6),
    .I0(read_cnt[18]),
    .I1(n116_7),
    .I2(n111_7),
    .I3(read_cnt[19]) 
);
defparam n110_s2.INIT=16'h7F80;
  LUT2 n109_s2 (
    .F(n109_6),
    .I0(n109_7),
    .I1(read_cnt[20]) 
);
defparam n109_s2.INIT=4'h6;
  LUT4 n108_s2 (
    .F(n108_6),
    .I0(n108_7),
    .I1(read_cnt[18]),
    .I2(n312_14),
    .I3(read_cnt[21]) 
);
defparam n108_s2.INIT=16'h0708;
  LUT3 n107_s2 (
    .F(n107_6),
    .I0(n312_14),
    .I1(read_cnt[22]),
    .I2(n107_7) 
);
defparam n107_s2.INIT=8'h14;
  LUT4 n106_s2 (
    .F(n106_6),
    .I0(read_cnt[22]),
    .I1(n107_7),
    .I2(n312_14),
    .I3(read_cnt[23]) 
);
defparam n106_s2.INIT=16'h0708;
  LUT4 n125_s3 (
    .F(n125_7),
    .I0(read_cnt[0]),
    .I1(read_cnt[1]),
    .I2(read_cnt[2]),
    .I3(read_cnt[3]) 
);
defparam n125_s3.INIT=16'h8000;
  LUT4 n123_s3 (
    .F(n123_7),
    .I0(n123_10),
    .I1(read_cnt[7]),
    .I2(read_cnt[8]),
    .I3(n113_7) 
);
defparam n123_s3.INIT=16'h8000;
  LUT4 n123_s4 (
    .F(n123_8),
    .I0(n123_11),
    .I1(read_cnt[21]),
    .I2(n123_12),
    .I3(n123_13) 
);
defparam n123_s4.INIT=16'h8000;
  LUT3 n123_s5 (
    .F(n123_9),
    .I0(read_cnt[4]),
    .I1(read_cnt[5]),
    .I2(n125_7) 
);
defparam n123_s5.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_7),
    .I0(read_cnt[4]),
    .I1(read_cnt[5]),
    .I2(read_cnt[6]),
    .I3(n125_7) 
);
defparam n122_s3.INIT=16'h8000;
  LUT4 n119_s3 (
    .F(n119_7),
    .I0(read_cnt[7]),
    .I1(read_cnt[8]),
    .I2(read_cnt[9]),
    .I3(n122_7) 
);
defparam n119_s3.INIT=16'h8000;
  LUT4 n116_s3 (
    .F(n116_7),
    .I0(n116_8),
    .I1(read_cnt[6]),
    .I2(n125_7),
    .I3(n116_9) 
);
defparam n116_s3.INIT=16'h8000;
  LUT2 n115_s3 (
    .F(n115_7),
    .I0(read_cnt[13]),
    .I1(n116_7) 
);
defparam n115_s3.INIT=4'h8;
  LUT2 n113_s3 (
    .F(n113_7),
    .I0(read_cnt[14]),
    .I1(read_cnt[15]) 
);
defparam n113_s3.INIT=4'h8;
  LUT4 n111_s3 (
    .F(n111_7),
    .I0(read_cnt[13]),
    .I1(read_cnt[16]),
    .I2(read_cnt[17]),
    .I3(n113_7) 
);
defparam n111_s3.INIT=16'h8000;
  LUT4 n109_s3 (
    .F(n109_7),
    .I0(read_cnt[18]),
    .I1(read_cnt[19]),
    .I2(n116_7),
    .I3(n111_7) 
);
defparam n109_s3.INIT=16'h8000;
  LUT4 n108_s3 (
    .F(n108_7),
    .I0(read_cnt[19]),
    .I1(read_cnt[20]),
    .I2(n116_7),
    .I3(n111_7) 
);
defparam n108_s3.INIT=16'h8000;
  LUT4 n107_s3 (
    .F(n107_7),
    .I0(n107_8),
    .I1(read_cnt[18]),
    .I2(n116_7),
    .I3(n111_7) 
);
defparam n107_s3.INIT=16'h8000;
  LUT2 n123_s6 (
    .F(n123_10),
    .I0(read_cnt[9]),
    .I1(read_cnt[10]) 
);
defparam n123_s6.INIT=4'h1;
  LUT2 n123_s7 (
    .F(n123_11),
    .I0(read_cnt[22]),
    .I1(read_cnt[23]) 
);
defparam n123_s7.INIT=4'h8;
  LUT4 n123_s8 (
    .F(n123_12),
    .I0(read_cnt[11]),
    .I1(read_cnt[12]),
    .I2(read_cnt[16]),
    .I3(read_cnt[13]) 
);
defparam n123_s8.INIT=16'h0100;
  LUT4 n123_s9 (
    .F(n123_13),
    .I0(read_cnt[17]),
    .I1(read_cnt[19]),
    .I2(read_cnt[20]),
    .I3(read_cnt[18]) 
);
defparam n123_s9.INIT=16'h0100;
  LUT4 n116_s4 (
    .F(n116_8),
    .I0(read_cnt[9]),
    .I1(read_cnt[10]),
    .I2(read_cnt[11]),
    .I3(read_cnt[12]) 
);
defparam n116_s4.INIT=16'h8000;
  LUT4 n116_s5 (
    .F(n116_9),
    .I0(read_cnt[4]),
    .I1(read_cnt[5]),
    .I2(read_cnt[7]),
    .I3(read_cnt[8]) 
);
defparam n116_s5.INIT=16'h8000;
  LUT3 n107_s4 (
    .F(n107_8),
    .I0(read_cnt[19]),
    .I1(read_cnt[20]),
    .I2(read_cnt[21]) 
);
defparam n107_s4.INIT=8'h80;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(read_cnt[14]),
    .I1(read_cnt[15]),
    .I2(n115_7),
    .I3(read_cnt[16]) 
);
defparam n113_s4.INIT=16'h7F80;
  LUT4 n115_s4 (
    .F(n115_9),
    .I0(n312_14),
    .I1(read_cnt[14]),
    .I2(read_cnt[13]),
    .I3(n116_7) 
);
defparam n115_s4.INIT=16'h1444;
  DFFC read_cnt_22_s0 (
    .Q(read_cnt[22]),
    .D(n107_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_21_s0 (
    .Q(read_cnt[21]),
    .D(n108_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_20_s0 (
    .Q(read_cnt[20]),
    .D(n109_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_19_s0 (
    .Q(read_cnt[19]),
    .D(n110_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_18_s0 (
    .Q(read_cnt[18]),
    .D(n111_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_17_s0 (
    .Q(read_cnt[17]),
    .D(n112_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_16_s0 (
    .Q(read_cnt[16]),
    .D(n113_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_15_s0 (
    .Q(read_cnt[15]),
    .D(n114_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_14_s0 (
    .Q(read_cnt[14]),
    .D(n115_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_13_s0 (
    .Q(read_cnt[13]),
    .D(n116_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_12_s0 (
    .Q(read_cnt[12]),
    .D(n117_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_11_s0 (
    .Q(read_cnt[11]),
    .D(n118_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_10_s0 (
    .Q(read_cnt[10]),
    .D(n119_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_9_s0 (
    .Q(read_cnt[9]),
    .D(n120_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_8_s0 (
    .Q(read_cnt[8]),
    .D(n121_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_7_s0 (
    .Q(read_cnt[7]),
    .D(n122_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_6_s0 (
    .Q(read_cnt[6]),
    .D(n123_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_5_s0 (
    .Q(read_cnt[5]),
    .D(n124_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_4_s0 (
    .Q(read_cnt[4]),
    .D(n125_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_3_s0 (
    .Q(read_cnt[3]),
    .D(n126_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_2_s0 (
    .Q(read_cnt[2]),
    .D(n127_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_1_s0 (
    .Q(read_cnt[1]),
    .D(n128_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_0_s0 (
    .Q(read_cnt[0]),
    .D(n129_8),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC read_cnt_23_s0 (
    .Q(read_cnt[23]),
    .D(n106_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  INV n129_s4 (
    .O(n129_8),
    .I(read_cnt[0]) 
);
  INV n64_s3 (
    .O(n64_8),
    .I(rst_cnt[8]) 
);
  uart_adjust_time u_uart_adjust_time (
    .clk(clk),
    .n64_8(n64_8),
    .uart_rx(uart_rx),
    .set_done_Z(set_done_Z),
    .set_date_Z(set_date_Z),
    .set_time_Z(set_time_Z),
    .time_2_set_Z(time_2_set_Z[22:0]),
    .date_2_set_Z(date_2_set_Z[31:0])
);
  sd30xx_ctrl u_sd30xx_ctrl (
    .clk(clk),
    .n64_8(n64_8),
    .set_date_Z(set_date_Z),
    .set_time_Z(set_time_Z),
    .n123_8(n123_8),
    .n123_7(n123_7),
    .n125_7(n125_7),
    .i2c_sdat_in(i2c_sdat_in),
    .time_2_set_Z(time_2_set_Z[22:0]),
    .date_2_set_Z(date_2_set_Z[31:0]),
    .rst_cnt(rst_cnt[8]),
    .read_cnt(read_cnt[6:4]),
    .set_done_Z(set_done_Z),
    .read_done_Z(read_done_Z),
    .n312_14(n312_14),
    .i2c_sclk(i2c_sclk),
    .i2c_sdat_5(i2c_sdat_5),
    .time_data(time_data[20:0]),
    .date_data(date_data[31:8])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_sd30xx_ctrl */
module key (
  clk,
  key,
  key_s_r,
  key_s
)
;
input clk;
input [0:0] key;
output [1:0] key_s_r;
output [1:0] key_s;
wire n50_4;
wire n50_5;
wire n50_6;
wire n50_7;
wire key_s_0_8;
wire n50_8;
wire n50_9;
wire n50_10;
wire n50_11;
wire key_s_0_9;
wire n50_12;
wire n50_13;
wire n111_20;
wire n105_11;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire n48_6;
wire [24:0] cnt10ms;
wire VCC;
wire GND;
  LUT3 n50_s1 (
    .F(n50_4),
    .I0(n50_5),
    .I1(n50_6),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'h4F;
  LUT4 n50_s2 (
    .F(n50_5),
    .I0(n50_8),
    .I1(n50_9),
    .I2(n50_10),
    .I3(cnt10ms[14]) 
);
defparam n50_s2.INIT=16'h004F;
  LUT4 n50_s3 (
    .F(n50_6),
    .I0(cnt10ms[15]),
    .I1(cnt10ms[16]),
    .I2(cnt10ms[17]),
    .I3(cnt10ms[18]) 
);
defparam n50_s3.INIT=16'h8000;
  LUT4 n50_s4 (
    .F(n50_7),
    .I0(cnt10ms[19]),
    .I1(cnt10ms[20]),
    .I2(cnt10ms[21]),
    .I3(n50_11) 
);
defparam n50_s4.INIT=16'h0100;
  LUT4 key_s_0_s4 (
    .F(key_s_0_8),
    .I0(key_s_0_9),
    .I1(n50_8),
    .I2(n50_9),
    .I3(n50_7) 
);
defparam key_s_0_s4.INIT=16'h8000;
  LUT4 n50_s5 (
    .F(n50_8),
    .I0(n50_12),
    .I1(cnt10ms[0]),
    .I2(cnt10ms[1]),
    .I3(cnt10ms[2]) 
);
defparam n50_s5.INIT=16'h8000;
  LUT4 n50_s6 (
    .F(n50_9),
    .I0(cnt10ms[5]),
    .I1(cnt10ms[6]),
    .I2(cnt10ms[7]),
    .I3(n50_13) 
);
defparam n50_s6.INIT=16'h0100;
  LUT3 n50_s7 (
    .F(n50_10),
    .I0(n50_13),
    .I1(cnt10ms[8]),
    .I2(cnt10ms[13]) 
);
defparam n50_s7.INIT=8'hD0;
  LUT3 n50_s8 (
    .F(n50_11),
    .I0(cnt10ms[22]),
    .I1(cnt10ms[23]),
    .I2(cnt10ms[24]) 
);
defparam n50_s8.INIT=8'h01;
  LUT4 key_s_0_s5 (
    .F(key_s_0_9),
    .I0(cnt10ms[14]),
    .I1(cnt10ms[13]),
    .I2(cnt10ms[8]),
    .I3(n50_6) 
);
defparam key_s_0_s5.INIT=16'h4000;
  LUT2 n50_s9 (
    .F(n50_12),
    .I0(cnt10ms[3]),
    .I1(cnt10ms[4]) 
);
defparam n50_s9.INIT=4'h8;
  LUT4 n50_s10 (
    .F(n50_13),
    .I0(cnt10ms[9]),
    .I1(cnt10ms[10]),
    .I2(cnt10ms[11]),
    .I3(cnt10ms[12]) 
);
defparam n50_s10.INIT=16'h0001;
  LUT4 n111_s14 (
    .F(n111_20),
    .I0(key_s[1]),
    .I1(key[0]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n111_s14.INIT=16'h3AAA;
  LUT4 n105_s6 (
    .F(n105_11),
    .I0(key_s[1]),
    .I1(key[0]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n105_s6.INIT=16'h09F0;
  DFFR cnt10ms_23_s0 (
    .Q(cnt10ms[23]),
    .D(n25_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_23_s0.INIT=1'b0;
  DFFR cnt10ms_22_s0 (
    .Q(cnt10ms[22]),
    .D(n26_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_22_s0.INIT=1'b0;
  DFFR cnt10ms_21_s0 (
    .Q(cnt10ms[21]),
    .D(n27_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_21_s0.INIT=1'b0;
  DFFR cnt10ms_20_s0 (
    .Q(cnt10ms[20]),
    .D(n28_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_20_s0.INIT=1'b0;
  DFFR cnt10ms_19_s0 (
    .Q(cnt10ms[19]),
    .D(n29_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_19_s0.INIT=1'b0;
  DFFR cnt10ms_18_s0 (
    .Q(cnt10ms[18]),
    .D(n30_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_18_s0.INIT=1'b0;
  DFFR cnt10ms_17_s0 (
    .Q(cnt10ms[17]),
    .D(n31_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_17_s0.INIT=1'b0;
  DFFR cnt10ms_16_s0 (
    .Q(cnt10ms[16]),
    .D(n32_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_16_s0.INIT=1'b0;
  DFFR cnt10ms_15_s0 (
    .Q(cnt10ms[15]),
    .D(n33_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_15_s0.INIT=1'b0;
  DFFR cnt10ms_14_s0 (
    .Q(cnt10ms[14]),
    .D(n34_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_14_s0.INIT=1'b0;
  DFFR cnt10ms_13_s0 (
    .Q(cnt10ms[13]),
    .D(n35_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_13_s0.INIT=1'b0;
  DFFR cnt10ms_12_s0 (
    .Q(cnt10ms[12]),
    .D(n36_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_12_s0.INIT=1'b0;
  DFFR cnt10ms_11_s0 (
    .Q(cnt10ms[11]),
    .D(n37_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_11_s0.INIT=1'b0;
  DFFR cnt10ms_10_s0 (
    .Q(cnt10ms[10]),
    .D(n38_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_10_s0.INIT=1'b0;
  DFFR cnt10ms_9_s0 (
    .Q(cnt10ms[9]),
    .D(n39_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_9_s0.INIT=1'b0;
  DFFR cnt10ms_8_s0 (
    .Q(cnt10ms[8]),
    .D(n40_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_8_s0.INIT=1'b0;
  DFFR cnt10ms_7_s0 (
    .Q(cnt10ms[7]),
    .D(n41_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_7_s0.INIT=1'b0;
  DFFR cnt10ms_6_s0 (
    .Q(cnt10ms[6]),
    .D(n42_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_6_s0.INIT=1'b0;
  DFFR cnt10ms_5_s0 (
    .Q(cnt10ms[5]),
    .D(n43_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_5_s0.INIT=1'b0;
  DFFR cnt10ms_4_s0 (
    .Q(cnt10ms[4]),
    .D(n44_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_4_s0.INIT=1'b0;
  DFFR cnt10ms_3_s0 (
    .Q(cnt10ms[3]),
    .D(n45_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_3_s0.INIT=1'b0;
  DFFR cnt10ms_2_s0 (
    .Q(cnt10ms[2]),
    .D(n46_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_2_s0.INIT=1'b0;
  DFFR cnt10ms_1_s0 (
    .Q(cnt10ms[1]),
    .D(n47_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_1_s0.INIT=1'b0;
  DFFR cnt10ms_0_s0 (
    .Q(cnt10ms[0]),
    .D(n48_6),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_0_s0.INIT=1'b0;
  DFF key_s_r_1_s0 (
    .Q(key_s_r[1]),
    .D(key_s[1]),
    .CLK(clk) 
);
defparam key_s_r_1_s0.INIT=1'b0;
  DFF key_s_r_0_s0 (
    .Q(key_s_r[0]),
    .D(key_s[0]),
    .CLK(clk) 
);
defparam key_s_r_0_s0.INIT=1'b0;
  DFFR cnt10ms_24_s0 (
    .Q(cnt10ms[24]),
    .D(n24_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_24_s0.INIT=1'b0;
  DFF key_s_1_s5 (
    .Q(key_s[1]),
    .D(n111_20),
    .CLK(clk) 
);
defparam key_s_1_s5.INIT=1'b0;
  DFF key_s_0_s6 (
    .Q(key_s[0]),
    .D(n105_11),
    .CLK(clk) 
);
defparam key_s_0_s6.INIT=1'b0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(cnt10ms[1]),
    .I1(cnt10ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(cnt10ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(cnt10ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(cnt10ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(cnt10ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(cnt10ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(cnt10ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(cnt10ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(cnt10ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(cnt10ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(cnt10ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(cnt10ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(cnt10ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(cnt10ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(cnt10ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(cnt10ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(cnt10ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(cnt10ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(cnt10ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(cnt10ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(cnt10ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(cnt10ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(cnt10ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(cnt10ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  INV n48_s2 (
    .O(n48_6),
    .I(cnt10ms[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key */
module key_0 (
  clk,
  key,
  key_s_r,
  key_s
)
;
input clk;
input [1:1] key;
output [1:0] key_s_r;
output [1:0] key_s;
wire n50_4;
wire n50_5;
wire n50_6;
wire n50_7;
wire key_s_0_8;
wire n50_8;
wire n50_9;
wire n50_10;
wire n50_11;
wire key_s_0_9;
wire n50_12;
wire n50_13;
wire n111_20;
wire n105_11;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire n48_6;
wire [24:0] cnt10ms;
wire VCC;
wire GND;
  LUT3 n50_s1 (
    .F(n50_4),
    .I0(n50_5),
    .I1(n50_6),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'h4F;
  LUT4 n50_s2 (
    .F(n50_5),
    .I0(n50_8),
    .I1(n50_9),
    .I2(n50_10),
    .I3(cnt10ms[14]) 
);
defparam n50_s2.INIT=16'h004F;
  LUT4 n50_s3 (
    .F(n50_6),
    .I0(cnt10ms[15]),
    .I1(cnt10ms[16]),
    .I2(cnt10ms[17]),
    .I3(cnt10ms[18]) 
);
defparam n50_s3.INIT=16'h8000;
  LUT4 n50_s4 (
    .F(n50_7),
    .I0(cnt10ms[19]),
    .I1(cnt10ms[20]),
    .I2(cnt10ms[21]),
    .I3(n50_11) 
);
defparam n50_s4.INIT=16'h0100;
  LUT4 key_s_0_s4 (
    .F(key_s_0_8),
    .I0(key_s_0_9),
    .I1(n50_8),
    .I2(n50_9),
    .I3(n50_7) 
);
defparam key_s_0_s4.INIT=16'h8000;
  LUT4 n50_s5 (
    .F(n50_8),
    .I0(n50_12),
    .I1(cnt10ms[0]),
    .I2(cnt10ms[1]),
    .I3(cnt10ms[2]) 
);
defparam n50_s5.INIT=16'h8000;
  LUT4 n50_s6 (
    .F(n50_9),
    .I0(cnt10ms[5]),
    .I1(cnt10ms[6]),
    .I2(cnt10ms[7]),
    .I3(n50_13) 
);
defparam n50_s6.INIT=16'h0100;
  LUT3 n50_s7 (
    .F(n50_10),
    .I0(n50_13),
    .I1(cnt10ms[8]),
    .I2(cnt10ms[13]) 
);
defparam n50_s7.INIT=8'hD0;
  LUT3 n50_s8 (
    .F(n50_11),
    .I0(cnt10ms[22]),
    .I1(cnt10ms[23]),
    .I2(cnt10ms[24]) 
);
defparam n50_s8.INIT=8'h01;
  LUT4 key_s_0_s5 (
    .F(key_s_0_9),
    .I0(cnt10ms[14]),
    .I1(cnt10ms[13]),
    .I2(cnt10ms[8]),
    .I3(n50_6) 
);
defparam key_s_0_s5.INIT=16'h4000;
  LUT2 n50_s9 (
    .F(n50_12),
    .I0(cnt10ms[3]),
    .I1(cnt10ms[4]) 
);
defparam n50_s9.INIT=4'h8;
  LUT4 n50_s10 (
    .F(n50_13),
    .I0(cnt10ms[9]),
    .I1(cnt10ms[10]),
    .I2(cnt10ms[11]),
    .I3(cnt10ms[12]) 
);
defparam n50_s10.INIT=16'h0001;
  LUT4 n111_s14 (
    .F(n111_20),
    .I0(key_s[1]),
    .I1(key[1]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n111_s14.INIT=16'h3AAA;
  LUT4 n105_s6 (
    .F(n105_11),
    .I0(key_s[1]),
    .I1(key[1]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n105_s6.INIT=16'h09F0;
  DFFR cnt10ms_23_s0 (
    .Q(cnt10ms[23]),
    .D(n25_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_23_s0.INIT=1'b0;
  DFFR cnt10ms_22_s0 (
    .Q(cnt10ms[22]),
    .D(n26_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_22_s0.INIT=1'b0;
  DFFR cnt10ms_21_s0 (
    .Q(cnt10ms[21]),
    .D(n27_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_21_s0.INIT=1'b0;
  DFFR cnt10ms_20_s0 (
    .Q(cnt10ms[20]),
    .D(n28_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_20_s0.INIT=1'b0;
  DFFR cnt10ms_19_s0 (
    .Q(cnt10ms[19]),
    .D(n29_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_19_s0.INIT=1'b0;
  DFFR cnt10ms_18_s0 (
    .Q(cnt10ms[18]),
    .D(n30_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_18_s0.INIT=1'b0;
  DFFR cnt10ms_17_s0 (
    .Q(cnt10ms[17]),
    .D(n31_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_17_s0.INIT=1'b0;
  DFFR cnt10ms_16_s0 (
    .Q(cnt10ms[16]),
    .D(n32_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_16_s0.INIT=1'b0;
  DFFR cnt10ms_15_s0 (
    .Q(cnt10ms[15]),
    .D(n33_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_15_s0.INIT=1'b0;
  DFFR cnt10ms_14_s0 (
    .Q(cnt10ms[14]),
    .D(n34_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_14_s0.INIT=1'b0;
  DFFR cnt10ms_13_s0 (
    .Q(cnt10ms[13]),
    .D(n35_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_13_s0.INIT=1'b0;
  DFFR cnt10ms_12_s0 (
    .Q(cnt10ms[12]),
    .D(n36_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_12_s0.INIT=1'b0;
  DFFR cnt10ms_11_s0 (
    .Q(cnt10ms[11]),
    .D(n37_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_11_s0.INIT=1'b0;
  DFFR cnt10ms_10_s0 (
    .Q(cnt10ms[10]),
    .D(n38_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_10_s0.INIT=1'b0;
  DFFR cnt10ms_9_s0 (
    .Q(cnt10ms[9]),
    .D(n39_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_9_s0.INIT=1'b0;
  DFFR cnt10ms_8_s0 (
    .Q(cnt10ms[8]),
    .D(n40_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_8_s0.INIT=1'b0;
  DFFR cnt10ms_7_s0 (
    .Q(cnt10ms[7]),
    .D(n41_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_7_s0.INIT=1'b0;
  DFFR cnt10ms_6_s0 (
    .Q(cnt10ms[6]),
    .D(n42_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_6_s0.INIT=1'b0;
  DFFR cnt10ms_5_s0 (
    .Q(cnt10ms[5]),
    .D(n43_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_5_s0.INIT=1'b0;
  DFFR cnt10ms_4_s0 (
    .Q(cnt10ms[4]),
    .D(n44_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_4_s0.INIT=1'b0;
  DFFR cnt10ms_3_s0 (
    .Q(cnt10ms[3]),
    .D(n45_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_3_s0.INIT=1'b0;
  DFFR cnt10ms_2_s0 (
    .Q(cnt10ms[2]),
    .D(n46_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_2_s0.INIT=1'b0;
  DFFR cnt10ms_1_s0 (
    .Q(cnt10ms[1]),
    .D(n47_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_1_s0.INIT=1'b0;
  DFFR cnt10ms_0_s0 (
    .Q(cnt10ms[0]),
    .D(n48_6),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_0_s0.INIT=1'b0;
  DFF key_s_r_1_s0 (
    .Q(key_s_r[1]),
    .D(key_s[1]),
    .CLK(clk) 
);
defparam key_s_r_1_s0.INIT=1'b0;
  DFF key_s_r_0_s0 (
    .Q(key_s_r[0]),
    .D(key_s[0]),
    .CLK(clk) 
);
defparam key_s_r_0_s0.INIT=1'b0;
  DFFR cnt10ms_24_s0 (
    .Q(cnt10ms[24]),
    .D(n24_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_24_s0.INIT=1'b0;
  DFF key_s_1_s5 (
    .Q(key_s[1]),
    .D(n111_20),
    .CLK(clk) 
);
defparam key_s_1_s5.INIT=1'b0;
  DFF key_s_0_s6 (
    .Q(key_s[0]),
    .D(n105_11),
    .CLK(clk) 
);
defparam key_s_0_s6.INIT=1'b0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(cnt10ms[1]),
    .I1(cnt10ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(cnt10ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(cnt10ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(cnt10ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(cnt10ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(cnt10ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(cnt10ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(cnt10ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(cnt10ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(cnt10ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(cnt10ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(cnt10ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(cnt10ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(cnt10ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(cnt10ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(cnt10ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(cnt10ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(cnt10ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(cnt10ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(cnt10ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(cnt10ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(cnt10ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(cnt10ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(cnt10ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  INV n48_s2 (
    .O(n48_6),
    .I(cnt10ms[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key_0 */
module key_1 (
  clk,
  key,
  key_s_r,
  key_s
)
;
input clk;
input [2:2] key;
output [1:0] key_s_r;
output [1:0] key_s;
wire n50_4;
wire n50_5;
wire n50_6;
wire n50_7;
wire key_s_0_8;
wire n50_8;
wire n50_9;
wire n50_10;
wire n50_11;
wire key_s_0_9;
wire n50_12;
wire n50_13;
wire n111_20;
wire n105_11;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire n48_6;
wire [24:0] cnt10ms;
wire VCC;
wire GND;
  LUT3 n50_s1 (
    .F(n50_4),
    .I0(n50_5),
    .I1(n50_6),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'h4F;
  LUT4 n50_s2 (
    .F(n50_5),
    .I0(n50_8),
    .I1(n50_9),
    .I2(n50_10),
    .I3(cnt10ms[14]) 
);
defparam n50_s2.INIT=16'h004F;
  LUT4 n50_s3 (
    .F(n50_6),
    .I0(cnt10ms[15]),
    .I1(cnt10ms[16]),
    .I2(cnt10ms[17]),
    .I3(cnt10ms[18]) 
);
defparam n50_s3.INIT=16'h8000;
  LUT4 n50_s4 (
    .F(n50_7),
    .I0(cnt10ms[19]),
    .I1(cnt10ms[20]),
    .I2(cnt10ms[21]),
    .I3(n50_11) 
);
defparam n50_s4.INIT=16'h0100;
  LUT4 key_s_0_s4 (
    .F(key_s_0_8),
    .I0(key_s_0_9),
    .I1(n50_8),
    .I2(n50_9),
    .I3(n50_7) 
);
defparam key_s_0_s4.INIT=16'h8000;
  LUT4 n50_s5 (
    .F(n50_8),
    .I0(n50_12),
    .I1(cnt10ms[0]),
    .I2(cnt10ms[1]),
    .I3(cnt10ms[2]) 
);
defparam n50_s5.INIT=16'h8000;
  LUT4 n50_s6 (
    .F(n50_9),
    .I0(cnt10ms[5]),
    .I1(cnt10ms[6]),
    .I2(cnt10ms[7]),
    .I3(n50_13) 
);
defparam n50_s6.INIT=16'h0100;
  LUT3 n50_s7 (
    .F(n50_10),
    .I0(n50_13),
    .I1(cnt10ms[8]),
    .I2(cnt10ms[13]) 
);
defparam n50_s7.INIT=8'hD0;
  LUT3 n50_s8 (
    .F(n50_11),
    .I0(cnt10ms[22]),
    .I1(cnt10ms[23]),
    .I2(cnt10ms[24]) 
);
defparam n50_s8.INIT=8'h01;
  LUT4 key_s_0_s5 (
    .F(key_s_0_9),
    .I0(cnt10ms[14]),
    .I1(cnt10ms[13]),
    .I2(cnt10ms[8]),
    .I3(n50_6) 
);
defparam key_s_0_s5.INIT=16'h4000;
  LUT2 n50_s9 (
    .F(n50_12),
    .I0(cnt10ms[3]),
    .I1(cnt10ms[4]) 
);
defparam n50_s9.INIT=4'h8;
  LUT4 n50_s10 (
    .F(n50_13),
    .I0(cnt10ms[9]),
    .I1(cnt10ms[10]),
    .I2(cnt10ms[11]),
    .I3(cnt10ms[12]) 
);
defparam n50_s10.INIT=16'h0001;
  LUT4 n111_s14 (
    .F(n111_20),
    .I0(key_s[1]),
    .I1(key[2]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n111_s14.INIT=16'h3AAA;
  LUT4 n105_s6 (
    .F(n105_11),
    .I0(key_s[1]),
    .I1(key[2]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n105_s6.INIT=16'h09F0;
  DFFR cnt10ms_23_s0 (
    .Q(cnt10ms[23]),
    .D(n25_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_23_s0.INIT=1'b0;
  DFFR cnt10ms_22_s0 (
    .Q(cnt10ms[22]),
    .D(n26_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_22_s0.INIT=1'b0;
  DFFR cnt10ms_21_s0 (
    .Q(cnt10ms[21]),
    .D(n27_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_21_s0.INIT=1'b0;
  DFFR cnt10ms_20_s0 (
    .Q(cnt10ms[20]),
    .D(n28_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_20_s0.INIT=1'b0;
  DFFR cnt10ms_19_s0 (
    .Q(cnt10ms[19]),
    .D(n29_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_19_s0.INIT=1'b0;
  DFFR cnt10ms_18_s0 (
    .Q(cnt10ms[18]),
    .D(n30_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_18_s0.INIT=1'b0;
  DFFR cnt10ms_17_s0 (
    .Q(cnt10ms[17]),
    .D(n31_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_17_s0.INIT=1'b0;
  DFFR cnt10ms_16_s0 (
    .Q(cnt10ms[16]),
    .D(n32_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_16_s0.INIT=1'b0;
  DFFR cnt10ms_15_s0 (
    .Q(cnt10ms[15]),
    .D(n33_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_15_s0.INIT=1'b0;
  DFFR cnt10ms_14_s0 (
    .Q(cnt10ms[14]),
    .D(n34_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_14_s0.INIT=1'b0;
  DFFR cnt10ms_13_s0 (
    .Q(cnt10ms[13]),
    .D(n35_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_13_s0.INIT=1'b0;
  DFFR cnt10ms_12_s0 (
    .Q(cnt10ms[12]),
    .D(n36_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_12_s0.INIT=1'b0;
  DFFR cnt10ms_11_s0 (
    .Q(cnt10ms[11]),
    .D(n37_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_11_s0.INIT=1'b0;
  DFFR cnt10ms_10_s0 (
    .Q(cnt10ms[10]),
    .D(n38_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_10_s0.INIT=1'b0;
  DFFR cnt10ms_9_s0 (
    .Q(cnt10ms[9]),
    .D(n39_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_9_s0.INIT=1'b0;
  DFFR cnt10ms_8_s0 (
    .Q(cnt10ms[8]),
    .D(n40_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_8_s0.INIT=1'b0;
  DFFR cnt10ms_7_s0 (
    .Q(cnt10ms[7]),
    .D(n41_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_7_s0.INIT=1'b0;
  DFFR cnt10ms_6_s0 (
    .Q(cnt10ms[6]),
    .D(n42_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_6_s0.INIT=1'b0;
  DFFR cnt10ms_5_s0 (
    .Q(cnt10ms[5]),
    .D(n43_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_5_s0.INIT=1'b0;
  DFFR cnt10ms_4_s0 (
    .Q(cnt10ms[4]),
    .D(n44_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_4_s0.INIT=1'b0;
  DFFR cnt10ms_3_s0 (
    .Q(cnt10ms[3]),
    .D(n45_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_3_s0.INIT=1'b0;
  DFFR cnt10ms_2_s0 (
    .Q(cnt10ms[2]),
    .D(n46_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_2_s0.INIT=1'b0;
  DFFR cnt10ms_1_s0 (
    .Q(cnt10ms[1]),
    .D(n47_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_1_s0.INIT=1'b0;
  DFFR cnt10ms_0_s0 (
    .Q(cnt10ms[0]),
    .D(n48_6),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_0_s0.INIT=1'b0;
  DFF key_s_r_1_s0 (
    .Q(key_s_r[1]),
    .D(key_s[1]),
    .CLK(clk) 
);
defparam key_s_r_1_s0.INIT=1'b0;
  DFF key_s_r_0_s0 (
    .Q(key_s_r[0]),
    .D(key_s[0]),
    .CLK(clk) 
);
defparam key_s_r_0_s0.INIT=1'b0;
  DFFR cnt10ms_24_s0 (
    .Q(cnt10ms[24]),
    .D(n24_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_24_s0.INIT=1'b0;
  DFF key_s_1_s5 (
    .Q(key_s[1]),
    .D(n111_20),
    .CLK(clk) 
);
defparam key_s_1_s5.INIT=1'b0;
  DFF key_s_0_s6 (
    .Q(key_s[0]),
    .D(n105_11),
    .CLK(clk) 
);
defparam key_s_0_s6.INIT=1'b0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(cnt10ms[1]),
    .I1(cnt10ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(cnt10ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(cnt10ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(cnt10ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(cnt10ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(cnt10ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(cnt10ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(cnt10ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(cnt10ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(cnt10ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(cnt10ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(cnt10ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(cnt10ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(cnt10ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(cnt10ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(cnt10ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(cnt10ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(cnt10ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(cnt10ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(cnt10ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(cnt10ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(cnt10ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(cnt10ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(cnt10ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  INV n48_s2 (
    .O(n48_6),
    .I(cnt10ms[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key_1 */
module key_2 (
  clk,
  key,
  key_s_r,
  key_s
)
;
input clk;
input [3:3] key;
output [1:0] key_s_r;
output [1:0] key_s;
wire n50_4;
wire n50_5;
wire n50_6;
wire n50_7;
wire key_s_0_8;
wire n50_8;
wire n50_9;
wire n50_10;
wire n50_11;
wire key_s_0_9;
wire n50_12;
wire n50_13;
wire n111_20;
wire n105_11;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire n48_6;
wire [24:0] cnt10ms;
wire VCC;
wire GND;
  LUT3 n50_s1 (
    .F(n50_4),
    .I0(n50_5),
    .I1(n50_6),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'h4F;
  LUT4 n50_s2 (
    .F(n50_5),
    .I0(n50_8),
    .I1(n50_9),
    .I2(n50_10),
    .I3(cnt10ms[14]) 
);
defparam n50_s2.INIT=16'h004F;
  LUT4 n50_s3 (
    .F(n50_6),
    .I0(cnt10ms[15]),
    .I1(cnt10ms[16]),
    .I2(cnt10ms[17]),
    .I3(cnt10ms[18]) 
);
defparam n50_s3.INIT=16'h8000;
  LUT4 n50_s4 (
    .F(n50_7),
    .I0(cnt10ms[19]),
    .I1(cnt10ms[20]),
    .I2(cnt10ms[21]),
    .I3(n50_11) 
);
defparam n50_s4.INIT=16'h0100;
  LUT4 key_s_0_s4 (
    .F(key_s_0_8),
    .I0(key_s_0_9),
    .I1(n50_8),
    .I2(n50_9),
    .I3(n50_7) 
);
defparam key_s_0_s4.INIT=16'h8000;
  LUT4 n50_s5 (
    .F(n50_8),
    .I0(n50_12),
    .I1(cnt10ms[0]),
    .I2(cnt10ms[1]),
    .I3(cnt10ms[2]) 
);
defparam n50_s5.INIT=16'h8000;
  LUT4 n50_s6 (
    .F(n50_9),
    .I0(cnt10ms[5]),
    .I1(cnt10ms[6]),
    .I2(cnt10ms[7]),
    .I3(n50_13) 
);
defparam n50_s6.INIT=16'h0100;
  LUT3 n50_s7 (
    .F(n50_10),
    .I0(n50_13),
    .I1(cnt10ms[8]),
    .I2(cnt10ms[13]) 
);
defparam n50_s7.INIT=8'hD0;
  LUT3 n50_s8 (
    .F(n50_11),
    .I0(cnt10ms[22]),
    .I1(cnt10ms[23]),
    .I2(cnt10ms[24]) 
);
defparam n50_s8.INIT=8'h01;
  LUT4 key_s_0_s5 (
    .F(key_s_0_9),
    .I0(cnt10ms[14]),
    .I1(cnt10ms[13]),
    .I2(cnt10ms[8]),
    .I3(n50_6) 
);
defparam key_s_0_s5.INIT=16'h4000;
  LUT2 n50_s9 (
    .F(n50_12),
    .I0(cnt10ms[3]),
    .I1(cnt10ms[4]) 
);
defparam n50_s9.INIT=4'h8;
  LUT4 n50_s10 (
    .F(n50_13),
    .I0(cnt10ms[9]),
    .I1(cnt10ms[10]),
    .I2(cnt10ms[11]),
    .I3(cnt10ms[12]) 
);
defparam n50_s10.INIT=16'h0001;
  LUT4 n111_s14 (
    .F(n111_20),
    .I0(key_s[1]),
    .I1(key[3]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n111_s14.INIT=16'h3AAA;
  LUT4 n105_s6 (
    .F(n105_11),
    .I0(key_s[1]),
    .I1(key[3]),
    .I2(key_s[0]),
    .I3(key_s_0_8) 
);
defparam n105_s6.INIT=16'h09F0;
  DFFR cnt10ms_23_s0 (
    .Q(cnt10ms[23]),
    .D(n25_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_23_s0.INIT=1'b0;
  DFFR cnt10ms_22_s0 (
    .Q(cnt10ms[22]),
    .D(n26_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_22_s0.INIT=1'b0;
  DFFR cnt10ms_21_s0 (
    .Q(cnt10ms[21]),
    .D(n27_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_21_s0.INIT=1'b0;
  DFFR cnt10ms_20_s0 (
    .Q(cnt10ms[20]),
    .D(n28_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_20_s0.INIT=1'b0;
  DFFR cnt10ms_19_s0 (
    .Q(cnt10ms[19]),
    .D(n29_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_19_s0.INIT=1'b0;
  DFFR cnt10ms_18_s0 (
    .Q(cnt10ms[18]),
    .D(n30_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_18_s0.INIT=1'b0;
  DFFR cnt10ms_17_s0 (
    .Q(cnt10ms[17]),
    .D(n31_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_17_s0.INIT=1'b0;
  DFFR cnt10ms_16_s0 (
    .Q(cnt10ms[16]),
    .D(n32_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_16_s0.INIT=1'b0;
  DFFR cnt10ms_15_s0 (
    .Q(cnt10ms[15]),
    .D(n33_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_15_s0.INIT=1'b0;
  DFFR cnt10ms_14_s0 (
    .Q(cnt10ms[14]),
    .D(n34_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_14_s0.INIT=1'b0;
  DFFR cnt10ms_13_s0 (
    .Q(cnt10ms[13]),
    .D(n35_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_13_s0.INIT=1'b0;
  DFFR cnt10ms_12_s0 (
    .Q(cnt10ms[12]),
    .D(n36_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_12_s0.INIT=1'b0;
  DFFR cnt10ms_11_s0 (
    .Q(cnt10ms[11]),
    .D(n37_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_11_s0.INIT=1'b0;
  DFFR cnt10ms_10_s0 (
    .Q(cnt10ms[10]),
    .D(n38_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_10_s0.INIT=1'b0;
  DFFR cnt10ms_9_s0 (
    .Q(cnt10ms[9]),
    .D(n39_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_9_s0.INIT=1'b0;
  DFFR cnt10ms_8_s0 (
    .Q(cnt10ms[8]),
    .D(n40_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_8_s0.INIT=1'b0;
  DFFR cnt10ms_7_s0 (
    .Q(cnt10ms[7]),
    .D(n41_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_7_s0.INIT=1'b0;
  DFFR cnt10ms_6_s0 (
    .Q(cnt10ms[6]),
    .D(n42_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_6_s0.INIT=1'b0;
  DFFR cnt10ms_5_s0 (
    .Q(cnt10ms[5]),
    .D(n43_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_5_s0.INIT=1'b0;
  DFFR cnt10ms_4_s0 (
    .Q(cnt10ms[4]),
    .D(n44_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_4_s0.INIT=1'b0;
  DFFR cnt10ms_3_s0 (
    .Q(cnt10ms[3]),
    .D(n45_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_3_s0.INIT=1'b0;
  DFFR cnt10ms_2_s0 (
    .Q(cnt10ms[2]),
    .D(n46_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_2_s0.INIT=1'b0;
  DFFR cnt10ms_1_s0 (
    .Q(cnt10ms[1]),
    .D(n47_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_1_s0.INIT=1'b0;
  DFFR cnt10ms_0_s0 (
    .Q(cnt10ms[0]),
    .D(n48_6),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_0_s0.INIT=1'b0;
  DFF key_s_r_1_s0 (
    .Q(key_s_r[1]),
    .D(key_s[1]),
    .CLK(clk) 
);
defparam key_s_r_1_s0.INIT=1'b0;
  DFF key_s_r_0_s0 (
    .Q(key_s_r[0]),
    .D(key_s[0]),
    .CLK(clk) 
);
defparam key_s_r_0_s0.INIT=1'b0;
  DFFR cnt10ms_24_s0 (
    .Q(cnt10ms[24]),
    .D(n24_1),
    .CLK(clk),
    .RESET(n50_4) 
);
defparam cnt10ms_24_s0.INIT=1'b0;
  DFF key_s_1_s5 (
    .Q(key_s[1]),
    .D(n111_20),
    .CLK(clk) 
);
defparam key_s_1_s5.INIT=1'b0;
  DFF key_s_0_s6 (
    .Q(key_s[0]),
    .D(n105_11),
    .CLK(clk) 
);
defparam key_s_0_s6.INIT=1'b0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(cnt10ms[1]),
    .I1(cnt10ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(cnt10ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(cnt10ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(cnt10ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(cnt10ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(cnt10ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(cnt10ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(cnt10ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(cnt10ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(cnt10ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(cnt10ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(cnt10ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(cnt10ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(cnt10ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(cnt10ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(cnt10ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(cnt10ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(cnt10ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(cnt10ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(cnt10ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(cnt10ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(cnt10ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(cnt10ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(cnt10ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  INV n48_s2 (
    .O(n48_6),
    .I(cnt10ms[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* key_2 */
module led (
  clk,
  n64_8,
  time_data,
  rst_cnt,
  key_s,
  key_s_r,
  key_s_1,
  key_s_r_2,
  key_s_3,
  key_s_r_4,
  key_s_5,
  key_s_r_6,
  led
)
;
input clk;
input n64_8;
input [15:0] time_data;
input [8:8] rst_cnt;
input [1:0] key_s;
input [1:0] key_s_r;
input [1:0] key_s_1;
input [1:0] key_s_r_2;
input [1:0] key_s_3;
input [1:0] key_s_r_4;
input [1:0] key_s_5;
input [1:0] key_s_r_6;
output [6:0] led;
wire n340_3;
wire n88_3;
wire n259_3;
wire n88_4;
wire n88_5;
wire n88_6;
wire n88_7;
wire n259_4;
wire n259_5;
wire n259_6;
wire n259_7;
wire n259_8;
wire n259_9;
wire n259_10;
wire n259_11;
wire n259_12;
wire n259_13;
wire data_sec_changed;
wire data_min_changed;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n139_1;
wire n139_2;
wire n138_1;
wire n138_2;
wire n137_1;
wire n137_2;
wire n136_1;
wire n136_2;
wire n135_1;
wire n135_2;
wire n134_1;
wire n134_2;
wire n133_1;
wire n133_2;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_0_COUT;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n15_2;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n45_2;
wire n68_5;
wire n75_5;
wire n91_5;
wire n146_6;
wire [7:0] time_sec_data_d;
wire [7:0] time_smin_data_d;
wire [31:0] tcnt;
wire [4:0] LED_o_r;
wire [1:1] led_start;
wire VCC;
wire GND;
  LUT2 n340_s0 (
    .F(n340_3),
    .I0(n259_3),
    .I1(rst_cnt[8]) 
);
defparam n340_s0.INIT=4'hB;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(n88_5),
    .I2(n88_6),
    .I3(n88_7) 
);
defparam n88_s0.INIT=16'hFFFE;
  LUT4 n259_s0 (
    .F(n259_3),
    .I0(tcnt[8]),
    .I1(n259_4),
    .I2(n259_5),
    .I3(n259_6) 
);
defparam n259_s0.INIT=16'h4000;
  LUT2 led_d_0_s (
    .F(led[0]),
    .I0(LED_o_r[0]),
    .I1(led_start[1]) 
);
defparam led_d_0_s.INIT=4'hB;
  LUT2 led_d_2_s (
    .F(led[2]),
    .I0(LED_o_r[1]),
    .I1(led_start[1]) 
);
defparam led_d_2_s.INIT=4'hB;
  LUT2 led_d_3_s (
    .F(led[3]),
    .I0(LED_o_r[2]),
    .I1(led_start[1]) 
);
defparam led_d_3_s.INIT=4'hB;
  LUT2 led_d_5_s (
    .F(led[5]),
    .I0(LED_o_r[3]),
    .I1(led_start[1]) 
);
defparam led_d_5_s.INIT=4'hB;
  LUT2 led_d_6_s (
    .F(led[6]),
    .I0(LED_o_r[4]),
    .I1(led_start[1]) 
);
defparam led_d_6_s.INIT=4'hB;
  LUT4 n88_s1 (
    .F(n88_4),
    .I0(key_s[0]),
    .I1(key_s_r[1]),
    .I2(key_s_r[0]),
    .I3(key_s[1]) 
);
defparam n88_s1.INIT=16'h1000;
  LUT4 n88_s2 (
    .F(n88_5),
    .I0(key_s_1[0]),
    .I1(key_s_r_2[1]),
    .I2(key_s_r_2[0]),
    .I3(key_s_1[1]) 
);
defparam n88_s2.INIT=16'h1000;
  LUT4 n88_s3 (
    .F(n88_6),
    .I0(key_s_3[0]),
    .I1(key_s_r_4[1]),
    .I2(key_s_r_4[0]),
    .I3(key_s_3[1]) 
);
defparam n88_s3.INIT=16'h1000;
  LUT4 n88_s4 (
    .F(n88_7),
    .I0(key_s_5[0]),
    .I1(key_s_r_6[1]),
    .I2(key_s_r_6[0]),
    .I3(key_s_5[1]) 
);
defparam n88_s4.INIT=16'h1000;
  LUT4 n259_s1 (
    .F(n259_4),
    .I0(tcnt[11]),
    .I1(tcnt[10]),
    .I2(tcnt[9]),
    .I3(n259_7) 
);
defparam n259_s1.INIT=16'h4000;
  LUT4 n259_s2 (
    .F(n259_5),
    .I0(n259_8),
    .I1(tcnt[0]),
    .I2(tcnt[1]),
    .I3(n259_9) 
);
defparam n259_s2.INIT=16'h8000;
  LUT4 n259_s3 (
    .F(n259_6),
    .I0(n259_10),
    .I1(n259_11),
    .I2(n259_12),
    .I3(n259_13) 
);
defparam n259_s3.INIT=16'h8000;
  LUT4 n259_s4 (
    .F(n259_7),
    .I0(tcnt[13]),
    .I1(tcnt[14]),
    .I2(tcnt[12]),
    .I3(tcnt[15]) 
);
defparam n259_s4.INIT=16'h1000;
  LUT2 n259_s5 (
    .F(n259_8),
    .I0(tcnt[2]),
    .I1(tcnt[3]) 
);
defparam n259_s5.INIT=4'h8;
  LUT4 n259_s6 (
    .F(n259_9),
    .I0(tcnt[7]),
    .I1(tcnt[5]),
    .I2(tcnt[6]),
    .I3(tcnt[4]) 
);
defparam n259_s6.INIT=16'h4000;
  LUT4 n259_s7 (
    .F(n259_10),
    .I0(tcnt[16]),
    .I1(tcnt[17]),
    .I2(tcnt[18]),
    .I3(tcnt[19]) 
);
defparam n259_s7.INIT=16'h0100;
  LUT4 n259_s8 (
    .F(n259_11),
    .I0(tcnt[28]),
    .I1(tcnt[29]),
    .I2(tcnt[30]),
    .I3(tcnt[31]) 
);
defparam n259_s8.INIT=16'h0001;
  LUT4 n259_s9 (
    .F(n259_12),
    .I0(tcnt[21]),
    .I1(tcnt[22]),
    .I2(tcnt[20]),
    .I3(tcnt[23]) 
);
defparam n259_s9.INIT=16'h1000;
  LUT4 n259_s10 (
    .F(n259_13),
    .I0(tcnt[24]),
    .I1(tcnt[25]),
    .I2(tcnt[26]),
    .I3(tcnt[27]) 
);
defparam n259_s10.INIT=16'h0001;
  DFFR time_sec_data_d_6_s0 (
    .Q(time_sec_data_d[6]),
    .D(time_data[6]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_5_s0 (
    .Q(time_sec_data_d[5]),
    .D(time_data[5]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_4_s0 (
    .Q(time_sec_data_d[4]),
    .D(time_data[4]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_3_s0 (
    .Q(time_sec_data_d[3]),
    .D(time_data[3]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_2_s0 (
    .Q(time_sec_data_d[2]),
    .D(time_data[2]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_1_s0 (
    .Q(time_sec_data_d[1]),
    .D(time_data[1]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_sec_data_d_0_s0 (
    .Q(time_sec_data_d[0]),
    .D(time_data[0]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR data_sec_changed_s0 (
    .Q(data_sec_changed),
    .D(n15_2),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_7_s0 (
    .Q(time_smin_data_d[7]),
    .D(time_data[15]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_6_s0 (
    .Q(time_smin_data_d[6]),
    .D(time_data[14]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_5_s0 (
    .Q(time_smin_data_d[5]),
    .D(time_data[13]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_4_s0 (
    .Q(time_smin_data_d[4]),
    .D(time_data[12]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_3_s0 (
    .Q(time_smin_data_d[3]),
    .D(time_data[11]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_2_s0 (
    .Q(time_smin_data_d[2]),
    .D(time_data[10]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_1_s0 (
    .Q(time_smin_data_d[1]),
    .D(time_data[9]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR time_smin_data_d_0_s0 (
    .Q(time_smin_data_d[0]),
    .D(time_data[8]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR data_min_changed_s0 (
    .Q(data_min_changed),
    .D(n45_2),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFR tcnt_31_s0 (
    .Q(tcnt[31]),
    .D(n115_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_30_s0 (
    .Q(tcnt[30]),
    .D(n116_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_29_s0 (
    .Q(tcnt[29]),
    .D(n117_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_28_s0 (
    .Q(tcnt[28]),
    .D(n118_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_27_s0 (
    .Q(tcnt[27]),
    .D(n119_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_26_s0 (
    .Q(tcnt[26]),
    .D(n120_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_25_s0 (
    .Q(tcnt[25]),
    .D(n121_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_24_s0 (
    .Q(tcnt[24]),
    .D(n122_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_23_s0 (
    .Q(tcnt[23]),
    .D(n123_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_22_s0 (
    .Q(tcnt[22]),
    .D(n124_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_21_s0 (
    .Q(tcnt[21]),
    .D(n125_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_20_s0 (
    .Q(tcnt[20]),
    .D(n126_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_19_s0 (
    .Q(tcnt[19]),
    .D(n127_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_18_s0 (
    .Q(tcnt[18]),
    .D(n128_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_17_s0 (
    .Q(tcnt[17]),
    .D(n129_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_16_s0 (
    .Q(tcnt[16]),
    .D(n130_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_15_s0 (
    .Q(tcnt[15]),
    .D(n131_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_14_s0 (
    .Q(tcnt[14]),
    .D(n132_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_13_s0 (
    .Q(tcnt[13]),
    .D(n133_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_12_s0 (
    .Q(tcnt[12]),
    .D(n134_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_11_s0 (
    .Q(tcnt[11]),
    .D(n135_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_10_s0 (
    .Q(tcnt[10]),
    .D(n136_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_9_s0 (
    .Q(tcnt[9]),
    .D(n137_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_8_s0 (
    .Q(tcnt[8]),
    .D(n138_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_7_s0 (
    .Q(tcnt[7]),
    .D(n139_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_6_s0 (
    .Q(tcnt[6]),
    .D(n140_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_5_s0 (
    .Q(tcnt[5]),
    .D(n141_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_4_s0 (
    .Q(tcnt[4]),
    .D(n142_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_3_s0 (
    .Q(tcnt[3]),
    .D(n143_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_2_s0 (
    .Q(tcnt[2]),
    .D(n144_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_1_s0 (
    .Q(tcnt[1]),
    .D(n145_1),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFR tcnt_0_s0 (
    .Q(tcnt[0]),
    .D(n146_6),
    .CLK(clk),
    .RESET(n340_3) 
);
  DFFRE LED_o_r_4_s0 (
    .Q(LED_o_r[4]),
    .D(LED_o_r[3]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n64_8) 
);
  DFFRE LED_o_r_3_s0 (
    .Q(LED_o_r[3]),
    .D(LED_o_r[2]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n64_8) 
);
  DFFRE LED_o_r_2_s0 (
    .Q(LED_o_r[2]),
    .D(LED_o_r[1]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n64_8) 
);
  DFFRE LED_o_r_1_s0 (
    .Q(LED_o_r[1]),
    .D(LED_o_r[0]),
    .CLK(clk),
    .CE(n259_3),
    .RESET(n64_8) 
);
  DFFSE LED_o_r_0_s0 (
    .Q(LED_o_r[0]),
    .D(LED_o_r[4]),
    .CLK(clk),
    .CE(n259_3),
    .SET(n64_8) 
);
  DFFR time_sec_data_d_7_s0 (
    .Q(time_sec_data_d[7]),
    .D(time_data[7]),
    .CLK(clk),
    .RESET(n64_8) 
);
  DFFSE LED_o_d_0_s1 (
    .Q(led[1]),
    .D(n68_5),
    .CLK(clk),
    .CE(data_sec_changed),
    .SET(n64_8) 
);
defparam LED_o_d_0_s1.INIT=1'b1;
  DFFSE LED_o_d_1_s1 (
    .Q(led[4]),
    .D(n75_5),
    .CLK(clk),
    .CE(data_min_changed),
    .SET(n64_8) 
);
defparam LED_o_d_1_s1.INIT=1'b1;
  DFFRE led_start_1_s1 (
    .Q(led_start[1]),
    .D(n91_5),
    .CLK(clk),
    .CE(n88_3),
    .RESET(n64_8) 
);
defparam led_start_1_s1.INIT=1'b0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(tcnt[1]),
    .I1(tcnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(tcnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(tcnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(tcnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(tcnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(tcnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n139_s (
    .SUM(n139_1),
    .COUT(n139_2),
    .I0(tcnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n140_2) 
);
defparam n139_s.ALU_MODE=0;
  ALU n138_s (
    .SUM(n138_1),
    .COUT(n138_2),
    .I0(tcnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n139_2) 
);
defparam n138_s.ALU_MODE=0;
  ALU n137_s (
    .SUM(n137_1),
    .COUT(n137_2),
    .I0(tcnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n138_2) 
);
defparam n137_s.ALU_MODE=0;
  ALU n136_s (
    .SUM(n136_1),
    .COUT(n136_2),
    .I0(tcnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n137_2) 
);
defparam n136_s.ALU_MODE=0;
  ALU n135_s (
    .SUM(n135_1),
    .COUT(n135_2),
    .I0(tcnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n136_2) 
);
defparam n135_s.ALU_MODE=0;
  ALU n134_s (
    .SUM(n134_1),
    .COUT(n134_2),
    .I0(tcnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n135_2) 
);
defparam n134_s.ALU_MODE=0;
  ALU n133_s (
    .SUM(n133_1),
    .COUT(n133_2),
    .I0(tcnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n134_2) 
);
defparam n133_s.ALU_MODE=0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(tcnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n133_2) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(tcnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(tcnt[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(tcnt[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(tcnt[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(tcnt[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(tcnt[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(tcnt[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(tcnt[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(tcnt[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(tcnt[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(tcnt[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(tcnt[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(tcnt[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(tcnt[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(tcnt[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(tcnt[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_0_COUT),
    .I0(tcnt[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(time_data[0]),
    .I1(time_sec_data_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(time_data[1]),
    .I1(time_sec_data_d[1]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(time_data[2]),
    .I1(time_sec_data_d[2]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(time_data[3]),
    .I1(time_sec_data_d[3]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(time_data[4]),
    .I1(time_sec_data_d[4]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(time_data[5]),
    .I1(time_sec_data_d[5]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(time_data[6]),
    .I1(time_sec_data_d[6]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n15_2),
    .I0(time_data[7]),
    .I1(time_sec_data_d[7]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(time_data[8]),
    .I1(time_smin_data_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(time_data[9]),
    .I1(time_smin_data_d[1]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(time_data[10]),
    .I1(time_smin_data_d[2]),
    .I3(GND),
    .CIN(n37_3) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(time_data[11]),
    .I1(time_smin_data_d[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(time_data[12]),
    .I1(time_smin_data_d[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(time_data[13]),
    .I1(time_smin_data_d[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(time_data[14]),
    .I1(time_smin_data_d[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n45_2),
    .I0(time_data[15]),
    .I1(time_smin_data_d[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  INV n68_s2 (
    .O(n68_5),
    .I(led[1]) 
);
  INV n75_s2 (
    .O(n75_5),
    .I(led[4]) 
);
  INV n91_s2 (
    .O(n91_5),
    .I(led_start[1]) 
);
  INV n146_s2 (
    .O(n146_6),
    .I(tcnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* led */
module time_send (
  clk,
  read_done_Z,
  n64_8,
  uart_tx_done,
  date_data,
  time_data,
  uart_tx_en_Z,
  uart_tx_data_Z
)
;
input clk;
input read_done_Z;
input n64_8;
input uart_tx_done;
input [31:8] date_data;
input [20:0] time_data;
output uart_tx_en_Z;
output [5:0] uart_tx_data_Z;
wire n396_47;
wire n397_56;
wire n398_63;
wire n399_62;
wire n400_64;
wire n401_61;
wire n368_6;
wire n366_6;
wire n365_6;
wire n411_5;
wire n396_48;
wire n397_57;
wire n398_64;
wire n398_65;
wire n399_63;
wire n399_64;
wire n399_65;
wire n400_65;
wire n400_66;
wire n401_62;
wire n401_63;
wire n401_64;
wire n368_7;
wire n367_7;
wire n411_6;
wire n398_66;
wire n398_68;
wire n398_69;
wire n399_66;
wire n399_67;
wire n399_68;
wire n399_69;
wire n399_70;
wire n400_67;
wire n400_68;
wire n400_69;
wire n400_70;
wire n400_71;
wire n401_65;
wire n401_66;
wire n401_67;
wire n401_68;
wire n368_8;
wire n368_9;
wire n398_70;
wire n398_71;
wire n398_72;
wire n399_71;
wire n400_72;
wire n400_73;
wire n401_69;
wire n401_70;
wire n398_74;
wire n365_9;
wire n367_9;
wire n374_11;
wire send_byte_cnt_0_11;
wire n156_6;
wire date_time_change;
wire send_en;
wire n106_1_SUM;
wire n106_3;
wire n107_1_SUM;
wire n107_3;
wire n108_1_SUM;
wire n108_3;
wire n109_1_SUM;
wire n109_3;
wire n110_1_SUM;
wire n110_3;
wire n111_1_SUM;
wire n111_3;
wire n112_1_SUM;
wire n112_3;
wire n113_1_SUM;
wire n113_3;
wire n114_1_SUM;
wire n114_3;
wire n115_1_SUM;
wire n115_3;
wire n116_1_SUM;
wire n116_3;
wire n117_1_SUM;
wire n117_3;
wire n118_1_SUM;
wire n118_3;
wire n119_1_SUM;
wire n119_3;
wire n120_1_SUM;
wire n120_3;
wire n121_1_SUM;
wire n121_3;
wire n122_1_SUM;
wire n122_3;
wire n123_1_SUM;
wire n123_3;
wire n124_1_SUM;
wire n124_3;
wire n125_1_SUM;
wire n125_3;
wire n126_1_SUM;
wire n126_3;
wire n130_1_SUM;
wire n130_3;
wire n131_1_SUM;
wire n131_3;
wire n132_1_SUM;
wire n132_3;
wire n133_1_SUM;
wire n133_3;
wire n134_1_SUM;
wire n134_3;
wire n135_1_SUM;
wire n135_3;
wire n136_1_SUM;
wire n136_3;
wire n137_1_SUM;
wire n137_3;
wire n138_1_SUM;
wire n138_3;
wire n139_1_SUM;
wire n139_3;
wire n140_1_SUM;
wire n140_3;
wire n141_1_SUM;
wire n141_3;
wire n142_1_SUM;
wire n142_3;
wire n143_1_SUM;
wire n143_3;
wire n144_1_SUM;
wire n144_3;
wire n145_1_SUM;
wire n145_3;
wire n146_1_SUM;
wire n146_3;
wire n147_1_SUM;
wire n147_3;
wire n148_1_SUM;
wire n148_3;
wire n149_1_SUM;
wire n149_3;
wire n150_1_SUM;
wire n150_3;
wire n151_1_SUM;
wire n151_3;
wire n152_1_SUM;
wire n152_3;
wire [47:0] date_time_d;
wire [91:0] date_time_ascii;
wire [4:0] send_byte_cnt;
wire VCC;
wire GND;
  LUT4 n396_s37 (
    .F(n396_47),
    .I0(send_byte_cnt[0]),
    .I1(send_byte_cnt[1]),
    .I2(send_byte_cnt[4]),
    .I3(n396_48) 
);
defparam n396_s37.INIT=16'hFE0F;
  LUT4 n397_s44 (
    .F(n397_56),
    .I0(send_byte_cnt[3]),
    .I1(n397_57),
    .I2(send_byte_cnt[2]),
    .I3(send_byte_cnt[4]) 
);
defparam n397_s44.INIT=16'h8563;
  LUT4 n398_s48 (
    .F(n398_63),
    .I0(send_byte_cnt[3]),
    .I1(n398_64),
    .I2(n398_65),
    .I3(send_byte_cnt[4]) 
);
defparam n398_s48.INIT=16'h440F;
  LUT4 n399_s48 (
    .F(n399_62),
    .I0(send_byte_cnt[4]),
    .I1(n399_63),
    .I2(n399_64),
    .I3(n399_65) 
);
defparam n399_s48.INIT=16'h440F;
  LUT4 n400_s50 (
    .F(n400_64),
    .I0(n400_65),
    .I1(send_byte_cnt[3]),
    .I2(send_byte_cnt[4]),
    .I3(n400_66) 
);
defparam n400_s50.INIT=16'h300B;
  LUT4 n401_s48 (
    .F(n401_61),
    .I0(n401_62),
    .I1(n401_63),
    .I2(n401_64),
    .I3(send_byte_cnt[4]) 
);
defparam n401_s48.INIT=16'hF0BB;
  LUT3 n368_s2 (
    .F(n368_6),
    .I0(send_byte_cnt[0]),
    .I1(send_byte_cnt[1]),
    .I2(n368_7) 
);
defparam n368_s2.INIT=8'h60;
  LUT4 n366_s2 (
    .F(n366_6),
    .I0(send_byte_cnt[2]),
    .I1(n367_7),
    .I2(send_byte_cnt[3]),
    .I3(n368_7) 
);
defparam n366_s2.INIT=16'h7800;
  LUT3 n365_s2 (
    .F(n365_6),
    .I0(n365_9),
    .I1(send_byte_cnt[4]),
    .I2(n368_7) 
);
defparam n365_s2.INIT=8'h60;
  LUT4 n411_s1 (
    .F(n411_5),
    .I0(n411_6),
    .I1(send_byte_cnt[3]),
    .I2(send_byte_cnt[4]),
    .I3(send_en) 
);
defparam n411_s1.INIT=16'h1E00;
  LUT2 n396_s38 (
    .F(n396_48),
    .I0(send_byte_cnt[2]),
    .I1(send_byte_cnt[3]) 
);
defparam n396_s38.INIT=4'h1;
  LUT4 n397_s45 (
    .F(n397_57),
    .I0(send_byte_cnt[2]),
    .I1(send_byte_cnt[3]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n397_s45.INIT=16'h6207;
  LUT4 n398_s49 (
    .F(n398_64),
    .I0(date_time_ascii[19]),
    .I1(n398_66),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[2]) 
);
defparam n398_s49.INIT=16'h03CE;
  LUT3 n398_s50 (
    .F(n398_65),
    .I0(n398_74),
    .I1(n398_68),
    .I2(n398_69) 
);
defparam n398_s50.INIT=8'h01;
  LUT4 n399_s49 (
    .F(n399_63),
    .I0(n399_66),
    .I1(n399_67),
    .I2(send_byte_cnt[2]),
    .I3(send_byte_cnt[1]) 
);
defparam n399_s49.INIT=16'h53C0;
  LUT4 n399_s50 (
    .F(n399_64),
    .I0(n399_68),
    .I1(n399_69),
    .I2(send_byte_cnt[3]),
    .I3(send_byte_cnt[2]) 
);
defparam n399_s50.INIT=16'h5F30;
  LUT3 n399_s51 (
    .F(n399_65),
    .I0(n399_70),
    .I1(send_byte_cnt[3]),
    .I2(send_byte_cnt[4]) 
);
defparam n399_s51.INIT=8'hE3;
  LUT3 n400_s51 (
    .F(n400_65),
    .I0(n400_67),
    .I1(n400_68),
    .I2(send_byte_cnt[2]) 
);
defparam n400_s51.INIT=8'h35;
  LUT4 n400_s52 (
    .F(n400_66),
    .I0(n400_69),
    .I1(n400_70),
    .I2(n400_71),
    .I3(send_byte_cnt[4]) 
);
defparam n400_s52.INIT=16'hF0EE;
  LUT4 n401_s49 (
    .F(n401_62),
    .I0(n401_65),
    .I1(n401_66),
    .I2(send_byte_cnt[2]),
    .I3(send_byte_cnt[3]) 
);
defparam n401_s49.INIT=16'h5300;
  LUT4 n401_s50 (
    .F(n401_63),
    .I0(n396_48),
    .I1(n367_7),
    .I2(date_time_ascii[88]),
    .I3(n401_67) 
);
defparam n401_s50.INIT=16'h007F;
  LUT4 n401_s51 (
    .F(n401_64),
    .I0(date_time_ascii[16]),
    .I1(send_byte_cnt[1]),
    .I2(n401_68),
    .I3(n396_48) 
);
defparam n401_s51.INIT=16'h2C00;
  LUT4 n368_s3 (
    .F(n368_7),
    .I0(n368_8),
    .I1(send_byte_cnt[0]),
    .I2(n368_9),
    .I3(date_time_change) 
);
defparam n368_s3.INIT=16'h007F;
  LUT2 n367_s3 (
    .F(n367_7),
    .I0(send_byte_cnt[0]),
    .I1(send_byte_cnt[1]) 
);
defparam n367_s3.INIT=4'h8;
  LUT4 n411_s2 (
    .F(n411_6),
    .I0(send_byte_cnt[4]),
    .I1(send_byte_cnt[2]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n411_s2.INIT=16'hDDD4;
  LUT4 n398_s51 (
    .F(n398_66),
    .I0(date_time_ascii[3]),
    .I1(date_time_ascii[11]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n398_s51.INIT=16'hAFC0;
  LUT4 n398_s53 (
    .F(n398_68),
    .I0(date_time_ascii[83]),
    .I1(n398_70),
    .I2(send_byte_cnt[1]),
    .I3(n368_9) 
);
defparam n398_s53.INIT=16'hCB00;
  LUT4 n398_s54 (
    .F(n398_69),
    .I0(n398_71),
    .I1(n398_72),
    .I2(send_byte_cnt[2]),
    .I3(send_byte_cnt[3]) 
);
defparam n398_s54.INIT=16'hC500;
  LUT3 n399_s52 (
    .F(n399_66),
    .I0(date_time_ascii[74]),
    .I1(date_time_ascii[66]),
    .I2(send_byte_cnt[0]) 
);
defparam n399_s52.INIT=8'h35;
  LUT4 n399_s53 (
    .F(n399_67),
    .I0(date_time_ascii[82]),
    .I1(date_time_ascii[90]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n399_s53.INIT=16'h3FFA;
  LUT4 n399_s54 (
    .F(n399_68),
    .I0(date_time_ascii[34]),
    .I1(date_time_ascii[26]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n399_s54.INIT=16'hCA00;
  LUT4 n399_s55 (
    .F(n399_69),
    .I0(date_time_ascii[50]),
    .I1(date_time_ascii[58]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n399_s55.INIT=16'h0ACF;
  LUT4 n399_s56 (
    .F(n399_70),
    .I0(date_time_ascii[18]),
    .I1(n399_71),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n399_s56.INIT=16'hC3F5;
  LUT4 n400_s53 (
    .F(n400_67),
    .I0(date_time_ascii[49]),
    .I1(date_time_ascii[57]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n400_s53.INIT=16'hF53F;
  LUT4 n400_s54 (
    .F(n400_68),
    .I0(date_time_ascii[33]),
    .I1(date_time_ascii[25]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n400_s54.INIT=16'h305F;
  LUT4 n400_s55 (
    .F(n400_69),
    .I0(send_byte_cnt[1]),
    .I1(date_time_ascii[81]),
    .I2(n400_72),
    .I3(n368_9) 
);
defparam n400_s55.INIT=16'hF100;
  LUT4 n400_s56 (
    .F(n400_70),
    .I0(date_time_ascii[89]),
    .I1(send_byte_cnt[1]),
    .I2(send_byte_cnt[0]),
    .I3(n396_48) 
);
defparam n400_s56.INIT=16'h4F00;
  LUT4 n400_s57 (
    .F(n400_71),
    .I0(date_time_ascii[17]),
    .I1(n400_73),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[2]) 
);
defparam n400_s57.INIT=16'h033E;
  LUT4 n401_s52 (
    .F(n401_65),
    .I0(send_byte_cnt[0]),
    .I1(date_time_ascii[24]),
    .I2(n401_69),
    .I3(send_byte_cnt[1]) 
);
defparam n401_s52.INIT=16'h77F0;
  LUT4 n401_s53 (
    .F(n401_66),
    .I0(date_time_ascii[56]),
    .I1(date_time_ascii[48]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n401_s53.INIT=16'hF350;
  LUT4 n401_s54 (
    .F(n401_67),
    .I0(send_byte_cnt[1]),
    .I1(date_time_ascii[80]),
    .I2(n401_70),
    .I3(n368_9) 
);
defparam n401_s54.INIT=16'h4F00;
  LUT4 n401_s55 (
    .F(n401_68),
    .I0(date_time_ascii[8]),
    .I1(date_time_ascii[0]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n401_s55.INIT=16'h305F;
  LUT3 n368_s4 (
    .F(n368_8),
    .I0(send_byte_cnt[1]),
    .I1(send_byte_cnt[4]),
    .I2(uart_tx_done) 
);
defparam n368_s4.INIT=8'h40;
  LUT2 n368_s5 (
    .F(n368_9),
    .I0(send_byte_cnt[3]),
    .I1(send_byte_cnt[2]) 
);
defparam n368_s5.INIT=4'h4;
  LUT4 n398_s55 (
    .F(n398_70),
    .I0(date_time_ascii[75]),
    .I1(date_time_ascii[67]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n398_s55.INIT=16'hC0AF;
  LUT4 n398_s56 (
    .F(n398_71),
    .I0(date_time_ascii[59]),
    .I1(date_time_ascii[51]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n398_s56.INIT=16'hF350;
  LUT4 n398_s57 (
    .F(n398_72),
    .I0(date_time_ascii[27]),
    .I1(date_time_ascii[35]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n398_s57.INIT=16'hAFC0;
  LUT3 n399_s57 (
    .F(n399_71),
    .I0(date_time_ascii[10]),
    .I1(date_time_ascii[2]),
    .I2(send_byte_cnt[0]) 
);
defparam n399_s57.INIT=8'h3A;
  LUT4 n400_s58 (
    .F(n400_72),
    .I0(date_time_ascii[65]),
    .I1(date_time_ascii[73]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n400_s58.INIT=16'h5F30;
  LUT4 n400_s59 (
    .F(n400_73),
    .I0(date_time_ascii[1]),
    .I1(date_time_ascii[9]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n400_s59.INIT=16'h5F30;
  LUT3 n401_s56 (
    .F(n401_69),
    .I0(date_time_ascii[40]),
    .I1(date_time_ascii[32]),
    .I2(send_byte_cnt[0]) 
);
defparam n401_s56.INIT=8'h35;
  LUT4 n401_s57 (
    .F(n401_70),
    .I0(date_time_ascii[72]),
    .I1(date_time_ascii[64]),
    .I2(send_byte_cnt[1]),
    .I3(send_byte_cnt[0]) 
);
defparam n401_s57.INIT=16'h305F;
  LUT4 n398_s58 (
    .F(n398_74),
    .I0(date_time_ascii[91]),
    .I1(n396_48),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n398_s58.INIT=16'h8000;
  LUT4 n365_s4 (
    .F(n365_9),
    .I0(send_byte_cnt[2]),
    .I1(send_byte_cnt[3]),
    .I2(send_byte_cnt[0]),
    .I3(send_byte_cnt[1]) 
);
defparam n365_s4.INIT=16'h8000;
  LUT4 n367_s4 (
    .F(n367_9),
    .I0(send_byte_cnt[2]),
    .I1(send_byte_cnt[0]),
    .I2(send_byte_cnt[1]),
    .I3(n368_7) 
);
defparam n367_s4.INIT=16'h6A00;
  LUT3 n374_s6 (
    .F(n374_11),
    .I0(send_byte_cnt[0]),
    .I1(date_time_change),
    .I2(uart_tx_done) 
);
defparam n374_s6.INIT=8'hDE;
  LUT2 send_byte_cnt_0_s4 (
    .F(send_byte_cnt_0_11),
    .I0(date_time_change),
    .I1(uart_tx_done) 
);
defparam send_byte_cnt_0_s4.INIT=4'hE;
  LUT4 n156_s1 (
    .F(n156_6),
    .I0(date_data[31]),
    .I1(date_time_d[47]),
    .I2(n152_3),
    .I3(read_done_Z) 
);
defparam n156_s1.INIT=16'hF600;
  DFFCE date_time_d_46_s0 (
    .Q(date_time_d[46]),
    .D(date_data[30]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_45_s0 (
    .Q(date_time_d[45]),
    .D(date_data[29]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_44_s0 (
    .Q(date_time_d[44]),
    .D(date_data[28]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_43_s0 (
    .Q(date_time_d[43]),
    .D(date_data[27]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_42_s0 (
    .Q(date_time_d[42]),
    .D(date_data[26]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_41_s0 (
    .Q(date_time_d[41]),
    .D(date_data[25]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_40_s0 (
    .Q(date_time_d[40]),
    .D(date_data[24]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_39_s0 (
    .Q(date_time_d[39]),
    .D(date_data[23]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_38_s0 (
    .Q(date_time_d[38]),
    .D(date_data[22]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_37_s0 (
    .Q(date_time_d[37]),
    .D(date_data[21]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_36_s0 (
    .Q(date_time_d[36]),
    .D(date_data[20]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_35_s0 (
    .Q(date_time_d[35]),
    .D(date_data[19]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_34_s0 (
    .Q(date_time_d[34]),
    .D(date_data[18]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_33_s0 (
    .Q(date_time_d[33]),
    .D(date_data[17]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_32_s0 (
    .Q(date_time_d[32]),
    .D(date_data[16]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_31_s0 (
    .Q(date_time_d[31]),
    .D(date_data[15]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_30_s0 (
    .Q(date_time_d[30]),
    .D(date_data[14]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_29_s0 (
    .Q(date_time_d[29]),
    .D(date_data[13]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_28_s0 (
    .Q(date_time_d[28]),
    .D(date_data[12]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_27_s0 (
    .Q(date_time_d[27]),
    .D(date_data[11]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_26_s0 (
    .Q(date_time_d[26]),
    .D(date_data[10]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_25_s0 (
    .Q(date_time_d[25]),
    .D(date_data[9]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_24_s0 (
    .Q(date_time_d[24]),
    .D(date_data[8]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_20_s0 (
    .Q(date_time_d[20]),
    .D(time_data[20]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_19_s0 (
    .Q(date_time_d[19]),
    .D(time_data[19]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_18_s0 (
    .Q(date_time_d[18]),
    .D(time_data[18]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_17_s0 (
    .Q(date_time_d[17]),
    .D(time_data[17]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_16_s0 (
    .Q(date_time_d[16]),
    .D(time_data[16]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_15_s0 (
    .Q(date_time_d[15]),
    .D(time_data[15]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_14_s0 (
    .Q(date_time_d[14]),
    .D(time_data[14]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_13_s0 (
    .Q(date_time_d[13]),
    .D(time_data[13]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_12_s0 (
    .Q(date_time_d[12]),
    .D(time_data[12]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_11_s0 (
    .Q(date_time_d[11]),
    .D(time_data[11]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_10_s0 (
    .Q(date_time_d[10]),
    .D(time_data[10]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_9_s0 (
    .Q(date_time_d[9]),
    .D(time_data[9]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_8_s0 (
    .Q(date_time_d[8]),
    .D(time_data[8]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_7_s0 (
    .Q(date_time_d[7]),
    .D(time_data[7]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_6_s0 (
    .Q(date_time_d[6]),
    .D(time_data[6]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_5_s0 (
    .Q(date_time_d[5]),
    .D(time_data[5]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_4_s0 (
    .Q(date_time_d[4]),
    .D(time_data[4]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_3_s0 (
    .Q(date_time_d[3]),
    .D(time_data[3]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_2_s0 (
    .Q(date_time_d[2]),
    .D(time_data[2]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_1_s0 (
    .Q(date_time_d[1]),
    .D(time_data[1]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_0_s0 (
    .Q(date_time_d[0]),
    .D(time_data[0]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFC date_time_change_s0 (
    .Q(date_time_change),
    .D(n156_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFE date_time_ascii_91_s0 (
    .Q(date_time_ascii[91]),
    .D(date_time_d[47]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_90_s0 (
    .Q(date_time_ascii[90]),
    .D(date_time_d[46]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_89_s0 (
    .Q(date_time_ascii[89]),
    .D(date_time_d[45]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_88_s0 (
    .Q(date_time_ascii[88]),
    .D(date_time_d[44]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_83_s0 (
    .Q(date_time_ascii[83]),
    .D(date_time_d[43]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_82_s0 (
    .Q(date_time_ascii[82]),
    .D(date_time_d[42]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_81_s0 (
    .Q(date_time_ascii[81]),
    .D(date_time_d[41]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_80_s0 (
    .Q(date_time_ascii[80]),
    .D(date_time_d[40]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_75_s0 (
    .Q(date_time_ascii[75]),
    .D(date_time_d[39]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_74_s0 (
    .Q(date_time_ascii[74]),
    .D(date_time_d[38]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_73_s0 (
    .Q(date_time_ascii[73]),
    .D(date_time_d[37]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_72_s0 (
    .Q(date_time_ascii[72]),
    .D(date_time_d[36]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_67_s0 (
    .Q(date_time_ascii[67]),
    .D(date_time_d[35]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_66_s0 (
    .Q(date_time_ascii[66]),
    .D(date_time_d[34]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_65_s0 (
    .Q(date_time_ascii[65]),
    .D(date_time_d[33]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_64_s0 (
    .Q(date_time_ascii[64]),
    .D(date_time_d[32]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_59_s0 (
    .Q(date_time_ascii[59]),
    .D(date_time_d[31]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_58_s0 (
    .Q(date_time_ascii[58]),
    .D(date_time_d[30]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_57_s0 (
    .Q(date_time_ascii[57]),
    .D(date_time_d[29]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_56_s0 (
    .Q(date_time_ascii[56]),
    .D(date_time_d[28]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_51_s0 (
    .Q(date_time_ascii[51]),
    .D(date_time_d[27]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_50_s0 (
    .Q(date_time_ascii[50]),
    .D(date_time_d[26]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_49_s0 (
    .Q(date_time_ascii[49]),
    .D(date_time_d[25]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_48_s0 (
    .Q(date_time_ascii[48]),
    .D(date_time_d[24]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_40_s0 (
    .Q(date_time_ascii[40]),
    .D(date_time_d[20]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_35_s0 (
    .Q(date_time_ascii[35]),
    .D(date_time_d[19]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_34_s0 (
    .Q(date_time_ascii[34]),
    .D(date_time_d[18]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_33_s0 (
    .Q(date_time_ascii[33]),
    .D(date_time_d[17]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_32_s0 (
    .Q(date_time_ascii[32]),
    .D(date_time_d[16]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_27_s0 (
    .Q(date_time_ascii[27]),
    .D(date_time_d[15]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_26_s0 (
    .Q(date_time_ascii[26]),
    .D(date_time_d[14]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_25_s0 (
    .Q(date_time_ascii[25]),
    .D(date_time_d[13]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_24_s0 (
    .Q(date_time_ascii[24]),
    .D(date_time_d[12]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_19_s0 (
    .Q(date_time_ascii[19]),
    .D(date_time_d[11]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_18_s0 (
    .Q(date_time_ascii[18]),
    .D(date_time_d[10]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_17_s0 (
    .Q(date_time_ascii[17]),
    .D(date_time_d[9]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_16_s0 (
    .Q(date_time_ascii[16]),
    .D(date_time_d[8]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_11_s0 (
    .Q(date_time_ascii[11]),
    .D(date_time_d[7]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_10_s0 (
    .Q(date_time_ascii[10]),
    .D(date_time_d[6]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_9_s0 (
    .Q(date_time_ascii[9]),
    .D(date_time_d[5]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_8_s0 (
    .Q(date_time_ascii[8]),
    .D(date_time_d[4]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_3_s0 (
    .Q(date_time_ascii[3]),
    .D(date_time_d[3]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_2_s0 (
    .Q(date_time_ascii[2]),
    .D(date_time_d[2]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_1_s0 (
    .Q(date_time_ascii[1]),
    .D(date_time_d[1]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFE date_time_ascii_0_s0 (
    .Q(date_time_ascii[0]),
    .D(date_time_d[0]),
    .CLK(clk),
    .CE(date_time_change) 
);
  DFFC send_en_s0 (
    .Q(send_en),
    .D(send_byte_cnt_0_11),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_5_s0 (
    .Q(uart_tx_data_Z[5]),
    .D(n396_47),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_4_s0 (
    .Q(uart_tx_data_Z[4]),
    .D(n397_56),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_3_s0 (
    .Q(uart_tx_data_Z[3]),
    .D(n398_63),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_2_s0 (
    .Q(uart_tx_data_Z[2]),
    .D(n399_62),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_1_s0 (
    .Q(uart_tx_data_Z[1]),
    .D(n400_64),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFCE uart_tx_data_0_s0 (
    .Q(uart_tx_data_Z[0]),
    .D(n401_61),
    .CLK(clk),
    .CE(send_en),
    .CLEAR(n64_8) 
);
  DFFC uart_tx_en_s0 (
    .Q(uart_tx_en_Z),
    .D(n411_5),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE date_time_d_47_s0 (
    .Q(date_time_d[47]),
    .D(date_data[31]),
    .CLK(clk),
    .CE(read_done_Z),
    .CLEAR(n64_8) 
);
  DFFCE send_byte_cnt_4_s1 (
    .Q(send_byte_cnt[4]),
    .D(n365_6),
    .CLK(clk),
    .CE(send_byte_cnt_0_11),
    .CLEAR(n64_8) 
);
defparam send_byte_cnt_4_s1.INIT=1'b0;
  DFFCE send_byte_cnt_3_s1 (
    .Q(send_byte_cnt[3]),
    .D(n366_6),
    .CLK(clk),
    .CE(send_byte_cnt_0_11),
    .CLEAR(n64_8) 
);
defparam send_byte_cnt_3_s1.INIT=1'b0;
  DFFCE send_byte_cnt_2_s1 (
    .Q(send_byte_cnt[2]),
    .D(n367_9),
    .CLK(clk),
    .CE(send_byte_cnt_0_11),
    .CLEAR(n64_8) 
);
defparam send_byte_cnt_2_s1.INIT=1'b0;
  DFFCE send_byte_cnt_1_s1 (
    .Q(send_byte_cnt[1]),
    .D(n368_6),
    .CLK(clk),
    .CE(send_byte_cnt_0_11),
    .CLEAR(n64_8) 
);
defparam send_byte_cnt_1_s1.INIT=1'b0;
  DFFC send_byte_cnt_0_s3 (
    .Q(send_byte_cnt[0]),
    .D(n374_11),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam send_byte_cnt_0_s3.INIT=1'b0;
  ALU n106_s0 (
    .SUM(n106_1_SUM),
    .COUT(n106_3),
    .I0(time_data[0]),
    .I1(date_time_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n106_s0.ALU_MODE=3;
  ALU n107_s0 (
    .SUM(n107_1_SUM),
    .COUT(n107_3),
    .I0(time_data[1]),
    .I1(date_time_d[1]),
    .I3(GND),
    .CIN(n106_3) 
);
defparam n107_s0.ALU_MODE=3;
  ALU n108_s0 (
    .SUM(n108_1_SUM),
    .COUT(n108_3),
    .I0(time_data[2]),
    .I1(date_time_d[2]),
    .I3(GND),
    .CIN(n107_3) 
);
defparam n108_s0.ALU_MODE=3;
  ALU n109_s0 (
    .SUM(n109_1_SUM),
    .COUT(n109_3),
    .I0(time_data[3]),
    .I1(date_time_d[3]),
    .I3(GND),
    .CIN(n108_3) 
);
defparam n109_s0.ALU_MODE=3;
  ALU n110_s0 (
    .SUM(n110_1_SUM),
    .COUT(n110_3),
    .I0(time_data[4]),
    .I1(date_time_d[4]),
    .I3(GND),
    .CIN(n109_3) 
);
defparam n110_s0.ALU_MODE=3;
  ALU n111_s0 (
    .SUM(n111_1_SUM),
    .COUT(n111_3),
    .I0(time_data[5]),
    .I1(date_time_d[5]),
    .I3(GND),
    .CIN(n110_3) 
);
defparam n111_s0.ALU_MODE=3;
  ALU n112_s0 (
    .SUM(n112_1_SUM),
    .COUT(n112_3),
    .I0(time_data[6]),
    .I1(date_time_d[6]),
    .I3(GND),
    .CIN(n111_3) 
);
defparam n112_s0.ALU_MODE=3;
  ALU n113_s0 (
    .SUM(n113_1_SUM),
    .COUT(n113_3),
    .I0(time_data[7]),
    .I1(date_time_d[7]),
    .I3(GND),
    .CIN(n112_3) 
);
defparam n113_s0.ALU_MODE=3;
  ALU n114_s0 (
    .SUM(n114_1_SUM),
    .COUT(n114_3),
    .I0(time_data[8]),
    .I1(date_time_d[8]),
    .I3(GND),
    .CIN(n113_3) 
);
defparam n114_s0.ALU_MODE=3;
  ALU n115_s0 (
    .SUM(n115_1_SUM),
    .COUT(n115_3),
    .I0(time_data[9]),
    .I1(date_time_d[9]),
    .I3(GND),
    .CIN(n114_3) 
);
defparam n115_s0.ALU_MODE=3;
  ALU n116_s0 (
    .SUM(n116_1_SUM),
    .COUT(n116_3),
    .I0(time_data[10]),
    .I1(date_time_d[10]),
    .I3(GND),
    .CIN(n115_3) 
);
defparam n116_s0.ALU_MODE=3;
  ALU n117_s0 (
    .SUM(n117_1_SUM),
    .COUT(n117_3),
    .I0(time_data[11]),
    .I1(date_time_d[11]),
    .I3(GND),
    .CIN(n116_3) 
);
defparam n117_s0.ALU_MODE=3;
  ALU n118_s0 (
    .SUM(n118_1_SUM),
    .COUT(n118_3),
    .I0(time_data[12]),
    .I1(date_time_d[12]),
    .I3(GND),
    .CIN(n117_3) 
);
defparam n118_s0.ALU_MODE=3;
  ALU n119_s0 (
    .SUM(n119_1_SUM),
    .COUT(n119_3),
    .I0(time_data[13]),
    .I1(date_time_d[13]),
    .I3(GND),
    .CIN(n118_3) 
);
defparam n119_s0.ALU_MODE=3;
  ALU n120_s0 (
    .SUM(n120_1_SUM),
    .COUT(n120_3),
    .I0(time_data[14]),
    .I1(date_time_d[14]),
    .I3(GND),
    .CIN(n119_3) 
);
defparam n120_s0.ALU_MODE=3;
  ALU n121_s0 (
    .SUM(n121_1_SUM),
    .COUT(n121_3),
    .I0(time_data[15]),
    .I1(date_time_d[15]),
    .I3(GND),
    .CIN(n120_3) 
);
defparam n121_s0.ALU_MODE=3;
  ALU n122_s0 (
    .SUM(n122_1_SUM),
    .COUT(n122_3),
    .I0(time_data[16]),
    .I1(date_time_d[16]),
    .I3(GND),
    .CIN(n121_3) 
);
defparam n122_s0.ALU_MODE=3;
  ALU n123_s0 (
    .SUM(n123_1_SUM),
    .COUT(n123_3),
    .I0(time_data[17]),
    .I1(date_time_d[17]),
    .I3(GND),
    .CIN(n122_3) 
);
defparam n123_s0.ALU_MODE=3;
  ALU n124_s0 (
    .SUM(n124_1_SUM),
    .COUT(n124_3),
    .I0(time_data[18]),
    .I1(date_time_d[18]),
    .I3(GND),
    .CIN(n123_3) 
);
defparam n124_s0.ALU_MODE=3;
  ALU n125_s0 (
    .SUM(n125_1_SUM),
    .COUT(n125_3),
    .I0(time_data[19]),
    .I1(date_time_d[19]),
    .I3(GND),
    .CIN(n124_3) 
);
defparam n125_s0.ALU_MODE=3;
  ALU n126_s0 (
    .SUM(n126_1_SUM),
    .COUT(n126_3),
    .I0(time_data[20]),
    .I1(date_time_d[20]),
    .I3(GND),
    .CIN(n125_3) 
);
defparam n126_s0.ALU_MODE=3;
  ALU n130_s0 (
    .SUM(n130_1_SUM),
    .COUT(n130_3),
    .I0(date_data[8]),
    .I1(date_time_d[24]),
    .I3(GND),
    .CIN(n126_3) 
);
defparam n130_s0.ALU_MODE=3;
  ALU n131_s0 (
    .SUM(n131_1_SUM),
    .COUT(n131_3),
    .I0(date_data[9]),
    .I1(date_time_d[25]),
    .I3(GND),
    .CIN(n130_3) 
);
defparam n131_s0.ALU_MODE=3;
  ALU n132_s0 (
    .SUM(n132_1_SUM),
    .COUT(n132_3),
    .I0(date_data[10]),
    .I1(date_time_d[26]),
    .I3(GND),
    .CIN(n131_3) 
);
defparam n132_s0.ALU_MODE=3;
  ALU n133_s0 (
    .SUM(n133_1_SUM),
    .COUT(n133_3),
    .I0(date_data[11]),
    .I1(date_time_d[27]),
    .I3(GND),
    .CIN(n132_3) 
);
defparam n133_s0.ALU_MODE=3;
  ALU n134_s0 (
    .SUM(n134_1_SUM),
    .COUT(n134_3),
    .I0(date_data[12]),
    .I1(date_time_d[28]),
    .I3(GND),
    .CIN(n133_3) 
);
defparam n134_s0.ALU_MODE=3;
  ALU n135_s0 (
    .SUM(n135_1_SUM),
    .COUT(n135_3),
    .I0(date_data[13]),
    .I1(date_time_d[29]),
    .I3(GND),
    .CIN(n134_3) 
);
defparam n135_s0.ALU_MODE=3;
  ALU n136_s0 (
    .SUM(n136_1_SUM),
    .COUT(n136_3),
    .I0(date_data[14]),
    .I1(date_time_d[30]),
    .I3(GND),
    .CIN(n135_3) 
);
defparam n136_s0.ALU_MODE=3;
  ALU n137_s0 (
    .SUM(n137_1_SUM),
    .COUT(n137_3),
    .I0(date_data[15]),
    .I1(date_time_d[31]),
    .I3(GND),
    .CIN(n136_3) 
);
defparam n137_s0.ALU_MODE=3;
  ALU n138_s0 (
    .SUM(n138_1_SUM),
    .COUT(n138_3),
    .I0(date_data[16]),
    .I1(date_time_d[32]),
    .I3(GND),
    .CIN(n137_3) 
);
defparam n138_s0.ALU_MODE=3;
  ALU n139_s0 (
    .SUM(n139_1_SUM),
    .COUT(n139_3),
    .I0(date_data[17]),
    .I1(date_time_d[33]),
    .I3(GND),
    .CIN(n138_3) 
);
defparam n139_s0.ALU_MODE=3;
  ALU n140_s0 (
    .SUM(n140_1_SUM),
    .COUT(n140_3),
    .I0(date_data[18]),
    .I1(date_time_d[34]),
    .I3(GND),
    .CIN(n139_3) 
);
defparam n140_s0.ALU_MODE=3;
  ALU n141_s0 (
    .SUM(n141_1_SUM),
    .COUT(n141_3),
    .I0(date_data[19]),
    .I1(date_time_d[35]),
    .I3(GND),
    .CIN(n140_3) 
);
defparam n141_s0.ALU_MODE=3;
  ALU n142_s0 (
    .SUM(n142_1_SUM),
    .COUT(n142_3),
    .I0(date_data[20]),
    .I1(date_time_d[36]),
    .I3(GND),
    .CIN(n141_3) 
);
defparam n142_s0.ALU_MODE=3;
  ALU n143_s0 (
    .SUM(n143_1_SUM),
    .COUT(n143_3),
    .I0(date_data[21]),
    .I1(date_time_d[37]),
    .I3(GND),
    .CIN(n142_3) 
);
defparam n143_s0.ALU_MODE=3;
  ALU n144_s0 (
    .SUM(n144_1_SUM),
    .COUT(n144_3),
    .I0(date_data[22]),
    .I1(date_time_d[38]),
    .I3(GND),
    .CIN(n143_3) 
);
defparam n144_s0.ALU_MODE=3;
  ALU n145_s0 (
    .SUM(n145_1_SUM),
    .COUT(n145_3),
    .I0(date_data[23]),
    .I1(date_time_d[39]),
    .I3(GND),
    .CIN(n144_3) 
);
defparam n145_s0.ALU_MODE=3;
  ALU n146_s0 (
    .SUM(n146_1_SUM),
    .COUT(n146_3),
    .I0(date_data[24]),
    .I1(date_time_d[40]),
    .I3(GND),
    .CIN(n145_3) 
);
defparam n146_s0.ALU_MODE=3;
  ALU n147_s0 (
    .SUM(n147_1_SUM),
    .COUT(n147_3),
    .I0(date_data[25]),
    .I1(date_time_d[41]),
    .I3(GND),
    .CIN(n146_3) 
);
defparam n147_s0.ALU_MODE=3;
  ALU n148_s0 (
    .SUM(n148_1_SUM),
    .COUT(n148_3),
    .I0(date_data[26]),
    .I1(date_time_d[42]),
    .I3(GND),
    .CIN(n147_3) 
);
defparam n148_s0.ALU_MODE=3;
  ALU n149_s0 (
    .SUM(n149_1_SUM),
    .COUT(n149_3),
    .I0(date_data[27]),
    .I1(date_time_d[43]),
    .I3(GND),
    .CIN(n148_3) 
);
defparam n149_s0.ALU_MODE=3;
  ALU n150_s0 (
    .SUM(n150_1_SUM),
    .COUT(n150_3),
    .I0(date_data[28]),
    .I1(date_time_d[44]),
    .I3(GND),
    .CIN(n149_3) 
);
defparam n150_s0.ALU_MODE=3;
  ALU n151_s0 (
    .SUM(n151_1_SUM),
    .COUT(n151_3),
    .I0(date_data[29]),
    .I1(date_time_d[45]),
    .I3(GND),
    .CIN(n150_3) 
);
defparam n151_s0.ALU_MODE=3;
  ALU n152_s0 (
    .SUM(n152_1_SUM),
    .COUT(n152_3),
    .I0(date_data[30]),
    .I1(date_time_d[46]),
    .I3(GND),
    .CIN(n151_3) 
);
defparam n152_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* time_send */
module uart_byte_tx (
  clk,
  n64_8,
  uart_tx_en_Z,
  uart_tx_data_Z,
  uart_tx_done,
  uart_tx
)
;
input clk;
input n64_8;
input uart_tx_en_Z;
input [5:0] uart_tx_data_Z;
output uart_tx_done;
output uart_tx;
wire n192_26;
wire n192_27;
wire n125_4;
wire n192_35;
wire n192_37;
wire uart_state_8;
wire n103_7;
wire n102_6;
wire n100_6;
wire n99_6;
wire n98_6;
wire n97_6;
wire n96_6;
wire n95_6;
wire n94_6;
wire n93_6;
wire n92_6;
wire n91_6;
wire n90_6;
wire n89_6;
wire n88_6;
wire n192_39;
wire n192_41;
wire n125_5;
wire n125_6;
wire n125_7;
wire n125_8;
wire n101_7;
wire n100_7;
wire n99_7;
wire n97_7;
wire n96_7;
wire n94_7;
wire n92_7;
wire n91_7;
wire n89_7;
wire n88_7;
wire n100_8;
wire n91_8;
wire n91_9;
wire n100_9;
wire n100_10;
wire n101_9;
wire n139_8;
wire n140_8;
wire n133_7;
wire n141_9;
wire bps_cnt_3_11;
wire n142_10;
wire bps_clk;
wire uart_state;
wire n192_29;
wire n192_33;
wire [15:0] div_cnt;
wire [5:0] data_reg;
wire [3:0] bps_cnt;
wire VCC;
wire GND;
  LUT3 n192_s31 (
    .F(n192_26),
    .I0(data_reg[2]),
    .I1(data_reg[3]),
    .I2(bps_cnt[0]) 
);
defparam n192_s31.INIT=8'hCA;
  LUT3 n192_s32 (
    .F(n192_27),
    .I0(data_reg[4]),
    .I1(data_reg[5]),
    .I2(bps_cnt[0]) 
);
defparam n192_s32.INIT=8'hCA;
  LUT4 n125_s1 (
    .F(n125_4),
    .I0(n125_5),
    .I1(n125_6),
    .I2(n125_7),
    .I3(n125_8) 
);
defparam n125_s1.INIT=16'h8000;
  LUT3 n192_s34 (
    .F(n192_35),
    .I0(data_reg[0]),
    .I1(data_reg[1]),
    .I2(bps_cnt[0]) 
);
defparam n192_s34.INIT=8'hCA;
  LUT4 n192_s28 (
    .F(n192_37),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[1]),
    .I2(n192_33),
    .I3(bps_cnt[3]) 
);
defparam n192_s28.INIT=16'hEEF0;
  LUT2 uart_state_s3 (
    .F(uart_state_8),
    .I0(uart_tx_en_Z),
    .I1(n133_7) 
);
defparam uart_state_s3.INIT=4'hE;
  LUT2 n103_s3 (
    .F(n103_7),
    .I0(div_cnt[0]),
    .I1(uart_state) 
);
defparam n103_s3.INIT=4'h4;
  LUT3 n102_s2 (
    .F(n102_6),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(uart_state) 
);
defparam n102_s2.INIT=8'h60;
  LUT4 n100_s2 (
    .F(n100_6),
    .I0(div_cnt[2]),
    .I1(n101_7),
    .I2(div_cnt[3]),
    .I3(n100_7) 
);
defparam n100_s2.INIT=16'h7800;
  LUT3 n99_s2 (
    .F(n99_6),
    .I0(div_cnt[4]),
    .I1(n99_7),
    .I2(n100_7) 
);
defparam n99_s2.INIT=8'h60;
  LUT4 n98_s2 (
    .F(n98_6),
    .I0(div_cnt[4]),
    .I1(n99_7),
    .I2(div_cnt[5]),
    .I3(n100_7) 
);
defparam n98_s2.INIT=16'h7800;
  LUT3 n97_s2 (
    .F(n97_6),
    .I0(n97_7),
    .I1(div_cnt[6]),
    .I2(n100_7) 
);
defparam n97_s2.INIT=8'h60;
  LUT3 n96_s2 (
    .F(n96_6),
    .I0(div_cnt[7]),
    .I1(n96_7),
    .I2(n100_7) 
);
defparam n96_s2.INIT=8'h60;
  LUT4 n95_s2 (
    .F(n95_6),
    .I0(div_cnt[7]),
    .I1(n96_7),
    .I2(div_cnt[8]),
    .I3(n100_7) 
);
defparam n95_s2.INIT=16'h7800;
  LUT3 n94_s2 (
    .F(n94_6),
    .I0(div_cnt[9]),
    .I1(n94_7),
    .I2(n100_7) 
);
defparam n94_s2.INIT=8'h60;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(div_cnt[9]),
    .I1(n94_7),
    .I2(div_cnt[10]),
    .I3(n100_7) 
);
defparam n93_s2.INIT=16'h7800;
  LUT4 n92_s2 (
    .F(n92_6),
    .I0(n92_7),
    .I1(div_cnt[7]),
    .I2(div_cnt[11]),
    .I3(n100_7) 
);
defparam n92_s2.INIT=16'h7800;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(div_cnt[12]),
    .I1(n91_7),
    .I2(n100_7) 
);
defparam n91_s2.INIT=8'h60;
  LUT4 n90_s2 (
    .F(n90_6),
    .I0(div_cnt[12]),
    .I1(n91_7),
    .I2(div_cnt[13]),
    .I3(n100_7) 
);
defparam n90_s2.INIT=16'h7800;
  LUT3 n89_s2 (
    .F(n89_6),
    .I0(n89_7),
    .I1(div_cnt[14]),
    .I2(n100_7) 
);
defparam n89_s2.INIT=8'h60;
  LUT3 n88_s2 (
    .F(n88_6),
    .I0(n88_7),
    .I1(div_cnt[15]),
    .I2(uart_state) 
);
defparam n88_s2.INIT=8'h60;
  LUT3 n192_s33 (
    .F(n192_39),
    .I0(n192_29),
    .I1(bps_cnt[0]),
    .I2(bps_cnt[2]) 
);
defparam n192_s33.INIT=8'hA3;
  LUT2 n192_s30 (
    .F(n192_41),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[1]) 
);
defparam n192_s30.INIT=4'h4;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(div_cnt[6]),
    .I1(div_cnt[9]),
    .I2(div_cnt[10]),
    .I3(div_cnt[12]) 
);
defparam n125_s2.INIT=16'h0001;
  LUT4 n125_s3 (
    .F(n125_6),
    .I0(div_cnt[1]),
    .I1(div_cnt[11]),
    .I2(div_cnt[13]),
    .I3(div_cnt[0]) 
);
defparam n125_s3.INIT=16'h0100;
  LUT4 n125_s4 (
    .F(n125_7),
    .I0(div_cnt[7]),
    .I1(div_cnt[8]),
    .I2(div_cnt[14]),
    .I3(div_cnt[15]) 
);
defparam n125_s4.INIT=16'h0001;
  LUT4 n125_s5 (
    .F(n125_8),
    .I0(div_cnt[2]),
    .I1(div_cnt[3]),
    .I2(div_cnt[4]),
    .I3(div_cnt[5]) 
);
defparam n125_s5.INIT=16'h0001;
  LUT2 n101_s3 (
    .F(n101_7),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]) 
);
defparam n101_s3.INIT=4'h8;
  LUT4 n100_s3 (
    .F(n100_7),
    .I0(div_cnt[3]),
    .I1(n101_7),
    .I2(n100_8),
    .I3(uart_state) 
);
defparam n100_s3.INIT=16'hBF00;
  LUT4 n99_s3 (
    .F(n99_7),
    .I0(div_cnt[0]),
    .I1(div_cnt[1]),
    .I2(div_cnt[2]),
    .I3(div_cnt[3]) 
);
defparam n99_s3.INIT=16'h8000;
  LUT3 n97_s3 (
    .F(n97_7),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(n99_7) 
);
defparam n97_s3.INIT=8'h80;
  LUT4 n96_s3 (
    .F(n96_7),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(div_cnt[6]),
    .I3(n99_7) 
);
defparam n96_s3.INIT=16'h8000;
  LUT3 n94_s3 (
    .F(n94_7),
    .I0(div_cnt[7]),
    .I1(div_cnt[8]),
    .I2(n96_7) 
);
defparam n94_s3.INIT=8'h80;
  LUT4 n92_s3 (
    .F(n92_7),
    .I0(div_cnt[8]),
    .I1(div_cnt[9]),
    .I2(div_cnt[10]),
    .I3(n96_7) 
);
defparam n92_s3.INIT=16'h8000;
  LUT4 n91_s3 (
    .F(n91_7),
    .I0(n91_8),
    .I1(div_cnt[8]),
    .I2(n99_7),
    .I3(n91_9) 
);
defparam n91_s3.INIT=16'h8000;
  LUT3 n89_s3 (
    .F(n89_7),
    .I0(div_cnt[12]),
    .I1(div_cnt[13]),
    .I2(n91_7) 
);
defparam n89_s3.INIT=8'h80;
  LUT4 n88_s3 (
    .F(n88_7),
    .I0(div_cnt[12]),
    .I1(div_cnt[13]),
    .I2(div_cnt[14]),
    .I3(n91_7) 
);
defparam n88_s3.INIT=16'h8000;
  LUT4 n100_s4 (
    .F(n100_8),
    .I0(n100_9),
    .I1(div_cnt[2]),
    .I2(n125_7),
    .I3(n100_10) 
);
defparam n100_s4.INIT=16'h8000;
  LUT3 n91_s4 (
    .F(n91_8),
    .I0(div_cnt[9]),
    .I1(div_cnt[10]),
    .I2(div_cnt[11]) 
);
defparam n91_s4.INIT=8'h80;
  LUT4 n91_s5 (
    .F(n91_9),
    .I0(div_cnt[4]),
    .I1(div_cnt[5]),
    .I2(div_cnt[6]),
    .I3(div_cnt[7]) 
);
defparam n91_s5.INIT=16'h8000;
  LUT4 n100_s5 (
    .F(n100_9),
    .I0(div_cnt[9]),
    .I1(div_cnt[6]),
    .I2(div_cnt[10]),
    .I3(div_cnt[12]) 
);
defparam n100_s5.INIT=16'h4000;
  LUT4 n100_s6 (
    .F(n100_10),
    .I0(div_cnt[5]),
    .I1(div_cnt[11]),
    .I2(div_cnt[13]),
    .I3(div_cnt[4]) 
);
defparam n100_s6.INIT=16'h0100;
  LUT4 n101_s4 (
    .F(n101_9),
    .I0(div_cnt[2]),
    .I1(div_cnt[0]),
    .I2(div_cnt[1]),
    .I3(uart_state) 
);
defparam n101_s4.INIT=16'h6A00;
  LUT4 n139_s3 (
    .F(n139_8),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[3]),
    .I2(bps_cnt[0]),
    .I3(bps_cnt[1]) 
);
defparam n139_s3.INIT=16'h2CCC;
  LUT4 n140_s3 (
    .F(n140_8),
    .I0(bps_cnt[3]),
    .I1(bps_cnt[2]),
    .I2(bps_cnt[0]),
    .I3(bps_cnt[1]) 
);
defparam n140_s3.INIT=16'h1CCC;
  LUT4 n133_s3 (
    .F(n133_7),
    .I0(bps_cnt[2]),
    .I1(bps_cnt[3]),
    .I2(bps_cnt[0]),
    .I3(bps_cnt[1]) 
);
defparam n133_s3.INIT=16'h4000;
  LUT4 n141_s4 (
    .F(n141_9),
    .I0(bps_cnt[1]),
    .I1(bps_cnt[0]),
    .I2(bps_clk),
    .I3(n133_7) 
);
defparam n141_s4.INIT=16'h666A;
  LUT2 bps_cnt_3_s4 (
    .F(bps_cnt_3_11),
    .I0(bps_clk),
    .I1(n133_7) 
);
defparam bps_cnt_3_s4.INIT=4'hE;
  LUT3 n142_s5 (
    .F(n142_10),
    .I0(bps_cnt[0]),
    .I1(bps_clk),
    .I2(n133_7) 
);
defparam n142_s5.INIT=8'h56;
  DFFC div_cnt_15_s0 (
    .Q(div_cnt[15]),
    .D(n88_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_14_s0 (
    .Q(div_cnt[14]),
    .D(n89_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_13_s0 (
    .Q(div_cnt[13]),
    .D(n90_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_12_s0 (
    .Q(div_cnt[12]),
    .D(n91_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_11_s0 (
    .Q(div_cnt[11]),
    .D(n92_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_10_s0 (
    .Q(div_cnt[10]),
    .D(n93_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_9_s0 (
    .Q(div_cnt[9]),
    .D(n94_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_8_s0 (
    .Q(div_cnt[8]),
    .D(n95_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_7_s0 (
    .Q(div_cnt[7]),
    .D(n96_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_6_s0 (
    .Q(div_cnt[6]),
    .D(n97_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_5_s0 (
    .Q(div_cnt[5]),
    .D(n98_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_4_s0 (
    .Q(div_cnt[4]),
    .D(n99_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_3_s0 (
    .Q(div_cnt[3]),
    .D(n100_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_2_s0 (
    .Q(div_cnt[2]),
    .D(n101_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_1_s0 (
    .Q(div_cnt[1]),
    .D(n102_6),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC div_cnt_0_s0 (
    .Q(div_cnt[0]),
    .D(n103_7),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC bps_clk_s0 (
    .Q(bps_clk),
    .D(n125_4),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFC tx_done_s0 (
    .Q(uart_tx_done),
    .D(n133_7),
    .CLK(clk),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_5_s0 (
    .Q(data_reg[5]),
    .D(uart_tx_data_Z[5]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_4_s0 (
    .Q(data_reg[4]),
    .D(uart_tx_data_Z[4]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_3_s0 (
    .Q(data_reg[3]),
    .D(uart_tx_data_Z[3]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_2_s0 (
    .Q(data_reg[2]),
    .D(uart_tx_data_Z[2]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_1_s0 (
    .Q(data_reg[1]),
    .D(uart_tx_data_Z[1]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFCE data_reg_0_s0 (
    .Q(data_reg[0]),
    .D(uart_tx_data_Z[0]),
    .CLK(clk),
    .CE(uart_tx_en_Z),
    .CLEAR(n64_8) 
);
  DFFP uart_tx_s0 (
    .Q(uart_tx),
    .D(n192_37),
    .CLK(clk),
    .PRESET(n64_8) 
);
  DFFCE bps_cnt_3_s1 (
    .Q(bps_cnt[3]),
    .D(n139_8),
    .CLK(clk),
    .CE(bps_cnt_3_11),
    .CLEAR(n64_8) 
);
defparam bps_cnt_3_s1.INIT=1'b0;
  DFFCE bps_cnt_2_s1 (
    .Q(bps_cnt[2]),
    .D(n140_8),
    .CLK(clk),
    .CE(bps_cnt_3_11),
    .CLEAR(n64_8) 
);
defparam bps_cnt_2_s1.INIT=1'b0;
  DFFCE uart_state_s1 (
    .Q(uart_state),
    .D(uart_tx_en_Z),
    .CLK(clk),
    .CE(uart_state_8),
    .CLEAR(n64_8) 
);
defparam uart_state_s1.INIT=1'b0;
  DFFC bps_cnt_1_s3 (
    .Q(bps_cnt[1]),
    .D(n141_9),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam bps_cnt_1_s3.INIT=1'b0;
  DFFC bps_cnt_0_s3 (
    .Q(bps_cnt[0]),
    .D(n142_10),
    .CLK(clk),
    .CLEAR(n64_8) 
);
defparam bps_cnt_0_s3.INIT=1'b0;
  MUX2_LUT5 n192_s22 (
    .O(n192_29),
    .I0(n192_26),
    .I1(n192_27),
    .S0(bps_cnt[1]) 
);
  MUX2_LUT5 n192_s26 (
    .O(n192_33),
    .I0(n192_39),
    .I1(n192_35),
    .S0(n192_41) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_byte_tx */
module time_send_uart (
  clk,
  read_done_Z,
  n64_8,
  date_data,
  time_data,
  uart_tx
)
;
input clk;
input read_done_Z;
input n64_8;
input [31:8] date_data;
input [20:0] time_data;
output uart_tx;
wire uart_tx_en_Z;
wire uart_tx_done;
wire [5:0] uart_tx_data_Z;
wire VCC;
wire GND;
  time_send u_time_send (
    .clk(clk),
    .read_done_Z(read_done_Z),
    .n64_8(n64_8),
    .uart_tx_done(uart_tx_done),
    .date_data(date_data[31:8]),
    .time_data(time_data[20:0]),
    .uart_tx_en_Z(uart_tx_en_Z),
    .uart_tx_data_Z(uart_tx_data_Z[5:0])
);
  uart_byte_tx u_uart_byte_tx (
    .clk(clk),
    .n64_8(n64_8),
    .uart_tx_en_Z(uart_tx_en_Z),
    .uart_tx_data_Z(uart_tx_data_Z[5:0]),
    .uart_tx_done(uart_tx_done),
    .uart_tx(uart_tx)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* time_send_uart */
module clk_divider (
  n35_4,
  clk,
  n64_8,
  n36_4,
  n37_4,
  div_clk
)
;
input n35_4;
input clk;
input n64_8;
input n36_4;
input n37_4;
output [3:0] div_clk;
wire n38_6;
wire VCC;
wire GND;
  DFFR out_3_s0 (
    .Q(div_clk[3]),
    .D(n35_4),
    .CLK(clk),
    .RESET(n64_8) 
);
defparam out_3_s0.INIT=1'b0;
  DFFR out_2_s0 (
    .Q(div_clk[2]),
    .D(n36_4),
    .CLK(clk),
    .RESET(n64_8) 
);
defparam out_2_s0.INIT=1'b0;
  DFFR out_1_s0 (
    .Q(div_clk[1]),
    .D(n37_4),
    .CLK(clk),
    .RESET(n64_8) 
);
defparam out_1_s0.INIT=1'b0;
  DFFR out_0_s0 (
    .Q(div_clk[0]),
    .D(n38_6),
    .CLK(clk),
    .RESET(n64_8) 
);
defparam out_0_s0.INIT=1'b0;
  INV n38_s2 (
    .O(n38_6),
    .I(div_clk[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clk_divider */
module pulse_gen (
  n65_5,
  n64_8,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  n80_6,
  seq_cntr_0,
  hour_pwm_d_4,
  seq_cntr_0_5,
  n74_6,
  seq_cntr_0_6,
  div_clk,
  time_data,
  rst_cnt,
  seq_cntr_0_d1,
  sd_pwm,
  seq_cntr_0_4,
  seq_cntr
)
;
input n65_5;
input n64_8;
input n66_5;
input n67_5;
input n68_5;
input n69_5;
input n70_5;
input n71_5;
input n72_5;
input n73_5;
input n74_5;
input n75_5;
input n76_5;
input n77_5;
input n78_5;
input n79_5;
input n80_6;
input seq_cntr_0;
input hour_pwm_d_4;
input seq_cntr_0_5;
input n74_6;
input seq_cntr_0_6;
input [3:3] div_clk;
input [7:0] time_data;
input [8:8] rst_cnt;
output seq_cntr_0_d1;
output sd_pwm;
output seq_cntr_0_4;
output [15:0] seq_cntr;
wire n165_34_SUM;
wire n165_38;
wire n165_35_SUM;
wire n165_40;
wire n165_36_SUM;
wire n165_42;
wire n165_37_SUM;
wire n165_44;
wire n165_38_SUM;
wire n165_46;
wire n165_39_SUM;
wire n165_48;
wire n165_40_SUM;
wire n165_50;
wire n165_41_SUM;
wire n165_52;
wire n165_42_SUM;
wire n165_54;
wire n165_43_SUM;
wire n165_56;
wire n165_44_SUM;
wire n165_58;
wire n165_45_SUM;
wire n165_60;
wire n165_46_SUM;
wire n165_62;
wire n165_47_SUM;
wire n165_64;
wire n165_48_SUM;
wire n165_66;
wire [14:0] cntr_low_buf;
wire [31:14] DO;
wire VCC;
wire GND;
  LUT4 sd_pwm_d_s (
    .F(sd_pwm),
    .I0(hour_pwm_d_4),
    .I1(n165_66),
    .I2(seq_cntr[15]),
    .I3(rst_cnt[8]) 
);
defparam sd_pwm_d_s.INIT=16'hF400;
  LUT4 seq_cntr_0_s1 (
    .F(seq_cntr_0_4),
    .I0(seq_cntr[4]),
    .I1(seq_cntr_0_5),
    .I2(n74_6),
    .I3(seq_cntr_0_6) 
);
defparam seq_cntr_0_s1.INIT=16'h4000;
  DFFR seq_cntr_15_s0 (
    .Q(seq_cntr[15]),
    .D(n65_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_15_s0.INIT=1'b0;
  DFFR seq_cntr_14_s0 (
    .Q(seq_cntr[14]),
    .D(n66_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_14_s0.INIT=1'b0;
  DFFR seq_cntr_13_s0 (
    .Q(seq_cntr[13]),
    .D(n67_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_13_s0.INIT=1'b0;
  DFFR seq_cntr_12_s0 (
    .Q(seq_cntr[12]),
    .D(n68_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_12_s0.INIT=1'b0;
  DFFR seq_cntr_11_s0 (
    .Q(seq_cntr[11]),
    .D(n69_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_11_s0.INIT=1'b0;
  DFFR seq_cntr_10_s0 (
    .Q(seq_cntr[10]),
    .D(n70_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_10_s0.INIT=1'b0;
  DFFR seq_cntr_9_s0 (
    .Q(seq_cntr[9]),
    .D(n71_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_9_s0.INIT=1'b0;
  DFFR seq_cntr_8_s0 (
    .Q(seq_cntr[8]),
    .D(n72_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_8_s0.INIT=1'b0;
  DFFR seq_cntr_7_s0 (
    .Q(seq_cntr[7]),
    .D(n73_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_7_s0.INIT=1'b0;
  DFFR seq_cntr_6_s0 (
    .Q(seq_cntr[6]),
    .D(n74_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_6_s0.INIT=1'b0;
  DFFR seq_cntr_5_s0 (
    .Q(seq_cntr[5]),
    .D(n75_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_5_s0.INIT=1'b0;
  DFFR seq_cntr_4_s0 (
    .Q(seq_cntr[4]),
    .D(n76_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_4_s0.INIT=1'b0;
  DFFR seq_cntr_3_s0 (
    .Q(seq_cntr[3]),
    .D(n77_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_3_s0.INIT=1'b0;
  DFFR seq_cntr_2_s0 (
    .Q(seq_cntr[2]),
    .D(n78_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_2_s0.INIT=1'b0;
  DFFR seq_cntr_1_s0 (
    .Q(seq_cntr[1]),
    .D(n79_5),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_1_s0.INIT=1'b0;
  DFFR seq_cntr_0_s0 (
    .Q(seq_cntr[0]),
    .D(n80_6),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
defparam seq_cntr_0_s0.INIT=1'b0;
  DFFR seq_cntr_0_d1_s0 (
    .Q(seq_cntr_0_d1),
    .D(seq_cntr_0),
    .CLK(div_clk[3]),
    .RESET(n64_8) 
);
  pROM cntr_low_buf_0_s1 (
    .DO({DO[31:14],cntr_low_buf[14:4],cntr_low_buf[2:0]}),
    .AD({GND,GND,time_data[7:0],GND,GND,VCC,VCC}),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .OCE(GND),
    .RESET(n64_8) 
);
defparam cntr_low_buf_0_s1.BIT_WIDTH=16;
defparam cntr_low_buf_0_s1.INIT_RAM_00=256'h353435ED36A5375D381538CD39853A3E3AF63BAE3C663D1E3DD63E8F3F473FFF;
defparam cntr_low_buf_0_s1.INIT_RAM_01=256'h29B22A6A2B222BDA2C922D4B2E032EBB2F73302B30E3319C3254330C33C4347C;
defparam cntr_low_buf_0_s1.INIT_RAM_02=256'h1E371EEF1FA72058211021C82280233823F024A92561261926D12789284128FA;
defparam cntr_low_buf_0_s1.INIT_RAM_03=256'h12B4136D142514DD1595164D170517BE1876192E19E61A9E1B561C0F1CC71D7F;
defparam cntr_low_buf_0_s1.INIT_RAM_04=256'h073207EA08A2095A0A120ACB0B830C3B0CF30DAB0E630F1C0FD4108C114411FC;
defparam cntr_low_buf_0_s1.INIT_RAM_05=256'h000000000000000000000000000000B80170022902E103990451050905C1067A;
defparam cntr_low_buf_0_s1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.READ_MODE=1'b0;
defparam cntr_low_buf_0_s1.RESET_MODE="SYNC";
  ALU n165_s33 (
    .SUM(n165_34_SUM),
    .COUT(n165_38),
    .I0(VCC),
    .I1(cntr_low_buf[0]),
    .I3(GND),
    .CIN(seq_cntr[0]) 
);
defparam n165_s33.ALU_MODE=1;
  ALU n165_s34 (
    .SUM(n165_35_SUM),
    .COUT(n165_40),
    .I0(seq_cntr[1]),
    .I1(cntr_low_buf[1]),
    .I3(GND),
    .CIN(n165_38) 
);
defparam n165_s34.ALU_MODE=1;
  ALU n165_s35 (
    .SUM(n165_36_SUM),
    .COUT(n165_42),
    .I0(seq_cntr[2]),
    .I1(cntr_low_buf[2]),
    .I3(GND),
    .CIN(n165_40) 
);
defparam n165_s35.ALU_MODE=1;
  ALU n165_s36 (
    .SUM(n165_37_SUM),
    .COUT(n165_44),
    .I0(seq_cntr[3]),
    .I1(cntr_low_buf[14]),
    .I3(GND),
    .CIN(n165_42) 
);
defparam n165_s36.ALU_MODE=1;
  ALU n165_s37 (
    .SUM(n165_38_SUM),
    .COUT(n165_46),
    .I0(seq_cntr[4]),
    .I1(cntr_low_buf[4]),
    .I3(GND),
    .CIN(n165_44) 
);
defparam n165_s37.ALU_MODE=1;
  ALU n165_s38 (
    .SUM(n165_39_SUM),
    .COUT(n165_48),
    .I0(seq_cntr[5]),
    .I1(cntr_low_buf[5]),
    .I3(GND),
    .CIN(n165_46) 
);
defparam n165_s38.ALU_MODE=1;
  ALU n165_s39 (
    .SUM(n165_40_SUM),
    .COUT(n165_50),
    .I0(seq_cntr[6]),
    .I1(cntr_low_buf[6]),
    .I3(GND),
    .CIN(n165_48) 
);
defparam n165_s39.ALU_MODE=1;
  ALU n165_s40 (
    .SUM(n165_41_SUM),
    .COUT(n165_52),
    .I0(seq_cntr[7]),
    .I1(cntr_low_buf[7]),
    .I3(GND),
    .CIN(n165_50) 
);
defparam n165_s40.ALU_MODE=1;
  ALU n165_s41 (
    .SUM(n165_42_SUM),
    .COUT(n165_54),
    .I0(seq_cntr[8]),
    .I1(cntr_low_buf[8]),
    .I3(GND),
    .CIN(n165_52) 
);
defparam n165_s41.ALU_MODE=1;
  ALU n165_s42 (
    .SUM(n165_43_SUM),
    .COUT(n165_56),
    .I0(seq_cntr[9]),
    .I1(cntr_low_buf[9]),
    .I3(GND),
    .CIN(n165_54) 
);
defparam n165_s42.ALU_MODE=1;
  ALU n165_s43 (
    .SUM(n165_44_SUM),
    .COUT(n165_58),
    .I0(seq_cntr[10]),
    .I1(cntr_low_buf[10]),
    .I3(GND),
    .CIN(n165_56) 
);
defparam n165_s43.ALU_MODE=1;
  ALU n165_s44 (
    .SUM(n165_45_SUM),
    .COUT(n165_60),
    .I0(seq_cntr[11]),
    .I1(cntr_low_buf[11]),
    .I3(GND),
    .CIN(n165_58) 
);
defparam n165_s44.ALU_MODE=1;
  ALU n165_s45 (
    .SUM(n165_46_SUM),
    .COUT(n165_62),
    .I0(seq_cntr[12]),
    .I1(cntr_low_buf[12]),
    .I3(GND),
    .CIN(n165_60) 
);
defparam n165_s45.ALU_MODE=1;
  ALU n165_s46 (
    .SUM(n165_47_SUM),
    .COUT(n165_64),
    .I0(seq_cntr[13]),
    .I1(cntr_low_buf[13]),
    .I3(GND),
    .CIN(n165_62) 
);
defparam n165_s46.ALU_MODE=1;
  ALU n165_s47 (
    .SUM(n165_48_SUM),
    .COUT(n165_66),
    .I0(seq_cntr[14]),
    .I1(cntr_low_buf[14]),
    .I3(GND),
    .CIN(n165_64) 
);
defparam n165_s47.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pulse_gen */
module pwm_modulator (
  n35_4,
  clk,
  n64_8,
  n36_4,
  n37_4,
  n65_5,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  n80_6,
  seq_cntr_0,
  hour_pwm_d_4,
  seq_cntr_0_5,
  n74_6,
  seq_cntr_0_6,
  time_data,
  rst_cnt,
  seq_cntr_0_d1,
  sd_pwm,
  seq_cntr_0_4,
  div_clk,
  seq_cntr
)
;
input n35_4;
input clk;
input n64_8;
input n36_4;
input n37_4;
input n65_5;
input n66_5;
input n67_5;
input n68_5;
input n69_5;
input n70_5;
input n71_5;
input n72_5;
input n73_5;
input n74_5;
input n75_5;
input n76_5;
input n77_5;
input n78_5;
input n79_5;
input n80_6;
input seq_cntr_0;
input hour_pwm_d_4;
input seq_cntr_0_5;
input n74_6;
input seq_cntr_0_6;
input [7:0] time_data;
input [8:8] rst_cnt;
output seq_cntr_0_d1;
output sd_pwm;
output seq_cntr_0_4;
output [3:0] div_clk;
output [15:0] seq_cntr;
wire VCC;
wire GND;
  clk_divider cd1 (
    .n35_4(n35_4),
    .clk(clk),
    .n64_8(n64_8),
    .n36_4(n36_4),
    .n37_4(n37_4),
    .div_clk(div_clk[3:0])
);
  pulse_gen pg1 (
    .n65_5(n65_5),
    .n64_8(n64_8),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .n80_6(n80_6),
    .seq_cntr_0(seq_cntr_0),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr_0_5(seq_cntr_0_5),
    .n74_6(n74_6),
    .seq_cntr_0_6(seq_cntr_0_6),
    .div_clk(div_clk[3]),
    .time_data(time_data[7:0]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .sd_pwm(sd_pwm),
    .seq_cntr_0_4(seq_cntr_0_4),
    .seq_cntr(seq_cntr[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pwm_modulator */
module second (
  n35_4,
  clk,
  n64_8,
  n36_4,
  n37_4,
  n65_5,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  n80_6,
  seq_cntr_0,
  hour_pwm_d_4,
  seq_cntr_0_5,
  n74_6,
  seq_cntr_0_6,
  time_data,
  rst_cnt,
  seq_cntr_0_d1,
  sd_pwm,
  seq_cntr_0_4,
  div_clk,
  seq_cntr
)
;
input n35_4;
input clk;
input n64_8;
input n36_4;
input n37_4;
input n65_5;
input n66_5;
input n67_5;
input n68_5;
input n69_5;
input n70_5;
input n71_5;
input n72_5;
input n73_5;
input n74_5;
input n75_5;
input n76_5;
input n77_5;
input n78_5;
input n79_5;
input n80_6;
input seq_cntr_0;
input hour_pwm_d_4;
input seq_cntr_0_5;
input n74_6;
input seq_cntr_0_6;
input [7:0] time_data;
input [8:8] rst_cnt;
output seq_cntr_0_d1;
output sd_pwm;
output seq_cntr_0_4;
output [3:0] div_clk;
output [15:0] seq_cntr;
wire VCC;
wire GND;
  pwm_modulator pwm1 (
    .n35_4(n35_4),
    .clk(clk),
    .n64_8(n64_8),
    .n36_4(n36_4),
    .n37_4(n37_4),
    .n65_5(n65_5),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .n80_6(n80_6),
    .seq_cntr_0(seq_cntr_0),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr_0_5(seq_cntr_0_5),
    .n74_6(n74_6),
    .seq_cntr_0_6(seq_cntr_0_6),
    .time_data(time_data[7:0]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .sd_pwm(sd_pwm),
    .seq_cntr_0_4(seq_cntr_0_4),
    .div_clk(div_clk[3:0]),
    .seq_cntr(seq_cntr[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* second */
module pulse_gen_0 (
  seq_cntr_0,
  n64_8,
  hour_pwm_d_4,
  seq_cntr,
  time_data,
  div_clk,
  rst_cnt,
  min_pwm
)
;
input seq_cntr_0;
input n64_8;
input hour_pwm_d_4;
input [15:0] seq_cntr;
input [15:8] time_data;
input [3:3] div_clk;
input [8:8] rst_cnt;
output min_pwm;
wire n165_34_SUM;
wire n165_38;
wire n165_35_SUM;
wire n165_40;
wire n165_36_SUM;
wire n165_42;
wire n165_37_SUM;
wire n165_44;
wire n165_38_SUM;
wire n165_46;
wire n165_39_SUM;
wire n165_48;
wire n165_40_SUM;
wire n165_50;
wire n165_41_SUM;
wire n165_52;
wire n165_42_SUM;
wire n165_54;
wire n165_43_SUM;
wire n165_56;
wire n165_44_SUM;
wire n165_58;
wire n165_45_SUM;
wire n165_60;
wire n165_46_SUM;
wire n165_62;
wire n165_47_SUM;
wire n165_64;
wire n165_48_SUM;
wire n165_66;
wire [14:0] cntr_low_buf;
wire [31:14] DO;
wire VCC;
wire GND;
  LUT4 min_pwm_d_s (
    .F(min_pwm),
    .I0(hour_pwm_d_4),
    .I1(n165_66),
    .I2(seq_cntr[15]),
    .I3(rst_cnt[8]) 
);
defparam min_pwm_d_s.INIT=16'hF400;
  pROM cntr_low_buf_0_s1 (
    .DO({DO[31:14],cntr_low_buf[14:4],cntr_low_buf[2:0]}),
    .AD({GND,GND,time_data[15:8],GND,GND,VCC,VCC}),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .OCE(GND),
    .RESET(n64_8) 
);
defparam cntr_low_buf_0_s1.BIT_WIDTH=16;
defparam cntr_low_buf_0_s1.INIT_RAM_00=256'h353435ED36A5375D381538CD39853A3E3AF63BAE3C663D1E3DD63E8F3F473FFF;
defparam cntr_low_buf_0_s1.INIT_RAM_01=256'h29B22A6A2B222BDA2C922D4B2E032EBB2F73302B30E3319C3254330C33C4347C;
defparam cntr_low_buf_0_s1.INIT_RAM_02=256'h1E371EEF1FA72058211021C82280233823F024A92561261926D12789284128FA;
defparam cntr_low_buf_0_s1.INIT_RAM_03=256'h12B4136D142514DD1595164D170517BE1876192E19E61A9E1B561C0F1CC71D7F;
defparam cntr_low_buf_0_s1.INIT_RAM_04=256'h073207EA08A2095A0A120ACB0B830C3B0CF30DAB0E630F1C0FD4108C114411FC;
defparam cntr_low_buf_0_s1.INIT_RAM_05=256'h000000000000000000000000000000B80170022902E103990451050905C1067A;
defparam cntr_low_buf_0_s1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam cntr_low_buf_0_s1.READ_MODE=1'b0;
defparam cntr_low_buf_0_s1.RESET_MODE="SYNC";
  ALU n165_s33 (
    .SUM(n165_34_SUM),
    .COUT(n165_38),
    .I0(VCC),
    .I1(cntr_low_buf[0]),
    .I3(GND),
    .CIN(seq_cntr[0]) 
);
defparam n165_s33.ALU_MODE=1;
  ALU n165_s34 (
    .SUM(n165_35_SUM),
    .COUT(n165_40),
    .I0(seq_cntr[1]),
    .I1(cntr_low_buf[1]),
    .I3(GND),
    .CIN(n165_38) 
);
defparam n165_s34.ALU_MODE=1;
  ALU n165_s35 (
    .SUM(n165_36_SUM),
    .COUT(n165_42),
    .I0(seq_cntr[2]),
    .I1(cntr_low_buf[2]),
    .I3(GND),
    .CIN(n165_40) 
);
defparam n165_s35.ALU_MODE=1;
  ALU n165_s36 (
    .SUM(n165_37_SUM),
    .COUT(n165_44),
    .I0(seq_cntr[3]),
    .I1(cntr_low_buf[14]),
    .I3(GND),
    .CIN(n165_42) 
);
defparam n165_s36.ALU_MODE=1;
  ALU n165_s37 (
    .SUM(n165_38_SUM),
    .COUT(n165_46),
    .I0(seq_cntr[4]),
    .I1(cntr_low_buf[4]),
    .I3(GND),
    .CIN(n165_44) 
);
defparam n165_s37.ALU_MODE=1;
  ALU n165_s38 (
    .SUM(n165_39_SUM),
    .COUT(n165_48),
    .I0(seq_cntr[5]),
    .I1(cntr_low_buf[5]),
    .I3(GND),
    .CIN(n165_46) 
);
defparam n165_s38.ALU_MODE=1;
  ALU n165_s39 (
    .SUM(n165_40_SUM),
    .COUT(n165_50),
    .I0(seq_cntr[6]),
    .I1(cntr_low_buf[6]),
    .I3(GND),
    .CIN(n165_48) 
);
defparam n165_s39.ALU_MODE=1;
  ALU n165_s40 (
    .SUM(n165_41_SUM),
    .COUT(n165_52),
    .I0(seq_cntr[7]),
    .I1(cntr_low_buf[7]),
    .I3(GND),
    .CIN(n165_50) 
);
defparam n165_s40.ALU_MODE=1;
  ALU n165_s41 (
    .SUM(n165_42_SUM),
    .COUT(n165_54),
    .I0(seq_cntr[8]),
    .I1(cntr_low_buf[8]),
    .I3(GND),
    .CIN(n165_52) 
);
defparam n165_s41.ALU_MODE=1;
  ALU n165_s42 (
    .SUM(n165_43_SUM),
    .COUT(n165_56),
    .I0(seq_cntr[9]),
    .I1(cntr_low_buf[9]),
    .I3(GND),
    .CIN(n165_54) 
);
defparam n165_s42.ALU_MODE=1;
  ALU n165_s43 (
    .SUM(n165_44_SUM),
    .COUT(n165_58),
    .I0(seq_cntr[10]),
    .I1(cntr_low_buf[10]),
    .I3(GND),
    .CIN(n165_56) 
);
defparam n165_s43.ALU_MODE=1;
  ALU n165_s44 (
    .SUM(n165_45_SUM),
    .COUT(n165_60),
    .I0(seq_cntr[11]),
    .I1(cntr_low_buf[11]),
    .I3(GND),
    .CIN(n165_58) 
);
defparam n165_s44.ALU_MODE=1;
  ALU n165_s45 (
    .SUM(n165_46_SUM),
    .COUT(n165_62),
    .I0(seq_cntr[12]),
    .I1(cntr_low_buf[12]),
    .I3(GND),
    .CIN(n165_60) 
);
defparam n165_s45.ALU_MODE=1;
  ALU n165_s46 (
    .SUM(n165_47_SUM),
    .COUT(n165_64),
    .I0(seq_cntr[13]),
    .I1(cntr_low_buf[13]),
    .I3(GND),
    .CIN(n165_62) 
);
defparam n165_s46.ALU_MODE=1;
  ALU n165_s47 (
    .SUM(n165_48_SUM),
    .COUT(n165_66),
    .I0(seq_cntr[14]),
    .I1(cntr_low_buf[14]),
    .I3(GND),
    .CIN(n165_64) 
);
defparam n165_s47.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pulse_gen_0 */
module pwm_modulator_0 (
  seq_cntr_0,
  n64_8,
  hour_pwm_d_4,
  seq_cntr,
  time_data,
  div_clk,
  rst_cnt,
  min_pwm
)
;
input seq_cntr_0;
input n64_8;
input hour_pwm_d_4;
input [15:0] seq_cntr;
input [15:8] time_data;
input [3:3] div_clk;
input [8:8] rst_cnt;
output min_pwm;
wire VCC;
wire GND;
  pulse_gen_0 pg1 (
    .seq_cntr_0(seq_cntr_0),
    .n64_8(n64_8),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr(seq_cntr[15:0]),
    .time_data(time_data[15:8]),
    .div_clk(div_clk[3]),
    .rst_cnt(rst_cnt[8]),
    .min_pwm(min_pwm)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pwm_modulator_0 */
module min (
  seq_cntr_0,
  n64_8,
  hour_pwm_d_4,
  seq_cntr,
  time_data,
  div_clk,
  rst_cnt,
  min_pwm
)
;
input seq_cntr_0;
input n64_8;
input hour_pwm_d_4;
input [15:0] seq_cntr;
input [15:8] time_data;
input [3:3] div_clk;
input [8:8] rst_cnt;
output min_pwm;
wire VCC;
wire GND;
  pwm_modulator_0 pwm1 (
    .seq_cntr_0(seq_cntr_0),
    .n64_8(n64_8),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr(seq_cntr[15:0]),
    .time_data(time_data[15:8]),
    .div_clk(div_clk[3]),
    .rst_cnt(rst_cnt[8]),
    .min_pwm(min_pwm)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* min */
module lut_time_12 (
  n84_5,
  time_data,
  n132_3,
  Duty_Num
)
;
input n84_5;
input [20:16] time_data;
output n132_3;
output [1:0] Duty_Num;
wire n132_4;
wire Duty_Num_0_4;
wire Duty_Num_0_5;
wire VCC;
wire GND;
  LUT4 n132_s0 (
    .F(n132_3),
    .I0(time_data[18]),
    .I1(time_data[20]),
    .I2(n132_4),
    .I3(time_data[19]) 
);
defparam n132_s0.INIT=16'h45BF;
  LUT4 Duty_Num_1_s (
    .F(Duty_Num[1]),
    .I0(time_data[19]),
    .I1(time_data[20]),
    .I2(time_data[18]),
    .I3(n132_4) 
);
defparam Duty_Num_1_s.INIT=16'hC3A5;
  LUT2 Duty_Num_0_s (
    .F(Duty_Num[0]),
    .I0(n84_5),
    .I1(Duty_Num_0_4) 
);
defparam Duty_Num_0_s.INIT=4'h8;
  LUT4 n132_s1 (
    .F(n132_4),
    .I0(time_data[18]),
    .I1(time_data[16]),
    .I2(time_data[17]),
    .I3(time_data[20]) 
);
defparam n132_s1.INIT=16'h3FD4;
  LUT4 Duty_Num_0_s0 (
    .F(Duty_Num_0_4),
    .I0(time_data[18]),
    .I1(time_data[20]),
    .I2(time_data[19]),
    .I3(Duty_Num_0_5) 
);
defparam Duty_Num_0_s0.INIT=16'hDE3D;
  LUT4 Duty_Num_0_s1 (
    .F(Duty_Num_0_5),
    .I0(time_data[16]),
    .I1(time_data[18]),
    .I2(time_data[20]),
    .I3(time_data[17]) 
);
defparam Duty_Num_0_s1.INIT=16'h45FC;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* lut_time_12 */
module clk_divider_0 (
  div_clk,
  n37_4,
  n36_4,
  n35_4
)
;
input [3:0] div_clk;
output n37_4;
output n36_4;
output n35_4;
wire VCC;
wire GND;
  LUT2 n37_s0 (
    .F(n37_4),
    .I0(div_clk[0]),
    .I1(div_clk[1]) 
);
defparam n37_s0.INIT=4'h6;
  LUT3 n36_s0 (
    .F(n36_4),
    .I0(div_clk[0]),
    .I1(div_clk[1]),
    .I2(div_clk[2]) 
);
defparam n36_s0.INIT=8'h78;
  LUT4 n35_s0 (
    .F(n35_4),
    .I0(div_clk[0]),
    .I1(div_clk[1]),
    .I2(div_clk[2]),
    .I3(div_clk[3]) 
);
defparam n35_s0.INIT=16'h7F80;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clk_divider_0 */
module pulse_gen_1 (
  n132_3,
  n64_8,
  seq_cntr_0_4,
  seq_cntr_0_d1,
  div_clk,
  Duty_Num,
  seq_cntr,
  time_data,
  rst_cnt,
  seq_cntr_0,
  n65_5,
  hour_pwm,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  n84_5,
  hour_pwm_d_4,
  n74_6,
  seq_cntr_0_5,
  seq_cntr_0_6,
  n80_6
)
;
input n132_3;
input n64_8;
input seq_cntr_0_4;
input seq_cntr_0_d1;
input [3:3] div_clk;
input [1:0] Duty_Num;
input [15:0] seq_cntr;
input [20:16] time_data;
input [8:8] rst_cnt;
output seq_cntr_0;
output n65_5;
output hour_pwm;
output n66_5;
output n67_5;
output n68_5;
output n69_5;
output n70_5;
output n71_5;
output n72_5;
output n73_5;
output n74_5;
output n75_5;
output n76_5;
output n77_5;
output n78_5;
output n79_5;
output n84_5;
output hour_pwm_d_4;
output n74_6;
output seq_cntr_0_5;
output seq_cntr_0_6;
output n80_6;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n83_5;
wire n84_6;
wire n85_5;
wire n86_5;
wire n87_5;
wire n68_6;
wire n71_6;
wire n84_7;
wire n84_8;
wire n165_34_SUM;
wire n165_38;
wire n165_35_SUM;
wire n165_40;
wire n165_36_SUM;
wire n165_42;
wire n165_37_SUM;
wire n165_44;
wire n165_38_SUM;
wire n165_46;
wire n165_39_SUM;
wire n165_48;
wire n165_40_SUM;
wire n165_50;
wire n165_41_SUM;
wire n165_52;
wire n165_42_SUM;
wire n165_54;
wire n165_43_SUM;
wire n165_56;
wire n165_44_SUM;
wire n165_58;
wire n165_45_SUM;
wire n165_60;
wire n165_46_SUM;
wire n165_62;
wire n165_47_SUM;
wire n165_64;
wire n165_48_SUM;
wire n165_66;
wire [14:0] cntr_low_buf;
wire VCC;
wire GND;
  LUT4 seq_cntr_0_s0 (
    .F(seq_cntr_0),
    .I0(seq_cntr[13]),
    .I1(seq_cntr[14]),
    .I2(seq_cntr[15]),
    .I3(seq_cntr_0_4) 
);
defparam seq_cntr_0_s0.INIT=16'h0100;
  LUT4 n83_s1 (
    .F(n83_4),
    .I0(n83_5),
    .I1(time_data[18]),
    .I2(time_data[17]),
    .I3(time_data[20]) 
);
defparam n83_s1.INIT=16'hEC35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(n84_5),
    .I1(time_data[18]),
    .I2(n84_6) 
);
defparam n84_s1.INIT=8'hE0;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(n85_5),
    .I1(time_data[16]),
    .I2(n88_4) 
);
defparam n85_s1.INIT=8'h6E;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(time_data[19]),
    .I1(time_data[20]),
    .I2(n86_5),
    .I3(time_data[18]) 
);
defparam n86_s1.INIT=16'h0BF8;
  LUT4 n87_s1 (
    .F(n87_4),
    .I0(time_data[16]),
    .I1(time_data[20]),
    .I2(time_data[17]),
    .I3(n87_5) 
);
defparam n87_s1.INIT=16'hA4CB;
  LUT4 n88_s1 (
    .F(n88_4),
    .I0(time_data[19]),
    .I1(time_data[20]),
    .I2(time_data[16]),
    .I3(n132_3) 
);
defparam n88_s1.INIT=16'hE369;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(seq_cntr[14]),
    .I1(seq_cntr[13]),
    .I2(seq_cntr_0_4),
    .I3(seq_cntr[15]) 
);
defparam n65_s1.INIT=16'hEF00;
  LUT4 hour_pwm_d_s (
    .F(hour_pwm),
    .I0(hour_pwm_d_4),
    .I1(n165_66),
    .I2(seq_cntr[15]),
    .I3(rst_cnt[8]) 
);
defparam hour_pwm_d_s.INIT=16'hF400;
  LUT3 n66_s1 (
    .F(n66_5),
    .I0(seq_cntr[13]),
    .I1(seq_cntr_0_4),
    .I2(seq_cntr[14]) 
);
defparam n66_s1.INIT=8'hB4;
  LUT2 n67_s1 (
    .F(n67_5),
    .I0(seq_cntr[13]),
    .I1(seq_cntr_0_4) 
);
defparam n67_s1.INIT=4'h6;
  LUT4 n68_s1 (
    .F(n68_5),
    .I0(seq_cntr[10]),
    .I1(seq_cntr[11]),
    .I2(n68_6),
    .I3(seq_cntr[12]) 
);
defparam n68_s1.INIT=16'hEF10;
  LUT3 n69_s1 (
    .F(n69_5),
    .I0(seq_cntr[10]),
    .I1(n68_6),
    .I2(seq_cntr[11]) 
);
defparam n69_s1.INIT=8'hB4;
  LUT2 n70_s1 (
    .F(n70_5),
    .I0(seq_cntr[10]),
    .I1(n68_6) 
);
defparam n70_s1.INIT=4'h6;
  LUT4 n71_s1 (
    .F(n71_5),
    .I0(seq_cntr[7]),
    .I1(seq_cntr[8]),
    .I2(n71_6),
    .I3(seq_cntr[9]) 
);
defparam n71_s1.INIT=16'hEF10;
  LUT3 n72_s1 (
    .F(n72_5),
    .I0(seq_cntr[7]),
    .I1(n71_6),
    .I2(seq_cntr[8]) 
);
defparam n72_s1.INIT=8'hB4;
  LUT2 n73_s1 (
    .F(n73_5),
    .I0(seq_cntr[7]),
    .I1(n71_6) 
);
defparam n73_s1.INIT=4'h6;
  LUT4 n74_s1 (
    .F(n74_5),
    .I0(seq_cntr[4]),
    .I1(seq_cntr[5]),
    .I2(n74_6),
    .I3(seq_cntr[6]) 
);
defparam n74_s1.INIT=16'hEF10;
  LUT3 n75_s1 (
    .F(n75_5),
    .I0(seq_cntr[4]),
    .I1(n74_6),
    .I2(seq_cntr[5]) 
);
defparam n75_s1.INIT=8'hB4;
  LUT2 n76_s1 (
    .F(n76_5),
    .I0(seq_cntr[4]),
    .I1(n74_6) 
);
defparam n76_s1.INIT=4'h6;
  LUT4 n77_s1 (
    .F(n77_5),
    .I0(seq_cntr[0]),
    .I1(seq_cntr[1]),
    .I2(seq_cntr[2]),
    .I3(seq_cntr[3]) 
);
defparam n77_s1.INIT=16'hFE01;
  LUT3 n78_s1 (
    .F(n78_5),
    .I0(seq_cntr[0]),
    .I1(seq_cntr[1]),
    .I2(seq_cntr[2]) 
);
defparam n78_s1.INIT=8'hE1;
  LUT2 n79_s1 (
    .F(n79_5),
    .I0(seq_cntr[0]),
    .I1(seq_cntr[1]) 
);
defparam n79_s1.INIT=4'h9;
  LUT4 n83_s2 (
    .F(n83_5),
    .I0(time_data[18]),
    .I1(time_data[20]),
    .I2(time_data[19]),
    .I3(time_data[16]) 
);
defparam n83_s2.INIT=16'h0E98;
  LUT4 n84_s2 (
    .F(n84_5),
    .I0(time_data[16]),
    .I1(time_data[17]),
    .I2(time_data[20]),
    .I3(time_data[19]) 
);
defparam n84_s2.INIT=16'hFE97;
  LUT3 n84_s3 (
    .F(n84_6),
    .I0(time_data[19]),
    .I1(n84_7),
    .I2(n84_8) 
);
defparam n84_s3.INIT=8'hE4;
  LUT4 n85_s2 (
    .F(n85_5),
    .I0(time_data[17]),
    .I1(time_data[20]),
    .I2(time_data[18]),
    .I3(time_data[19]) 
);
defparam n85_s2.INIT=16'h7EC5;
  LUT4 n86_s2 (
    .F(n86_5),
    .I0(time_data[16]),
    .I1(time_data[17]),
    .I2(time_data[20]),
    .I3(time_data[19]) 
);
defparam n86_s2.INIT=16'hE3B1;
  LUT4 n87_s2 (
    .F(n87_5),
    .I0(time_data[18]),
    .I1(time_data[16]),
    .I2(time_data[20]),
    .I3(time_data[19]) 
);
defparam n87_s2.INIT=16'hE09C;
  LUT4 hour_pwm_d_s0 (
    .F(hour_pwm_d_4),
    .I0(seq_cntr[13]),
    .I1(seq_cntr[14]),
    .I2(seq_cntr_0_d1),
    .I3(seq_cntr_0_4) 
);
defparam hour_pwm_d_s0.INIT=16'h1000;
  LUT4 n68_s2 (
    .F(n68_6),
    .I0(seq_cntr[7]),
    .I1(seq_cntr[8]),
    .I2(seq_cntr[9]),
    .I3(n71_6) 
);
defparam n68_s2.INIT=16'h0100;
  LUT4 n71_s2 (
    .F(n71_6),
    .I0(seq_cntr[4]),
    .I1(seq_cntr[5]),
    .I2(seq_cntr[6]),
    .I3(n74_6) 
);
defparam n71_s2.INIT=16'h0100;
  LUT4 n74_s2 (
    .F(n74_6),
    .I0(seq_cntr[0]),
    .I1(seq_cntr[1]),
    .I2(seq_cntr[2]),
    .I3(seq_cntr[3]) 
);
defparam n74_s2.INIT=16'h0001;
  LUT4 seq_cntr_0_s2 (
    .F(seq_cntr_0_5),
    .I0(seq_cntr[9]),
    .I1(seq_cntr[10]),
    .I2(seq_cntr[11]),
    .I3(seq_cntr[12]) 
);
defparam seq_cntr_0_s2.INIT=16'h0001;
  LUT4 seq_cntr_0_s3 (
    .F(seq_cntr_0_6),
    .I0(seq_cntr[5]),
    .I1(seq_cntr[6]),
    .I2(seq_cntr[7]),
    .I3(seq_cntr[8]) 
);
defparam seq_cntr_0_s3.INIT=16'h0001;
  LUT4 n84_s4 (
    .F(n84_7),
    .I0(time_data[16]),
    .I1(time_data[20]),
    .I2(time_data[17]),
    .I3(time_data[18]) 
);
defparam n84_s4.INIT=16'h1EFB;
  LUT4 n84_s5 (
    .F(n84_8),
    .I0(time_data[16]),
    .I1(time_data[18]),
    .I2(time_data[17]),
    .I3(time_data[20]) 
);
defparam n84_s5.INIT=16'h4FF3;
  DFFRE cntr_low_buf_14_s0 (
    .Q(cntr_low_buf[14]),
    .D(n132_3),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_14_s0.INIT=1'b0;
  DFFRE cntr_low_buf_13_s0 (
    .Q(cntr_low_buf[13]),
    .D(n83_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_13_s0.INIT=1'b0;
  DFFRE cntr_low_buf_12_s0 (
    .Q(cntr_low_buf[12]),
    .D(n84_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_12_s0.INIT=1'b0;
  DFFRE cntr_low_buf_11_s0 (
    .Q(cntr_low_buf[11]),
    .D(n85_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_11_s0.INIT=1'b0;
  DFFRE cntr_low_buf_10_s0 (
    .Q(cntr_low_buf[10]),
    .D(n86_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_10_s0.INIT=1'b0;
  DFFRE cntr_low_buf_9_s0 (
    .Q(cntr_low_buf[9]),
    .D(n87_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_9_s0.INIT=1'b0;
  DFFRE cntr_low_buf_8_s0 (
    .Q(cntr_low_buf[8]),
    .D(n88_4),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_8_s0.INIT=1'b0;
  DFFRE cntr_low_buf_1_s0 (
    .Q(cntr_low_buf[1]),
    .D(Duty_Num[1]),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_1_s0.INIT=1'b0;
  DFFRE cntr_low_buf_0_s0 (
    .Q(cntr_low_buf[0]),
    .D(Duty_Num[0]),
    .CLK(div_clk[3]),
    .CE(seq_cntr_0),
    .RESET(n64_8) 
);
defparam cntr_low_buf_0_s0.INIT=1'b0;
  ALU n165_s33 (
    .SUM(n165_34_SUM),
    .COUT(n165_38),
    .I0(VCC),
    .I1(cntr_low_buf[0]),
    .I3(GND),
    .CIN(seq_cntr[0]) 
);
defparam n165_s33.ALU_MODE=1;
  ALU n165_s34 (
    .SUM(n165_35_SUM),
    .COUT(n165_40),
    .I0(seq_cntr[1]),
    .I1(cntr_low_buf[1]),
    .I3(GND),
    .CIN(n165_38) 
);
defparam n165_s34.ALU_MODE=1;
  ALU n165_s35 (
    .SUM(n165_36_SUM),
    .COUT(n165_42),
    .I0(seq_cntr[2]),
    .I1(cntr_low_buf[8]),
    .I3(GND),
    .CIN(n165_40) 
);
defparam n165_s35.ALU_MODE=1;
  ALU n165_s36 (
    .SUM(n165_37_SUM),
    .COUT(n165_44),
    .I0(seq_cntr[3]),
    .I1(cntr_low_buf[9]),
    .I3(GND),
    .CIN(n165_42) 
);
defparam n165_s36.ALU_MODE=1;
  ALU n165_s37 (
    .SUM(n165_38_SUM),
    .COUT(n165_46),
    .I0(seq_cntr[4]),
    .I1(cntr_low_buf[10]),
    .I3(GND),
    .CIN(n165_44) 
);
defparam n165_s37.ALU_MODE=1;
  ALU n165_s38 (
    .SUM(n165_39_SUM),
    .COUT(n165_48),
    .I0(seq_cntr[5]),
    .I1(cntr_low_buf[11]),
    .I3(GND),
    .CIN(n165_46) 
);
defparam n165_s38.ALU_MODE=1;
  ALU n165_s39 (
    .SUM(n165_40_SUM),
    .COUT(n165_50),
    .I0(seq_cntr[6]),
    .I1(cntr_low_buf[12]),
    .I3(GND),
    .CIN(n165_48) 
);
defparam n165_s39.ALU_MODE=1;
  ALU n165_s40 (
    .SUM(n165_41_SUM),
    .COUT(n165_52),
    .I0(seq_cntr[7]),
    .I1(cntr_low_buf[13]),
    .I3(GND),
    .CIN(n165_50) 
);
defparam n165_s40.ALU_MODE=1;
  ALU n165_s41 (
    .SUM(n165_42_SUM),
    .COUT(n165_54),
    .I0(seq_cntr[8]),
    .I1(cntr_low_buf[8]),
    .I3(GND),
    .CIN(n165_52) 
);
defparam n165_s41.ALU_MODE=1;
  ALU n165_s42 (
    .SUM(n165_43_SUM),
    .COUT(n165_56),
    .I0(seq_cntr[9]),
    .I1(cntr_low_buf[9]),
    .I3(GND),
    .CIN(n165_54) 
);
defparam n165_s42.ALU_MODE=1;
  ALU n165_s43 (
    .SUM(n165_44_SUM),
    .COUT(n165_58),
    .I0(seq_cntr[10]),
    .I1(cntr_low_buf[10]),
    .I3(GND),
    .CIN(n165_56) 
);
defparam n165_s43.ALU_MODE=1;
  ALU n165_s44 (
    .SUM(n165_45_SUM),
    .COUT(n165_60),
    .I0(seq_cntr[11]),
    .I1(cntr_low_buf[11]),
    .I3(GND),
    .CIN(n165_58) 
);
defparam n165_s44.ALU_MODE=1;
  ALU n165_s45 (
    .SUM(n165_46_SUM),
    .COUT(n165_62),
    .I0(seq_cntr[12]),
    .I1(cntr_low_buf[12]),
    .I3(GND),
    .CIN(n165_60) 
);
defparam n165_s45.ALU_MODE=1;
  ALU n165_s46 (
    .SUM(n165_47_SUM),
    .COUT(n165_64),
    .I0(seq_cntr[13]),
    .I1(cntr_low_buf[13]),
    .I3(GND),
    .CIN(n165_62) 
);
defparam n165_s46.ALU_MODE=1;
  ALU n165_s47 (
    .SUM(n165_48_SUM),
    .COUT(n165_66),
    .I0(seq_cntr[14]),
    .I1(cntr_low_buf[14]),
    .I3(GND),
    .CIN(n165_64) 
);
defparam n165_s47.ALU_MODE=1;
  INV n80_s2 (
    .O(n80_6),
    .I(seq_cntr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pulse_gen_1 */
module pwm_modulator_1 (
  n132_3,
  n64_8,
  seq_cntr_0_4,
  seq_cntr_0_d1,
  div_clk,
  Duty_Num,
  seq_cntr,
  time_data,
  rst_cnt,
  seq_cntr_0,
  n65_5,
  hour_pwm,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  n84_5,
  hour_pwm_d_4,
  n74_6,
  seq_cntr_0_5,
  seq_cntr_0_6,
  n80_6,
  n37_4,
  n36_4,
  n35_4
)
;
input n132_3;
input n64_8;
input seq_cntr_0_4;
input seq_cntr_0_d1;
input [3:0] div_clk;
input [1:0] Duty_Num;
input [15:0] seq_cntr;
input [20:16] time_data;
input [8:8] rst_cnt;
output seq_cntr_0;
output n65_5;
output hour_pwm;
output n66_5;
output n67_5;
output n68_5;
output n69_5;
output n70_5;
output n71_5;
output n72_5;
output n73_5;
output n74_5;
output n75_5;
output n76_5;
output n77_5;
output n78_5;
output n79_5;
output n84_5;
output hour_pwm_d_4;
output n74_6;
output seq_cntr_0_5;
output seq_cntr_0_6;
output n80_6;
output n37_4;
output n36_4;
output n35_4;
wire VCC;
wire GND;
  clk_divider_0 cd1 (
    .div_clk(div_clk[3:0]),
    .n37_4(n37_4),
    .n36_4(n36_4),
    .n35_4(n35_4)
);
  pulse_gen_1 pg1 (
    .n132_3(n132_3),
    .n64_8(n64_8),
    .seq_cntr_0_4(seq_cntr_0_4),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .div_clk(div_clk[3]),
    .Duty_Num(Duty_Num[1:0]),
    .seq_cntr(seq_cntr[15:0]),
    .time_data(time_data[20:16]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0(seq_cntr_0),
    .n65_5(n65_5),
    .hour_pwm(hour_pwm),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .n84_5(n84_5),
    .hour_pwm_d_4(hour_pwm_d_4),
    .n74_6(n74_6),
    .seq_cntr_0_5(seq_cntr_0_5),
    .seq_cntr_0_6(seq_cntr_0_6),
    .n80_6(n80_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pwm_modulator_1 */
module hour (
  n64_8,
  seq_cntr_0_4,
  seq_cntr_0_d1,
  time_data,
  div_clk,
  seq_cntr,
  rst_cnt,
  seq_cntr_0,
  n65_5,
  hour_pwm,
  n66_5,
  n67_5,
  n68_5,
  n69_5,
  n70_5,
  n71_5,
  n72_5,
  n73_5,
  n74_5,
  n75_5,
  n76_5,
  n77_5,
  n78_5,
  n79_5,
  hour_pwm_d_4,
  n74_6,
  seq_cntr_0_5,
  seq_cntr_0_6,
  n80_6,
  n37_4,
  n36_4,
  n35_4
)
;
input n64_8;
input seq_cntr_0_4;
input seq_cntr_0_d1;
input [20:16] time_data;
input [3:0] div_clk;
input [15:0] seq_cntr;
input [8:8] rst_cnt;
output seq_cntr_0;
output n65_5;
output hour_pwm;
output n66_5;
output n67_5;
output n68_5;
output n69_5;
output n70_5;
output n71_5;
output n72_5;
output n73_5;
output n74_5;
output n75_5;
output n76_5;
output n77_5;
output n78_5;
output n79_5;
output hour_pwm_d_4;
output n74_6;
output seq_cntr_0_5;
output seq_cntr_0_6;
output n80_6;
output n37_4;
output n36_4;
output n35_4;
wire n132_3;
wire n84_5;
wire [1:0] Duty_Num;
wire VCC;
wire GND;
  lut_time_12 second_lut_time (
    .n84_5(n84_5),
    .time_data(time_data[20:16]),
    .n132_3(n132_3),
    .Duty_Num(Duty_Num[1:0])
);
  pwm_modulator_1 pwm1 (
    .n132_3(n132_3),
    .n64_8(n64_8),
    .seq_cntr_0_4(seq_cntr_0_4),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .div_clk(div_clk[3:0]),
    .Duty_Num(Duty_Num[1:0]),
    .seq_cntr(seq_cntr[15:0]),
    .time_data(time_data[20:16]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0(seq_cntr_0),
    .n65_5(n65_5),
    .hour_pwm(hour_pwm),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .n84_5(n84_5),
    .hour_pwm_d_4(hour_pwm_d_4),
    .n74_6(n74_6),
    .seq_cntr_0_5(seq_cntr_0_5),
    .seq_cntr_0_6(seq_cntr_0_6),
    .n80_6(n80_6),
    .n37_4(n37_4),
    .n36_4(n36_4),
    .n35_4(n35_4)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* hour */
module time_ctrl (
  n64_8,
  clk,
  time_data,
  rst_cnt,
  hour_pwm,
  sd_pwm,
  min_pwm
)
;
input n64_8;
input clk;
input [20:0] time_data;
input [8:8] rst_cnt;
output hour_pwm;
output sd_pwm;
output min_pwm;
wire seq_cntr_0_d1;
wire seq_cntr_0_4;
wire seq_cntr_0;
wire n65_5;
wire n66_5;
wire n67_5;
wire n68_5;
wire n69_5;
wire n70_5;
wire n71_5;
wire n72_5;
wire n73_5;
wire n74_5;
wire n75_5;
wire n76_5;
wire n77_5;
wire n78_5;
wire n79_5;
wire hour_pwm_d_4;
wire n74_6;
wire seq_cntr_0_5;
wire seq_cntr_0_6;
wire n80_6;
wire n37_4;
wire n36_4;
wire n35_4;
wire [3:0] div_clk;
wire [15:0] seq_cntr;
wire VCC;
wire GND;
  second u0_second (
    .n35_4(n35_4),
    .clk(clk),
    .n64_8(n64_8),
    .n36_4(n36_4),
    .n37_4(n37_4),
    .n65_5(n65_5),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .n80_6(n80_6),
    .seq_cntr_0(seq_cntr_0),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr_0_5(seq_cntr_0_5),
    .n74_6(n74_6),
    .seq_cntr_0_6(seq_cntr_0_6),
    .time_data(time_data[7:0]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .sd_pwm(sd_pwm),
    .seq_cntr_0_4(seq_cntr_0_4),
    .div_clk(div_clk[3:0]),
    .seq_cntr(seq_cntr[15:0])
);
  min u0_min (
    .seq_cntr_0(seq_cntr_0),
    .n64_8(n64_8),
    .hour_pwm_d_4(hour_pwm_d_4),
    .seq_cntr(seq_cntr[15:0]),
    .time_data(time_data[15:8]),
    .div_clk(div_clk[3]),
    .rst_cnt(rst_cnt[8]),
    .min_pwm(min_pwm)
);
  hour u0_hour (
    .n64_8(n64_8),
    .seq_cntr_0_4(seq_cntr_0_4),
    .seq_cntr_0_d1(seq_cntr_0_d1),
    .time_data(time_data[20:16]),
    .div_clk(div_clk[3:0]),
    .seq_cntr(seq_cntr[15:0]),
    .rst_cnt(rst_cnt[8]),
    .seq_cntr_0(seq_cntr_0),
    .n65_5(n65_5),
    .hour_pwm(hour_pwm),
    .n66_5(n66_5),
    .n67_5(n67_5),
    .n68_5(n68_5),
    .n69_5(n69_5),
    .n70_5(n70_5),
    .n71_5(n71_5),
    .n72_5(n72_5),
    .n73_5(n73_5),
    .n74_5(n74_5),
    .n75_5(n75_5),
    .n76_5(n76_5),
    .n77_5(n77_5),
    .n78_5(n78_5),
    .n79_5(n79_5),
    .hour_pwm_d_4(hour_pwm_d_4),
    .n74_6(n74_6),
    .seq_cntr_0_5(seq_cntr_0_5),
    .seq_cntr_0_6(seq_cntr_0_6),
    .n80_6(n80_6),
    .n37_4(n37_4),
    .n36_4(n36_4),
    .n35_4(n35_4)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* time_ctrl */
module rtc_uart_hex (
  clk,
  sd_pwm,
  min_pwm,
  hour_pwm,
  key,
  led,
  uart_rx,
  uart_tx,
  i2c_sclk,
  i2c_sdat
)
;
input clk;
output sd_pwm;
output min_pwm;
output hour_pwm;
input [3:0] key;
output [6:0] led;
input uart_rx;
output uart_tx;
output i2c_sclk;
inout i2c_sdat;
wire i2c_sdat_in;
wire n18_11;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_0_COUT;
wire n64_8;
wire read_done_Z;
wire i2c_sdat_5;
wire [8:0] rst_cnt;
wire [20:0] time_data;
wire [31:8] date_data;
wire [1:0] key_s_r;
wire [1:0] key_s;
wire [1:0] key_s_r_7;
wire [1:0] key_s_7;
wire [1:0] key_s_r_8;
wire [1:0] key_s_8;
wire [1:0] key_s_r_9;
wire [1:0] key_s_9;
wire VCC;
wire GND;
  IOBUF i2c_sdat_iobuf (
    .O(i2c_sdat_in),
    .IO(i2c_sdat),
    .I(GND),
    .OEN(i2c_sdat_5) 
);
  LUT2 n18_s3 (
    .F(n18_11),
    .I0(rst_cnt[0]),
    .I1(rst_cnt[8]) 
);
defparam n18_s3.INIT=4'h9;
  DFFE rst_cnt_7_s0 (
    .Q(rst_cnt[7]),
    .D(n11_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_7_s0.INIT=1'b0;
  DFFE rst_cnt_6_s0 (
    .Q(rst_cnt[6]),
    .D(n12_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_6_s0.INIT=1'b0;
  DFFE rst_cnt_5_s0 (
    .Q(rst_cnt[5]),
    .D(n13_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_5_s0.INIT=1'b0;
  DFFE rst_cnt_4_s0 (
    .Q(rst_cnt[4]),
    .D(n14_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_4_s0.INIT=1'b0;
  DFFE rst_cnt_3_s0 (
    .Q(rst_cnt[3]),
    .D(n15_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_3_s0.INIT=1'b0;
  DFFE rst_cnt_2_s0 (
    .Q(rst_cnt[2]),
    .D(n16_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_2_s0.INIT=1'b0;
  DFFE rst_cnt_1_s0 (
    .Q(rst_cnt[1]),
    .D(n17_1),
    .CLK(clk),
    .CE(n64_8) 
);
defparam rst_cnt_1_s0.INIT=1'b0;
  DFFE rst_cnt_8_s4 (
    .Q(rst_cnt[8]),
    .D(VCC),
    .CLK(clk),
    .CE(n10_1) 
);
defparam rst_cnt_8_s4.INIT=1'b0;
  DFF rst_cnt_0_s2 (
    .Q(rst_cnt[0]),
    .D(n18_11),
    .CLK(clk) 
);
defparam rst_cnt_0_s2.INIT=1'b0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(rst_cnt[1]),
    .I1(rst_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(rst_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(rst_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(rst_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(rst_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(rst_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(rst_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_0_COUT),
    .I0(rst_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  uart_sd30xx_ctrl u_uart_sd30xx_ctrl (
    .clk(clk),
    .i2c_sdat_in(i2c_sdat_in),
    .uart_rx(uart_rx),
    .rst_cnt(rst_cnt[8]),
    .n64_8(n64_8),
    .read_done_Z(read_done_Z),
    .i2c_sclk(i2c_sclk),
    .i2c_sdat_5(i2c_sdat_5),
    .time_data(time_data[20:0]),
    .date_data(date_data[31:8])
);
  key u_key0 (
    .clk(clk),
    .key(key[0]),
    .key_s_r(key_s_r[1:0]),
    .key_s(key_s[1:0])
);
  key_0 u_key1 (
    .clk(clk),
    .key(key[1]),
    .key_s_r(key_s_r_7[1:0]),
    .key_s(key_s_7[1:0])
);
  key_1 u_key2 (
    .clk(clk),
    .key(key[2]),
    .key_s_r(key_s_r_8[1:0]),
    .key_s(key_s_8[1:0])
);
  key_2 u_key3 (
    .clk(clk),
    .key(key[3]),
    .key_s_r(key_s_r_9[1:0]),
    .key_s(key_s_9[1:0])
);
  led u_led (
    .clk(clk),
    .n64_8(n64_8),
    .time_data(time_data[15:0]),
    .rst_cnt(rst_cnt[8]),
    .key_s(key_s_8[1:0]),
    .key_s_r(key_s_r_8[1:0]),
    .key_s_1(key_s_9[1:0]),
    .key_s_r_2(key_s_r_9[1:0]),
    .key_s_3(key_s_7[1:0]),
    .key_s_r_4(key_s_r_7[1:0]),
    .key_s_5(key_s[1:0]),
    .key_s_r_6(key_s_r[1:0]),
    .led(led[6:0])
);
  time_send_uart u_time_send_uart (
    .clk(clk),
    .read_done_Z(read_done_Z),
    .n64_8(n64_8),
    .date_data(date_data[31:8]),
    .time_data(time_data[20:0]),
    .uart_tx(uart_tx)
);
  time_ctrl u_time_ctrl (
    .n64_8(n64_8),
    .clk(clk),
    .time_data(time_data[20:0]),
    .rst_cnt(rst_cnt[8]),
    .hour_pwm(hour_pwm),
    .sd_pwm(sd_pwm),
    .min_pwm(min_pwm)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* rtc_uart_hex */
