{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 23:13:20 2020 " "Info: Processing started: Mon Oct 19 23:13:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "romram " "Info: Assuming node \"romram\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 128 480 648 144 "romram" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "romram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 112 480 648 128 "read" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rom:inst12\|inst7 " "Info: Detected gated clock \"rom:inst12\|inst7\" as buffer" {  } { { "rom.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/rom.bdf" { { 288 232 296 336 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom:inst12\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer:inst5\|inst15~0 " "Info: Detected gated clock \"buffer:inst5\|inst15~0\" as buffer" {  } { { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 88 656 720 136 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer:inst5\|inst10 " "Info: Detected gated clock \"buffer:inst5\|inst10\" as buffer" {  } { { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram:inst3\|inst9 " "Info: Detected gated clock \"ram:inst3\|inst9\" as buffer" {  } { { "ram.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/ram.bdf" { { 464 264 328 512 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram:inst3\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer:inst5\|lpm_compare2:inst\|lpm_compare:lpm_compare_component\|cmpr_o8j:auto_generated\|op_1~0 " "Info: Detected gated clock \"buffer:inst5\|lpm_compare2:inst\|lpm_compare:lpm_compare_component\|cmpr_o8j:auto_generated\|op_1~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer:inst5\|lpm_compare2:inst\|lpm_compare:lpm_compare_component\|cmpr_o8j:auto_generated\|op_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] memory ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7 91.27 MHz 10.956 ns Internal " "Info: Clock \"clk\" has Internal fmax of 91.27 MHz between source register \"buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination memory \"ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 10.956 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register memory " "Info: + Longest register to memory delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X19_Y2_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N23; Fanout = 2; REG Node = 'buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.096 ns) 0.925 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7 2 MEM M4K_X20_Y2 1 " "Info: 2: + IC(0.829 ns) + CELL(0.096 ns) = 0.925 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.096 ns ( 10.38 % ) " "Info: Total cell delay = 0.096 ns ( 10.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 89.62 % ) " "Info: Total interconnect delay = 0.829 ns ( 89.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.829ns } { 0.000ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.437 ns - Smallest " "Info: - Smallest clock skew is -4.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.344 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.344 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X20_Y2 1 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.95 % ) " "Info: Total cell delay = 1.335 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.781 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\] 2 REG LCFF_X17_Y13_N11 4 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.366 ns) 3.783 ns buffer:inst5\|inst15~0 3 COMB LCCOMB_X17_Y14_N26 1 " "Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5\|inst15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 88 656 720 136 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 4.032 ns buffer:inst5\|inst10 4 COMB LCCOMB_X17_Y14_N28 1 " "Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { buffer:inst5|inst15~0 buffer:inst5|inst10 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.505 ns buffer:inst5\|inst10~clkctrl 5 COMB CLKCTRL_G1 24 " "Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { buffer:inst5|inst10 buffer:inst5|inst10~clkctrl } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 6.781 ns buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] 6 REG LCFF_X19_Y2_N23 2 " "Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N23; Fanout = 2; REG Node = 'buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 38.39 % ) " "Info: Total cell delay = 2.603 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.178 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.829ns } { 0.000ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "romram register register ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"romram\" Internal fmax is restricted to 500.0 MHz between source register \"ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X17_Y14_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X17_Y14_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "romram destination 3.173 ns + Shortest register " "Info: + Shortest clock path from clock \"romram\" to destination register is 3.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns romram 1 CLK PIN_W11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { romram } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 128 480 648 144 "romram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.225 ns) 2.342 ns ram:inst3\|inst9 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.280 ns) + CELL(0.225 ns) = 2.342 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { romram ram:inst3|inst9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/ram.bdf" { { 464 264 328 512 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.173 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.173 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 52.95 % ) " "Info: Total cell delay = 1.680 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 47.05 % ) " "Info: Total interconnect delay = 1.493 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { romram ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "romram source 3.173 ns - Longest register " "Info: - Longest clock path from clock \"romram\" to source register is 3.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns romram 1 CLK PIN_W11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { romram } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 128 480 648 144 "romram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.225 ns) 2.342 ns ram:inst3\|inst9 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.280 ns) + CELL(0.225 ns) = 2.342 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { romram ram:inst3|inst9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/ram.bdf" { { 464 264 328 512 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.173 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.173 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 52.95 % ) " "Info: Total cell delay = 1.680 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 47.05 % ) " "Info: Total interconnect delay = 1.493 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { romram ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { romram ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { romram ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { romram {} romram~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.280ns 0.213ns } { 0.000ns 0.837ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "read register register ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"read\" Internal fmax is restricted to 500.0 MHz between source register \"ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X17_Y14_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X17_Y14_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 3.298 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 3.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 112 480 648 128 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.228 ns) 2.467 ns ram:inst3\|inst9 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.375 ns) + CELL(0.228 ns) = 2.467 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { read ram:inst3|inst9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/ram.bdf" { { 464 264 328 512 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.298 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.298 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 51.85 % ) " "Info: Total cell delay = 1.710 ns ( 51.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 48.15 % ) " "Info: Total interconnect delay = 1.588 ns ( 48.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { read ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 3.298 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 3.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 112 480 648 128 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.228 ns) 2.467 ns ram:inst3\|inst9 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.375 ns) + CELL(0.228 ns) = 2.467 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { read ram:inst3|inst9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/ram.bdf" { { 464 264 328 512 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 3.298 ns ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y14_N21 2 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.298 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 51.85 % ) " "Info: Total cell delay = 1.710 ns ( 51.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 48.15 % ) " "Info: Total interconnect delay = 1.588 ns ( 48.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { read ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { read ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { read ram:inst3|inst9 ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { read {} read~combout {} ram:inst3|inst9 {} ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.375ns 0.213ns } { 0.000ns 0.864ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\] buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] clk 3.682 ns " "Info: Found hold time violation between source  pin or register \"ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\]\" and destination pin or register \"buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" for clock \"clk\" (Hold time is 3.682 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.459 ns + Largest " "Info: + Largest clock skew is 4.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\] 2 REG LCFF_X17_Y13_N11 4 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.366 ns) 3.783 ns buffer:inst5\|inst15~0 3 COMB LCCOMB_X17_Y14_N26 1 " "Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5\|inst15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 88 656 720 136 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 4.032 ns buffer:inst5\|inst10 4 COMB LCCOMB_X17_Y14_N28 1 " "Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { buffer:inst5|inst15~0 buffer:inst5|inst10 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.505 ns buffer:inst5\|inst10~clkctrl 5 COMB CLKCTRL_G1 24 " "Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { buffer:inst5|inst10 buffer:inst5|inst10~clkctrl } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 6.794 ns buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X21_Y2_N3 1 " "Info: 6: + IC(0.671 ns) + CELL(0.618 ns) = 6.794 ns; Loc. = LCFF_X21_Y2_N3; Fanout = 1; REG Node = 'buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 38.31 % ) " "Info: Total cell delay = 2.603 ns ( 38.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 61.69 % ) " "Info: Total interconnect delay = 4.191 ns ( 61.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.335 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.472 ns) 2.335 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\] 3 MEM M4K_X20_Y2 2 " "Info: 3: + IC(0.666 ns) + CELL(0.472 ns) = 2.335 ns; Loc. = M4K_X20_Y2; Fanout = 2; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.79 % ) " "Info: Total cell delay = 1.326 ns ( 56.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.21 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.790 ns - Shortest memory register " "Info: - Shortest memory to register delay is 0.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\] 1 MEM M4K_X20_Y2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y2; Fanout = 2; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 0.635 ns buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X21_Y2_N2 1 " "Info: 2: + IC(0.531 ns) + CELL(0.053 ns) = 0.635 ns; Loc. = LCCOMB_X21_Y2_N2; Fanout = 1; COMB Node = 'buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.790 ns buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y2_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.790 ns; Loc. = LCFF_X21_Y2_N3; Fanout = 1; REG Node = 'buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.259 ns ( 32.78 % ) " "Info: Total cell delay = 0.259 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.531 ns ( 67.22 % ) " "Info: Total interconnect delay = 0.531 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.790 ns" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.531ns 0.000ns } { 0.051ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.790 ns" { ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.531ns 0.000ns } { 0.051ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7 address\[4\] clk 6.073 ns memory " "Info: tsu for memory \"ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"address\[4\]\", clock pin = \"clk\") is 6.073 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.395 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns address\[4\] 1 PIN PIN_W9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 4; PIN Node = 'address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 80 480 648 96 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.896 ns) + CELL(0.436 ns) 6.131 ns ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~18 2 COMB LCCOMB_X18_Y18_N24 2 " "Info: 2: + IC(4.896 ns) + CELL(0.436 ns) = 6.131 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 2; COMB Node = 'ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { address[4] ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.166 ns ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~22 3 COMB LCCOMB_X18_Y18_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.166 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 2; COMB Node = 'ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.201 ns ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~26 4 COMB LCCOMB_X18_Y18_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.201 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.326 ns ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~29 5 COMB LCCOMB_X18_Y18_N30 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 6.326 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 1; COMB Node = 'ram:inst3\|lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\|op_1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.103 ns) 8.395 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7 6 MEM M4K_X20_Y2 8 " "Info: 6: + IC(1.966 ns) + CELL(0.103 ns) = 8.395 ns; Loc. = M4K_X20_Y2; Fanout = 8; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 18.26 % ) " "Info: Total cell delay = 1.533 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.862 ns ( 81.74 % ) " "Info: Total interconnect delay = 6.862 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.395 ns" { address[4] ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.395 ns" { address[4] {} address[4]~combout {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.896ns 0.000ns 0.000ns 0.000ns 1.966ns } { 0.000ns 0.799ns 0.436ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.344 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 65 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.344 ns ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X20_Y2 8 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 8; MEM Node = 'ram:inst3\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_dta1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dta1.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/altsyncram_dta1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.95 % ) " "Info: Total cell delay = 1.335 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.395 ns" { address[4] ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.395 ns" { address[4] {} address[4]~combout {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26 {} ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29 {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.896ns 0.000ns 0.000ns 0.000ns 1.966ns } { 0.000ns 0.799ns 0.436ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk clk~clkctrl ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk buffer\[6\] buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] 11.486 ns register " "Info: tco from clock \"clk\" to destination pin \"buffer\[6\]\" through register \"buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 11.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.781 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\] 2 REG LCFF_X17_Y13_N11 4 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.366 ns) 3.783 ns buffer:inst5\|inst15~0 3 COMB LCCOMB_X17_Y14_N26 1 " "Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5\|inst15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 88 656 720 136 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 4.032 ns buffer:inst5\|inst10 4 COMB LCCOMB_X17_Y14_N28 1 " "Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { buffer:inst5|inst15~0 buffer:inst5|inst10 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.505 ns buffer:inst5\|inst10~clkctrl 5 COMB CLKCTRL_G1 24 " "Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { buffer:inst5|inst10 buffer:inst5|inst10~clkctrl } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 6.781 ns buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] 6 REG LCFF_X19_Y2_N11 2 " "Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 38.39 % ) " "Info: Total cell delay = 2.603 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.178 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.611 ns + Longest register pin " "Info: + Longest register to pin delay is 4.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X19_Y2_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'buffer:inst5\|lpm_dff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(1.998 ns) 4.611 ns buffer\[6\] 2 PIN PIN_B12 0 " "Info: 2: + IC(2.613 ns) + CELL(1.998 ns) = 4.611 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'buffer\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] buffer[6] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 32 1480 1656 48 "buffer\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 43.33 % ) " "Info: Total cell delay = 1.998 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 56.67 % ) " "Info: Total interconnect delay = 2.613 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] {} buffer[6] {} } { 0.000ns 2.613ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] buffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] {} buffer[6] {} } { 0.000ns 2.613ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] romram clk 1.642 ns register " "Info: th for register \"buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"romram\", clock pin = \"clk\") is 1.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.781 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 96 480 648 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\] 2 REG LCFF_X17_Y13_N11 4 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.366 ns) 3.783 ns buffer:inst5\|inst15~0 3 COMB LCCOMB_X17_Y14_N26 1 " "Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5\|inst15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 88 656 720 136 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 4.032 ns buffer:inst5\|inst10 4 COMB LCCOMB_X17_Y14_N28 1 " "Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { buffer:inst5|inst15~0 buffer:inst5|inst10 } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.505 ns buffer:inst5\|inst10~clkctrl 5 COMB CLKCTRL_G1 24 " "Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { buffer:inst5|inst10 buffer:inst5|inst10~clkctrl } "NODE_NAME" } } { "buffer.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/buffer.bdf" { { 80 736 800 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 6.781 ns buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG LCFF_X19_Y2_N17 1 " "Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N17; Fanout = 1; REG Node = 'buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 38.39 % ) " "Info: Total cell delay = 2.603 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 61.61 % ) " "Info: Total interconnect delay = 4.178 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.288 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns romram 1 CLK PIN_W11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { romram } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_3/main.bdf" { { 128 480 648 144 "romram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.503 ns) 5.288 ns buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X19_Y2_N17 1 " "Info: 2: + IC(3.948 ns) + CELL(0.503 ns) = 5.288 ns; Loc. = LCFF_X19_Y2_N17; Fanout = 1; REG Node = 'buffer:inst5\|lpm_dff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { romram buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 25.34 % ) " "Info: Total cell delay = 1.340 ns ( 25.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 74.66 % ) " "Info: Total interconnect delay = 3.948 ns ( 74.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { romram buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.288 ns" { romram {} romram~combout {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.837ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.781 ns" { clk buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] buffer:inst5|inst15~0 buffer:inst5|inst10 buffer:inst5|inst10~clkctrl buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.781 ns" { clk {} clk~combout {} buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] {} buffer:inst5|inst15~0 {} buffer:inst5|inst10 {} buffer:inst5|inst10~clkctrl {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.192ns 0.659ns 0.196ns 1.473ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { romram buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.288 ns" { romram {} romram~combout {} buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.837ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 23:13:20 2020 " "Info: Processing ended: Mon Oct 19 23:13:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
