<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cartec-MCU 2: include/S32K148_features.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cartec-MCU 2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">S32K148_features.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s32_k148__features_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**         Chip specific module features.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**     Copyright (c) 2015 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**     Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY NXP &quot;AS IS&quot; AND ANY EXPRESSED OR</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(S32K148_FEATURES_H)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define S32K148_FEATURES_H</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* ERRATA sections*/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* @brief ARM Errata 838869: Store immediate overlapping exception return operation might vector to</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * incorrect interrupt. */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ERRATA_E9005</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* @brief ARM Errata 709718: VDIV or VSQRT instructions might not complete correctly when very</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * short ISRs are used. */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ERRATA_E6940</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* @brief Errata workaround: System clock status register may be a erroneous status during the system clock switch.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * Read system clock source twice. */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ERRATA_E10777</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* @brief E10792: LPI2C: Slave Transmit Data Flag may incorrectly read as one when TXCFG is zero.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * Interrupts for transfer data should be enabled after the address valid event is detected and</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * disabled at the end of the transfer. */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ERRATA_E10792</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* @brief Number of cores. */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define NUMBER_OF_CORES (1u)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* LPI2C module features */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* @brief EDMA requests for LPI2C module */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define LPI2C_EDMA_REQ                           {{(uint8_t)EDMA_REQ_LPI2C0_TX, (uint8_t)EDMA_REQ_LPI2C0_RX}, {(uint8_t)EDMA_REQ_LPI2C1_TX, (uint8_t)EDMA_REQ_LPI2C1_RX}}</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* @brief PCC clocks for LPI2C module */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define LPI2C_PCC_CLOCKS                         {LPI2C0_CLK, LPI2C1_CLK}</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* PCC module features */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* @brief Has InUse feature (register bit PCC[INUSE]). */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define FEATURE_PCC_HAS_IN_USE_FEATURE (0)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* PORT module features */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#aba1251aea663bad643904f22c1fb43de">  101</a></span>&#160;<span class="preprocessor">#define FEATURE_PINS_DRIVER_USING_PORT (1)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* @brief Has control lock (register bit PCR[LK]). */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_PIN_CONTROL_LOCK (1)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* @brief Has open drain control (register bit PCR[ODE]). */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_OPEN_DRAIN (0)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* @brief Has digital filter (registers DFER, DFCR and DFWR). */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_DIGITAL_FILTER (1)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* @brief Has trigger output to trigger other peripherals (register bit field PCR[IRQC] values). */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_TRIGGER_OUT (0)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* @brief Has setting flag only (register bit field PCR[IRQC] values). */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_FLAG_SET_ONLY (0)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* @brief Has over-current feature (register bit field PCR[OCIE] values). */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_OVER_CURRENT (0)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* @brief Has pull resistor selection available. */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_PULL_SELECTION (1)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* @brief Has slew rate control (register bit PCR[SRE]). */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_SLEW_RATE (0)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* @brief Has passive filter (register bit field PCR[PFE]). */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_PASSIVE_FILTER (1)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* @brief Has drive strength (register bit PCR[DSE]). */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_DRIVE_STRENGTH (1)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* @brief Has drive strength control bits*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL (0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* @brief Has port input disable control bits*/</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define FEATURE_PORT_HAS_INPUT_DISABLE (1)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* SOC module features */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* @brief PORT availability on the SoC. */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define FEATURE_SOC_PORT_COUNT (5)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define FEATURE_SOC_SCG_COUNT (1)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* @brief Slow IRC low range clock frequency. */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define FEATURE_SCG_SIRC_LOW_RANGE_FREQ  (2000000U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* @brief Slow IRC high range clock frequency. */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define FEATURE_SCG_SIRC_HIGH_RANGE_FREQ (8000000U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* @brief Fast IRC trimmed clock frequency(48MHz). */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define FEATURE_SCG_FIRC_FREQ0  (48000000U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* @brief Fast IRC trimmed clock frequency(52MHz). */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define FEATURE_SCG_FIRC_FREQ1  (52000000U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* @brief Fast IRC trimmed clock frequency(56MHz). */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define FEATURE_SCG_FIRC_FREQ2  (56000000U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* @brief Fast IRC trimmed clock frequency(60MHz). */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define FEATURE_SCG_FIRC_FREQ3  (60000000U)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* CMP module features */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* @brief Comparator hard block offset control */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define FEATURE_CMP_HAS_HARD_BLOCK_OFFSET   (1)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* @brief Comparator fix DAC input to mux side */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define FEATURE_CMP_DAC_FIX_SELECTION       (0)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* @brief Comparator initialization delay */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define FEATURE_CMP_HAS_INIT_DELAY          (1)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define C0_RESET_VALUE (CMP_C0_DMAEN(0U) | CMP_C0_IER(0U) | CMP_C0_IEF(0U) | CMP_C0_CFR(1U) |                     \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">                        CMP_C0_CFF(1U) | CMP_C0_FPR(0U) | CMP_C0_SE(0U) | CMP_C0_WE(0U) |                         \</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                        CMP_C0_PMODE(0U) | CMP_C0_INVT(0U) | CMP_C0_COS(0U) | CMP_C0_OPE(0U) |                    \</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">                        CMP_C0_EN(0U) | CMP_C0_FILTER_CNT(0U) | CMP_C0_OFFSET(0U) | CMP_C0_HYSTCTR(0U))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define C1_RESET_VALUE (CMP_C1_INPSEL(0U) | CMP_C1_INNSEL(0U) | CMP_C1_CHN7(0U) | CMP_C1_CHN6(0U) |               \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">                        CMP_C1_CHN5(0U) | CMP_C1_CHN4(0U) | CMP_C1_CHN3(0U) | CMP_C1_CHN2(0U) |                   \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">                        CMP_C1_CHN1(0U) | CMP_C1_CHN0(0U) | CMP_C1_DACEN(0U) | CMP_C1_VRSEL(0U) |                 \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                        CMP_C1_PSEL(0U) | CMP_C1_MSEL(0U) |  CMP_C1_VOSEL(0U))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define C2_RESET_VALUE (CMP_C2_RRE(0U) | CMP_C2_RRIE(0U) | CMP_C2_FXMP(0U) | CMP_C2_FXMXCH(0U) | CMP_C2_CH7F(1U) |    \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">                        CMP_C2_CH6F(1U) | CMP_C2_CH5F(1U) | CMP_C2_CH4F(1U) | CMP_C2_CH3F(1U) | CMP_C2_CH2F(1U) |     \</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">                        CMP_C2_CH1F(1U) | CMP_C2_CH0F(1U) | CMP_C2_NSAM(0U) | CMP_C2_NSAM(0U) | CMP_C2_INITMOD(0U) |  \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                        CMP_C2_ACOn(0U))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define CMP_DAC_SOURCE          0U</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CMP_MUX_SOURCE          1U</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define CMP_DAC_RESOLUTION      255U</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* FLASH module features */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* @brief Is of type FTFA. */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define FEATURE_FLS_IS_FTFA (0u)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* @brief Is of type FTFC. */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define FEATURE_FLS_IS_FTFC (1u)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* @brief Is of type FTFE. */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define FEATURE_FLS_IS_FTFE (0u)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* @brief Is of type FTFL. */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define FEATURE_FLS_IS_FTFL (0u)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_FLEX_RAM_FLAGS (1u)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PF_SWAPPING_STATUS_FLAG (0u)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* @brief Has EEPROM region protection (register FEPROT). */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_EEROM_REGION_PROTECTION (1u)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* @brief Has data flash region protection (register FDPROT). */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_DATA_FLS_REGION_PROTECTION (1u)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* @brief P-Flash block count. */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_BLOCK_COUNT (3u)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* @brief P-Flash block size. */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_BLOCK_SIZE (1572864u)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* @brief P-Flash sector size. */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_BLOCK_SECTOR_SIZE (4096u)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* @brief P-Flash write unit size. */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_BLOCK_WRITE_UNIT_SIZE (8u)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* @brief P-Flash block swap feature. */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PF_BLOCK_SWAP (0u)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* @brief Has FlexNVM memory. */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_FLEX_NVM (1u)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* @brief FlexNVM block count. */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_BLOCK_COUNT (1u)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* @brief FlexNVM block size. */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_BLOCK_SIZE (524288u)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* @brief FlexNVM sector size. */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_BLOCK_SECTOR_SIZE (4096u)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* @brief FlexNVM write unit size. */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_BLOCK_WRITE_UNIT_SIZE (8u)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_START_ADDRESS (0x10000000u)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* @brief Has FlexRAM memory. */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_FLEX_RAM (1u)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* @brief FlexRAM size. */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define FEATURE_FLS_FLEX_RAM_SIZE (4096u)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define FEATURE_FLS_FLEX_RAM_START_ADDRESS (0x14000000u)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* @brief Has 0x00 Read 1s Block command. */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_READ_1S_BLOCK_CMD (1u)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* @brief Has 0x01 Read 1s Section command. */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_READ_1S_SECTION_CMD (1u)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* @brief Has 0x02 Program Check command. */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_CHECK_CMD (1u)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* @brief Has 0x03 Read Resource command. */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_READ_RESOURCE_CMD (0u)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* @brief Has 0x06 Program Longword command. */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_LONGWORD_CMD (0u)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* @brief Has 0x07 Program Phrase command. */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_PHRASE_CMD (1u)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* @brief Has 0x08 Erase Flash Block command. */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_ERASE_BLOCK_CMD (1u)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* @brief Has 0x09 Erase Flash Sector command. */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_ERASE_SECTOR_CMD (1u)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* @brief Has 0x0B Program Section command. */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_SECTION_CMD (1u)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* @brief Has 0x40 Read 1s All Blocks command. */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_READ_1S_ALL_BLOCKS_CMD (1u)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* @brief Has 0x41 Read Once command. */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_READ_ONCE_CMD (1u)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* @brief Has 0x43 Program Once command. */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_ONCE_CMD (1u)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* @brief Has 0x44 Erase All Blocks command. */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_ERASE_ALL_CMD (1u)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* @brief Has 0x45 Verify Backdoor Access Key command. */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD (1u)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* @brief Has 0x46 Swap Control command. */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_SWAP_CONTROL_CMD (0u)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* @brief Has 0x49 Erase All Blocks unsecure command. */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD (1u)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* @brief Has 0x80 Program Partition command. */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_PROGRAM_PARTITION_CMD (1u)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* @brief Has 0x81 Set FlexRAM Function command. */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_SET_FLEXRAM_FUNCTION_CMD (1u)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* @brief P-Flash Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_BLOCK_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* @brief P-Flash Erase sector command address alignment. */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_SECTOR_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* @brief P-Flash Program/Verify section command address alignment. */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_SECTION_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* @brief P-Flash Read resource command address alignment. */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_RESOURCE_CMD_ADDRESS_ALIGMENT (8u)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_CHECK_CMD_ADDRESS_ALIGMENT (4u)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define FEATURE_FLS_PF_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT (0u)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* @brief FlexNVM Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_BLOCK_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* @brief FlexNVM Erase sector command address alignment. */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SECTOR_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* @brief FlexNVM Program/Verify section command address alignment. */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SECTION_CMD_ADDRESS_ALIGMENT (16u)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* @brief FlexNVM Read resource command address alignment. */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_RESOURCE_CMD_ADDRESS_ALIGMENT (8u)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* @brief FlexNVM Program check command address alignment. */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_CHECK_CMD_ADDRESS_ALIGMENT (4u)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0000 (0x00080000u)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0001 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0010 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0011 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0100 (0x000070000u)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0101 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0110 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_0111 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1000 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1001 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1010 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1011 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1100 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1101 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1110 (0xFFFFFFFFu)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define FEATURE_FLS_DF_SIZE_1111 (0x00080000u)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0000 (0xFFFFu)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0001 (0xFFFFu)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0010 (0x1000u)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0011 (0x0800u)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0100 (0x0400u)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0101 (0x0200u)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0110 (0x0100u)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 0111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_0111 (0x0080u)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1000 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1000 (0x0040u)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1001 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1001 (0x0020u)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1010 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1010 (0xFFFFu)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1011 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1011 (0xFFFFu)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1100 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1100 (0xFFFFu)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1101 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1101 (0xFFFFu)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1110 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1110 (0xFFFFu)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* @brief Emulated EEPROM size code 1111 mapping to emulated EEPROM size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define FEATURE_FLS_EE_SIZE_1111 (0x0000u)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* @brief Has the detection of uncorrected ECC errors. */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define FEATURE_FLS_HAS_DETECT_ECC_ERROR (1)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* CAN module features */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* @brief Frames available in Rx FIFO flag shift */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define FEATURE_CAN_RXFIFO_FRAME_AVAILABLE  (5U)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* @brief Rx FIFO warning flag shift */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define FEATURE_CAN_RXFIFO_WARNING          (6U)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* @brief Rx FIFO overflow flag shift */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define FEATURE_CAN_RXFIFO_OVERFLOW         (7U)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN0 */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define FEATURE_CAN0_MAX_MB_NUM             (32U)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN1 */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define FEATURE_CAN1_MAX_MB_NUM             (32U)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* @brief Maximum number of Message Buffers supported for payload size 8 for CAN2 */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define FEATURE_CAN2_MAX_MB_NUM             (32U)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* @brief Array of maximum number of Message Buffers supported for payload size 8 for all the CAN instances */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define FEATURE_CAN_MAX_MB_NUM_ARRAY        { FEATURE_CAN0_MAX_MB_NUM, \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                                              FEATURE_CAN1_MAX_MB_NUM, \</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">                                              FEATURE_CAN2_MAX_MB_NUM }</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* @brief Has PE clock source select (bit field CAN_CTRL1[CLKSRC]). */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_PE_CLKSRC_SELECT     (1)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* @brief Maximum number of Message Buffers supported for payload size 8 for any of the CAN instances */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define FEATURE_CAN_MAX_MB_NUM              (32U)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* @brief Has Pretending Networking mode */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_PRETENDED_NETWORKING        (1)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* @brief Has Stuff Bit Count Enable Bit */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_STFCNTEN_ENABLE             (0)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* @brief Has ISO CAN FD Enable Bit */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_ISOCANFDEN_ENABLE           (1)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* @brief Has Message Buffer Data Size Region 1 */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_MBDSR1                      (0)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* @brief Has Message Buffer Data Size Region 2 */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_MBDSR2                      (0)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* @brief Has DMA enable (bit field MCR[DMA]). */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_DMA_ENABLE                  (1)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* @brief DMA hardware requests for all FlexCAN instances */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define FEATURE_CAN_EDMA_REQUESTS           { EDMA_REQ_FLEXCAN0, \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                                              EDMA_REQ_FLEXCAN1, \</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">                                              EDMA_REQ_FLEXCAN2 }</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* @brief Maximum number of Message Buffers IRQs */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define FEATURE_CAN_MB_IRQS_MAX_COUNT       (2U)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* @brief Has Wake Up Irq channels (CAN_Wake_Up_IRQS_CH_COUNT &gt; 0u) */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_WAKE_UP_IRQ         (1U)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* @brief Message Buffers IRQs */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define FEATURE_CAN_MB_IRQS                 { CAN_ORed_0_15_MB_IRQS, \</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">                                              CAN_ORed_16_31_MB_IRQS }</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a235904401f36d5c6935bcd1da85b868f">  392</a></span>&#160;<span class="preprocessor">#define FEATURE_CAN_RAM_OFFSET              (0x00000080u)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#if FEATURE_CAN_HAS_PE_CLKSRC_SELECT</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a5212a1f67eba7896bf7be05f76da5968">  396</a></span>&#160;<span class="preprocessor">#define FEATURE_CAN_PE_CLK_NUM    2U</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* @brief FlexCAN clock source */</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7c">  398</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7cac84c2b13d25bdd88623d3b2245f596c6">  399</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7cac84c2b13d25bdd88623d3b2245f596c6">FLEXCAN_CLK_SOURCE_SOSCDIV2</a> = 0U,  </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7ca4fd7fda751aef89ca4431a9ea6aab107">  400</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7ca4fd7fda751aef89ca4431a9ea6aab107">FLEXCAN_CLK_SOURCE_SYS</a> = 1U        </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;} <a class="code" href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7c">flexcan_clk_source_t</a>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* @brief Clock names for FlexCAN PE clock */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define FLEXCAN_PE_CLOCK_NAMES { FLEXCAN_CLK_SOURCE_SOSCDIV2, FLEXCAN_CLK_SOURCE_SYS }</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* @brief Has Self Wake Up mode */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define FEATURE_CAN_HAS_SELF_WAKE_UP        (0)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* LPUART module features */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* @brief Has extended data register ED. */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS (1)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* @brief Hardware flow control (RTS, CTS) is supported. */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_MODEM_SUPPORT (1)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* @brief Baud rate oversampling is available. */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT (1)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* @brief Baud rate oversampling is available. */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT (1)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_FIFO_SIZE (4U)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* @brief Supports two match addresses to filter incoming frames. */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_ADDRESS_MATCHING (1)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* @brief Has transmitter/receiver DMA enable bits. */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_HAS_DMA_ENABLE (1)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* @brief Flag clearance mask for STAT register. */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_STAT_REG_FLAGS_MASK (0xC01FC000U)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* @brief Flag clearance mask for FIFO register. */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_FIFO_REG_FLAGS_MASK (0x00030000U)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* @brief Reset mask for FIFO register. */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_FIFO_RESET_MASK (0x0003C000U)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* @brief Default oversampling ratio. */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_DEFAULT_OSR (0x0FUL)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* @brief Default baud rate modulo divisor. */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define FEATURE_LPUART_DEFAULT_SBR (0x04UL)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* @brief Clock names for LPUART. */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define LPUART_CLOCK_NAMES {LPUART0_CLK, LPUART1_CLK, LPUART2_CLK}</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* FlexIO module features */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* @brief Define the maximum number of shifters for any FlexIO instance. */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define FEATURE_FLEXIO_MAX_SHIFTER_COUNT  (4U)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* @brief Define DMA request names for Flexio. */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define FEATURE_FLEXIO_DMA_REQ_0    EDMA_REQ_FLEXIO_SHIFTER0</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define FEATURE_FLEXIO_DMA_REQ_1    EDMA_REQ_FLEXIO_SHIFTER1</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define FEATURE_FLEXIO_DMA_REQ_2    EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define FEATURE_FLEXIO_DMA_REQ_3    EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* LPSPI module features */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* @brief DMA instance used for LPSPI module */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define LPSPI_DMA_INSTANCE 0U</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* @brief DMA instance used for LPI2C module */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define LPI2C_DMA_INSTANCE 0U</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* Interrupt module features */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* @brief Lowest interrupt request number. */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_IRQ_MIN         (NonMaskableInt_IRQn)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* @brief Highest interrupt request number. */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a3022e66b1ad7f94360f5c59b92109fca">  460</a></span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_IRQ_MAX         (FTM7_Ovf_Reload_IRQn)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define FEATURE_NVIC_PRIO_BITS            (4U)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* @brief Has software interrupt. */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ  (0u)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* @brief Has pending interrupt state. */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_HAS_PENDING_STATE (1u)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* @brief Has active interrupt state. */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_HAS_ACTIVE_STATE  (1u)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* @brief Multicore support for interrupts */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_MULTICORE_SUPPORT  (0u)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* @brief Registers in which the start of interrupt vector table needs to be configured */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define FEATURE_INTERRUPT_INT_VECTORS {&amp;S32_SCB-&gt;VTOR}</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* System Control Block module features */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* @brief VECTKEY value so that AIRCR register write is not ignored. */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define FEATURE_SCB_VECTKEY               (0x05FAU)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* SMC module features */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* @brief Has stop option (register bit STOPCTRL[STOPO]). */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define FEATURE_SMC_HAS_STOPO (1)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* @brief Has partial stop option (register bit STOPCTRL[PSTOPO]). */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define FEATURE_SMC_HAS_PSTOPO (0)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* @brief Has WAIT and VLPW options. */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define FEATURE_SMC_HAS_WAIT_VLPW (0)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* @brief Has high speed run mode (register bit PMPROT[AHSRUN]). */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE (1)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* MPU module features */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/* @brief Specifies hardware revision level. */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define FEATURE_MPU_HARDWARE_REVISION_LEVEL   (1U)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* @brief Has process identifier support. */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define FEATURE_MPU_HAS_PROCESS_IDENTIFIER    (1U)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* @brief Specifies total number of bus masters. */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER_COUNT              (4U)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* @brief Specifies maximum number of masters which have separated</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">privilege rights for user and supervisor mode accesses (e.g. master0~3 in S32K14x).</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MAX_LOW_MASTER_NUMBER     (3U)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* @brief Specifies maximum number of masters which have only</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">read and write permissions (e.g. master4~7 in S32K14x).</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MAX_HIGH_MASTER_NUMBER    (7U)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* @brief Specifies number of set access control right bits for</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">   masters which have separated privilege rights for user and</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">   supervisor mode accesses (e.g. master0~3 in S32K14x).</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define FEATURE_MPU_LOW_MASTER_CONTROL_WIDTH  (6U)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* @brief Specifies number of set access control right bits for</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">   masters which have only read and write permissions(e.g. master4~7 in S32K14x).</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define FEATURE_MPU_HIGH_MASTER_CONTROL_WIDTH (2U)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* @brief The MPU Logical Bus Master Number for core bus master. */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER_CORE               (0U)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* @brief The MPU Logical Bus Master Number for Debugger master. */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER_DEBUGGER           (1U)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* @brief The MPU Logical Bus Master Number for DMA master. */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER_DMA                (2U)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* @brief The MPU Logical Bus Master Number for ENET master. */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER_ENET               (3U)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* @brief Specifies master number. */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define FEATURE_MPU_MASTER                        \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">{                                                 \</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">    FEATURE_MPU_MASTER_CORE,          \</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">    FEATURE_MPU_MASTER_DEBUGGER,  \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">    FEATURE_MPU_MASTER_DMA,            \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">    FEATURE_MPU_MASTER_ENET,          \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* @brief Specifies total number of slave ports. */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_COUNT               (5U)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* @brief The MPU Slave Port Assignment for Flash Controller and boot ROM. */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_FLASH_BOOTROM       (0U)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* @brief The MPU Slave Port Assignment for SRAM back door. */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_SRAM_BACKDOOR       (1U)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/* @brief The MPU Slave Port Assignment for SRAM_L front door. */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_SRAM_L_FRONTDOOR    (2U)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* @brief The MPU Slave Port Assignment for SRAM_U front door. */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_SRAM_U_FRONTDOOR    (3U)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* @brief The MPU Slave Port Assignment for QuadSPI. */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_QUADSPI             (4U)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* @brief The MPU Slave Port mask. */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_MASK                (0xF8000000U)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_SHIFT               (27u)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE_WIDTH               (5u)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define FEATURE_MPU_SLAVE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FEATURE_MPU_SLAVE_SHIFT))&amp;FEATURE_MPU_SLAVE_MASK)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* WDOG module features */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* @brief The 32-bit value used for unlocking the WDOG. */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_UNLOCK_VALUE                       (0xD928C520U)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* @brief The 32-bit value used for resetting the WDOG counter. */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_TRIGGER_VALUE                      (0xB480A602U)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* @brief The reset value of the timeout register. */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_TO_RESET_VALUE                     (0x400U)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* @brief The value minimum of the timeout register. */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_MINIMUM_TIMEOUT_VALUE              (0x0U)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* @brief The reset value of the window register. */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_WIN_RESET_VALUE                    (0x0U)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* @brief The mask of the reserved bit in the CS register. */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_CS_RESERVED_MASK                   (0x2000U)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* @brief The value used to set WDOG source clock from LPO. */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_CLK_FROM_LPO                       (0x1UL)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* @brief The first 16-bit value used for unlocking the WDOG. */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_UNLOCK16_FIRST_VALUE               (0xC520U)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* @brief The second 16-bit value used for unlocking the WDOG. */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_UNLOCK16_SECOND_VALUE              (0xD928U)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* @brief The first 16-bit value used for resetting the WDOG counter. */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_TRIGGER16_FIRST_VALUE              (0xA602U)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* @brief The second 16-bit value used for resetting the WDOG counter. */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define FEATURE_WDOG_TRIGGER16_SECOND_VALUE             (0xB480U)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* DMA module features */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* @brief Number of DMA channels. */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CHANNELS (16U)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/* @brief Number of DMA virtual channels. */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define FEATURE_DMA_VIRTUAL_CHANNELS ((uint32_t)FEATURE_DMA_CHANNELS * (uint32_t)DMA_INSTANCE_COUNT)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* @brief Number of DMA interrupt lines. */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CHANNELS_INTERRUPT_LINES (16U)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* @brief Number of DMA virtual interrupt lines. */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define FEATURE_DMA_VIRTUAL_CHANNELS_INTERRUPT_LINES ((uint32_t)FEATURE_DMA_CHANNELS_INTERRUPT_LINES * (uint32_t)DMA_INSTANCE_COUNT)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* @brief Number of DMA error interrupt lines. */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define FEATURE_DMA_ERROR_INTERRUPT_LINES (1U)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* @brief Number of DMA virtual error interrupt lines. */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define FEATURE_DMA_VIRTUAL_ERROR_INTERRUPT_LINES ((uint32_t)FEATURE_DMA_ERROR_INTERRUPT_LINES * (uint32_t)DMA_INSTANCE_COUNT)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* @brief DMA module has error interrupt. */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define FEATURE_DMA_HAS_ERROR_IRQ</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/* @brief DMA module separate interrupt lines for each channel */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define FEATURE_DMA_SEPARATE_IRQ_LINES_PER_CHN</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* @brief Conversion from channel index to DCHPRI index. */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CHN_TO_DCHPRI_INDEX(x) ((x) ^ 3U)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* @brief DMA channel groups count. */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CHANNEL_GROUP_COUNT (1U)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* @brief Clock name for DMA */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CLOCK_NAMES {SIM_DMA_CLK}</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* @brief DMA channel width based on number of TCDs: 2^N, N=4,5,... */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define FEATURE_DMA_CH_WIDTH (4U)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* @brief DMA channel to instance */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define FEATURE_DMA_VCH_TO_INSTANCE(x)  ((x) &gt;&gt; (uint32_t)FEATURE_DMA_CH_WIDTH)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* @brief DMA virtual channel to channel */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define FEATURE_DMA_VCH_TO_CH(x)        ((x) &amp; ((uint32_t)FEATURE_DMA_CHANNELS - 1U))</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* @brief DMA supports the following particular transfer size: */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define FEATURE_DMA_TRANSFER_SIZE_16B</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* DMAMUX module features */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* @brief Number of DMA channels. */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_CHANNELS (16U)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* @brief Has the periodic trigger capability */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_HAS_TRIG (1)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* @brief Conversion from request source to the actual DMAMUX channel */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_REQ_SRC_TO_CH(x) (x)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/* @brief Mapping between request source and DMAMUX instance */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_REQ_SRC_TO_INSTANCE(x) (0U)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* @brief Conversion from eDMA channel index to DMAMUX channel. */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_DMA_CH_TO_CH(x) (x)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* @brief Conversion from DMAMUX channel DMAMUX register index. */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_CHN_REG_INDEX(x) (x)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* @brief Clock names for DMAMUX. */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define FEATURE_DMAMUX_CLOCK_NAMES {DMAMUX0_CLK}</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ad052948ef0b5730afc6ce6101c34ae47">  637</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    EDMA_REQ_DISABLED = 0U,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    ENET_MAC0_TIMER_OR_CH0_CH3 = 1U,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    EDMA_REQ_LPUART0_RX = 2U,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    EDMA_REQ_LPUART0_TX = 3U,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    EDMA_REQ_LPUART1_RX = 4U,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    EDMA_REQ_LPUART1_TX = 5U,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    EDMA_REQ_LPUART2_RX = 6U,</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    EDMA_REQ_LPUART2_TX = 7U,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    EDMA_REQ_LPI2C1_RX = 8U,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    EDMA_REQ_LPI2C1_TX = 9U,</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    EDMA_REQ_FLEXIO_SHIFTER0 = 10U,</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    EDMA_REQ_FLEXIO_SHIFTER1 = 11U,</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX = 12U,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX = 13U,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    EDMA_REQ_LPSPI0_RX = 14U,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    EDMA_REQ_LPSPI0_TX = 15U,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    EDMA_REQ_LPSPI1_RX = 16U,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    EDMA_REQ_LPSPI1_TX = 17U,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    EDMA_REQ_LPSPI2_RX = 18U,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    EDMA_REQ_LPSPI2_TX = 19U,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    EDMA_REQ_FTM1_CHANNEL_0 = 20U,</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    EDMA_REQ_FTM1_CHANNEL_1 = 21U,</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    EDMA_REQ_FTM1_CHANNEL_2 = 22U,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    EDMA_REQ_FTM1_CHANNEL_3 = 23U,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    EDMA_REQ_FTM1_CHANNEL_4 = 24U,</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    EDMA_REQ_FTM1_CHANNEL_5 = 25U,</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    EDMA_REQ_FTM1_CHANNEL_6 = 26U,</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    EDMA_REQ_FTM1_CHANNEL_7 = 27U,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    EDMA_REQ_FTM2_CHANNEL_0 = 28U,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    EDMA_REQ_FTM2_CHANNEL_1 = 29U,</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    EDMA_REQ_FTM2_CHANNEL_2 = 30U,</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    EDMA_REQ_FTM2_CHANNEL_3 = 31U,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    EDMA_REQ_FTM2_CHANNEL_4 = 32U,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    EDMA_REQ_FTM2_CHANNEL_5 = 33U,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    EDMA_REQ_FTM2_CHANNEL_6 = 34U,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    EDMA_REQ_FTM2_CHANNEL_7 = 35U,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    EDMA_REQ_FTM0_OR_CH0_CH7 = 36U,</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    EDMA_REQ_FTM3_OR_CH0_CH7 = 37U,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    EDMA_REQ_FTM4_OR_CH0_CH7 = 38U,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    EDMA_REQ_FTM5_OR_CH0_CH7 = 39U,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    EDMA_REQ_FTM6_OR_CH0_CH7 = 40U,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    EDMA_REQ_FTM7_OR_CH0_CH7 = 41U,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    EDMA_REQ_ADC0 = 42U,</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    EDMA_REQ_ADC1 = 43U,</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    EDMA_REQ_LPI2C0_RX = 44U,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    EDMA_REQ_LPI2C0_TX = 45U,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    EDMA_REQ_PDB0 = 46U,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    EDMA_REQ_PDB1 = 47U,</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    EDMA_REQ_CMP0 = 48U,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    EDMA_REQ_PORTA = 49U,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    EDMA_REQ_PORTB = 50U,</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    EDMA_REQ_PORTC = 51U,</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    EDMA_REQ_PORTD = 52U,</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    EDMA_REQ_PORTE = 53U,</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    EDMA_REQ_FLEXCAN0 = 54U,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    EDMA_REQ_FLEXCAN1 = 55U,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    EDMA_REQ_FLEXCAN2 = 56U,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    EDMA_REQ_SAI0_RX = 57U,</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    EDMA_REQ_SAI0_TX = 58U,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    EDMA_REQ_LPTMR0 = 59U,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    EDMA_REQ_QUADSPI_RX = 60U,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    EDMA_REQ_QUADSPI_TX = 61U,</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    EDMA_REQ_DMAMUX_ALWAYS_ENABLED0 = 62U,</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    EDMA_REQ_DMAMUX_ALWAYS_ENABLED1 = 63U</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;} <a class="code" href="_s32_k148__features_8h.html#ad052948ef0b5730afc6ce6101c34ae47">dma_request_source_t</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* LPI2C module features */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* @brief Disable high-speed and ultra-fast operating modes for S32K14x. */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define LPI2C_HAS_FAST_PLUS_MODE (0U)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define LPI2C_HAS_HIGH_SPEED_MODE (0U)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define LPI2C_HAS_ULTRA_FAST_MODE (0U)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* FTM module features */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/* @brief Number of PWM channels */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define FEATURE_FTM_CHANNEL_COUNT               (8U)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* @brief Number of fault channels */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define FTM_FEATURE_FAULT_CHANNELS              (4U)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">/* @brief Width of control channel */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define FTM_FEATURE_COMBINE_CHAN_CTRL_WIDTH     (8U)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* @brief Output channel offset */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define FTM_FEATURE_OUTPUT_CHANNEL_OFFSET       (16U)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/* @brief Max counter value */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define FTM_FEATURE_CNT_MAX_VALUE_U32           (0x0000FFFFU)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* @brief Input capture for single shot */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define FTM_FEATURE_INPUT_CAPTURE_SINGLE_SHOT   (2U)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* @brief Dithering has supported on the generated PWM signals */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define FEATURE_FTM_HAS_SUPPORTED_DITHERING     (1U)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* CRC module features */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* @brief CRC module use for S32K. */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DRIVER_SOFT_POLYNOMIAL</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* @brief Default CRC bit width */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DEFAULT_WIDTH               CRC_BITS_16</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* @brief Default CRC read transpose */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DEFAULT_READ_TRANSPOSE      CRC_TRANSPOSE_NONE</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* @brief Default CRC write transpose */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DEFAULT_WRITE_TRANSPOSE     CRC_TRANSPOSE_NONE</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* @brief Default polynomial 0x1021U */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DEFAULT_POLYNOMIAL          (0x1021U)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* @brief Default seed value is 0xFFFFU */</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define FEATURE_CRC_DEFAULT_SEED                (0xFFFFU)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* EWM module features */</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/* @brief First byte of the EWM Service key        */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define FEATURE_EWM_KEY_FIRST_BYTE      (0xB4U)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* @brief Second byte of the EWM Service key       */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define FEATURE_EWM_KEY_SECOND_BYTE     (0x2CU)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* @brief EWM Compare High register maximum value  */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define FEATURE_EWM_CMPH_MAX_VALUE      (0xFEU)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/* @brief EWM Compare Low register minimum value  */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define FEATURE_EWM_CMPL_MIN_VALUE      (0x00U)</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* CLOCK names */</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728">  756</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="comment">/* Main clocks */</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1606bfcda143d5db2503d77b7fe4c939">  759</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1606bfcda143d5db2503d77b7fe4c939">CORE_CLK</a>                     = 0u,       </div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac7898ed0cdcd93a0be61a146d5636d37">  760</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac7898ed0cdcd93a0be61a146d5636d37">BUS_CLK</a>                      = 1u,       </div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c25b64ee4d6ba8609b92b91db102820">  761</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c25b64ee4d6ba8609b92b91db102820">SLOW_CLK</a>                     = 2u,       </div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aafe24172144ab5285db194ec64c787d2">  762</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aafe24172144ab5285db194ec64c787d2">CLKOUT_CLK</a>                   = 3u,       </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">/* Other internal clocks used by peripherals. */</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1b4b205da208041f2d235bb4cee50428">  765</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1b4b205da208041f2d235bb4cee50428">SIRC_CLK</a>                     = 4u,       </div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a986d96920b7600089c66227ab0e643d9">  766</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a986d96920b7600089c66227ab0e643d9">FIRC_CLK</a>                     = 5u,       </div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a410153ef33e8897df2152289c8a152c3">  767</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a410153ef33e8897df2152289c8a152c3">SOSC_CLK</a>                     = 6u,       </div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a92ee50b490f672936847fb9750d76380">  768</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a92ee50b490f672936847fb9750d76380">SPLL_CLK</a>                     = 7u,       </div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a78c35af4c4c50224dfa11c5667493a3e">  769</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a78c35af4c4c50224dfa11c5667493a3e">RTC_CLKIN_CLK</a>                = 8u,       </div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a6e0bf37f89cc3edd94d694eb03cb87b5">  770</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a6e0bf37f89cc3edd94d694eb03cb87b5">SCG_CLKOUT_CLK</a>               = 9u,       </div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a79b0abe4bb4e7a98123a19e1465debda">  771</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a79b0abe4bb4e7a98123a19e1465debda">SIRCDIV1_CLK</a>                 = 10u,      </div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a9e1d7bf259b25967183fb0eafc926414">  772</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a9e1d7bf259b25967183fb0eafc926414">SIRCDIV2_CLK</a>                 = 11u,      </div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0c589a8b82778c8ced47b624f53946de">  773</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0c589a8b82778c8ced47b624f53946de">FIRCDIV1_CLK</a>                 = 12u,      </div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14a8ed443f4d8603dc25d278a7ef63e6">  774</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14a8ed443f4d8603dc25d278a7ef63e6">FIRCDIV2_CLK</a>                 = 13u,      </div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8d95c87051a91e13284592552d5958c">  775</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8d95c87051a91e13284592552d5958c">SOSCDIV1_CLK</a>                 = 14u,      </div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a49126e01794c2f37718cac03eeee29">  776</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a49126e01794c2f37718cac03eeee29">SOSCDIV2_CLK</a>                 = 15u,      </div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5fc2084e2ebc5327f49d0cab8fb76c1c">  777</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5fc2084e2ebc5327f49d0cab8fb76c1c">SPLLDIV1_CLK</a>                 = 16u,      </div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acef4a2e31af3ae8f1c82909159e15704">  778</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acef4a2e31af3ae8f1c82909159e15704">SPLLDIV2_CLK</a>                 = 17u,      </div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a917b2b9c3e09da934fb4f8083e1e8706">  780</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a917b2b9c3e09da934fb4f8083e1e8706">SCG_END_OF_CLOCKS</a>            = 18u,      </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="comment">/* SIM clocks */</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af76061ee4a2a1377b0dc9b4d5d3066ed">  783</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af76061ee4a2a1377b0dc9b4d5d3066ed">SIM_FTM0_CLOCKSEL</a>            = 21u,      </div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a88a1496d3a7854b58898716acf4df8d9">  784</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a88a1496d3a7854b58898716acf4df8d9">SIM_FTM1_CLOCKSEL</a>            = 22u,      </div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adc872acc8667382305f28ffaf5336bab">  785</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adc872acc8667382305f28ffaf5336bab">SIM_FTM2_CLOCKSEL</a>            = 23u,      </div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac981cc6bd2d8a2760fa45c45cac424f1">  786</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac981cc6bd2d8a2760fa45c45cac424f1">SIM_FTM3_CLOCKSEL</a>            = 24u,      </div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728add5801c52532f88027ce4acb38dcabc3">  787</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728add5801c52532f88027ce4acb38dcabc3">SIM_FTM4_CLOCKSEL</a>            = 25u,      </div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a73a6b312d568d6f9d0c6d93da42fc2d4">  788</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a73a6b312d568d6f9d0c6d93da42fc2d4">SIM_FTM5_CLOCKSEL</a>            = 26u,      </div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a4996241320322e70543ba35538c6911f">  789</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a4996241320322e70543ba35538c6911f">SIM_FTM6_CLOCKSEL</a>            = 27u,      </div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8b88c6a15939bbdcf05faeda872d4193">  790</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8b88c6a15939bbdcf05faeda872d4193">SIM_FTM7_CLOCKSEL</a>            = 28u,      </div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728abc44cf0e5105a20a06da4254b750a7f0">  791</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728abc44cf0e5105a20a06da4254b750a7f0">SIM_CLKOUTSELL</a>               = 29u,      </div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0516d3c344fcbf418c8a679b6fdde001">  792</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0516d3c344fcbf418c8a679b6fdde001">SIM_RTCCLK_CLK</a>               = 30u,      </div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa045a85e9730833da1cea5e9472ad63c">  793</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa045a85e9730833da1cea5e9472ad63c">SIM_LPO_CLK</a>                  = 31u,      </div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d9b982723bf51027085e4cec63abdf4">  794</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d9b982723bf51027085e4cec63abdf4">SIM_LPO_1K_CLK</a>               = 32u,      </div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa4cf49c2ed828cc1d256d9efce7360c3">  795</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa4cf49c2ed828cc1d256d9efce7360c3">SIM_LPO_32K_CLK</a>              = 33u,      </div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a23cc89a7cfd725f60e6783ab97ac0125">  796</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a23cc89a7cfd725f60e6783ab97ac0125">SIM_LPO_128K_CLK</a>             = 34u,      </div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c73ce4ba9206fc6f21d123ba45e37eb">  797</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c73ce4ba9206fc6f21d123ba45e37eb">SIM_EIM_CLK</a>                  = 35u,      </div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5f7d8d3c5f81c2fa8e68213142493a5e">  798</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5f7d8d3c5f81c2fa8e68213142493a5e">SIM_ERM_CLK</a>                  = 36u,      </div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d4fd3faea12aef191e44b572714a0ed">  799</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d4fd3faea12aef191e44b572714a0ed">SIM_DMA_CLK</a>                  = 37u,      </div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2d699fe90cf315906b9629acdb456b55">  800</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2d699fe90cf315906b9629acdb456b55">SIM_MPU_CLK</a>                  = 38u,      </div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a7f7456224b6ddd6979e8e9bdbec4485a">  801</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a7f7456224b6ddd6979e8e9bdbec4485a">SIM_MSCM_CLK</a>                 = 39u,      </div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a69cbc4d13a3aa4165c5f3b5e57461928">  802</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a69cbc4d13a3aa4165c5f3b5e57461928">SIM_END_OF_CLOCKS</a>            = 40u,      </div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a56b96694f0e30eeee3a2350fb0fc5d26">  804</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a56b96694f0e30eeee3a2350fb0fc5d26">CMP0_CLK</a>                     = 41u,      </div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa900a5e95d22923e09ffa7cb7d936663">  805</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa900a5e95d22923e09ffa7cb7d936663">CRC0_CLK</a>                     = 42u,      </div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0b822ad238c633b7262f45f5e6cf7a90">  806</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0b822ad238c633b7262f45f5e6cf7a90">DMAMUX0_CLK</a>                  = 43u,      </div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59e85273dc492eb800cc81b1a978217d">  807</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59e85273dc492eb800cc81b1a978217d">EWM0_CLK</a>                     = 44u,      </div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a81696b611580c10e7ee75d79e9ffc319">  808</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a81696b611580c10e7ee75d79e9ffc319">PORTA_CLK</a>                    = 45u,      </div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af67a193202298cd19de8cbca17b054a7">  809</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af67a193202298cd19de8cbca17b054a7">PORTB_CLK</a>                    = 46u,      </div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a36cd28cb668c611ab0bbf2fb93d43a5c">  810</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a36cd28cb668c611ab0bbf2fb93d43a5c">PORTC_CLK</a>                    = 47u,      </div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260c595ce7d4c407fa7ed38fd4f3df4e">  811</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260c595ce7d4c407fa7ed38fd4f3df4e">PORTD_CLK</a>                    = 48u,      </div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a4e200aef3e0f7bdfa6d0de395019ac">  812</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a4e200aef3e0f7bdfa6d0de395019ac">PORTE_CLK</a>                    = 49u,      </div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0cf4b2d80428cbfec45b158fbdc6236b">  813</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0cf4b2d80428cbfec45b158fbdc6236b">RTC0_CLK</a>                     = 50u,      </div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a05e99faead15427762b1e234b62e0c04">  814</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a05e99faead15427762b1e234b62e0c04">SAI0_CLK</a>                     = 51u,      </div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a16e016d8f40d765e7468cf37e71a6b83">  815</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a16e016d8f40d765e7468cf37e71a6b83">SAI1_CLK</a>                     = 52u,      </div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2477bd906d0798a73898291bd322d961">  816</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2477bd906d0798a73898291bd322d961">PCC_END_OF_BUS_CLOCKS</a>        = 53u,      </div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a61833afb78bd451d0989d464affdcf66">  817</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a61833afb78bd451d0989d464affdcf66">FlexCAN0_CLK</a>                 = 54u,      </div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a836a65c87e4e539438b9fb62d994ed38">  818</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a836a65c87e4e539438b9fb62d994ed38">FlexCAN1_CLK</a>                 = 55u,      </div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad91dde1ea5b142638664859608c33552">  819</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad91dde1ea5b142638664859608c33552">FlexCAN2_CLK</a>                 = 56u,      </div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14197c74246399718d1246cbc5f268c5">  820</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14197c74246399718d1246cbc5f268c5">PDB0_CLK</a>                     = 57u,      </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5509eef8d0961b56b9d21df0bbe845eb">  821</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5509eef8d0961b56b9d21df0bbe845eb">PDB1_CLK</a>                     = 58u,      </div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3789bcbda7a2e69fb398601ac4c27e22">  822</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3789bcbda7a2e69fb398601ac4c27e22">PCC_END_OF_SYS_CLOCKS</a>        = 59u,      </div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a488125d2b414d8e82e0b6d99f5fe9f50">  823</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a488125d2b414d8e82e0b6d99f5fe9f50">FTFC0_CLK</a>                    = 60u,      </div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab635109b0ca823bdc0d4d54e0f633397">  824</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab635109b0ca823bdc0d4d54e0f633397">PCC_END_OF_SLOW_CLOCKS</a>       = 61u,      </div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab3122d0fe601666018ba685e49255704">  825</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab3122d0fe601666018ba685e49255704">ENET0_CLK</a>                    = 62u,      </div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a66b57a1242cf65dfeaff29f9595a5ac3">  826</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a66b57a1242cf65dfeaff29f9595a5ac3">FTM0_CLK</a>                     = 63u,      </div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad3e7eee91d0fb528a8761fce02f2717f">  827</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad3e7eee91d0fb528a8761fce02f2717f">FTM1_CLK</a>                     = 64u,      </div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c24a1eefed896e3020b7de28841c376">  828</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c24a1eefed896e3020b7de28841c376">FTM2_CLK</a>                     = 65u,      </div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0072cc76f059683eb05d4bd6dd7e544e">  829</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0072cc76f059683eb05d4bd6dd7e544e">FTM3_CLK</a>                     = 66u,      </div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a519b5304d69c5a06df36ab77d320f354">  830</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a519b5304d69c5a06df36ab77d320f354">FTM4_CLK</a>                     = 67u,      </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adf02fb1bf267466debc5977c7b64b746">  831</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adf02fb1bf267466debc5977c7b64b746">FTM5_CLK</a>                     = 68u,      </div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a321976255235b4c115dda89f450bfdb0">  832</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a321976255235b4c115dda89f450bfdb0">FTM6_CLK</a>                     = 69u,      </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a31815f9f773a499efc0403ba71cbdb85">  833</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a31815f9f773a499efc0403ba71cbdb85">FTM7_CLK</a>                     = 70u,      </div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad0951a3528d0ba7e81fe92d22829f6c8">  834</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad0951a3528d0ba7e81fe92d22829f6c8">PCC_END_OF_ASYNCH_DIV1_CLOCKS</a>= 71u,      </div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac45712770baf5006c023e481cb1e7cb8">  835</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac45712770baf5006c023e481cb1e7cb8">ADC0_CLK</a>                     = 72u,      </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a515687ebfbd690452ac7667835dbce70">  836</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a515687ebfbd690452ac7667835dbce70">ADC1_CLK</a>                     = 73u,      </div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1a24a3a94cf4d0a51eba984b6c66623c">  837</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1a24a3a94cf4d0a51eba984b6c66623c">FLEXIO0_CLK</a>                  = 74u,      </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3b6cfd33afd1703942b10653b290b332">  838</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3b6cfd33afd1703942b10653b290b332">LPI2C0_CLK</a>                   = 75u,      </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a89a21fce46bd30d56f56bda87a2988fd">  839</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a89a21fce46bd30d56f56bda87a2988fd">LPI2C1_CLK</a>                   = 76u,      </div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acdbb5e9763a578bc6714f2b4748b7f70">  840</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acdbb5e9763a578bc6714f2b4748b7f70">LPIT0_CLK</a>                    = 77u,      </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8a06a5cd7f3caf364d829fd68e1e261">  841</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8a06a5cd7f3caf364d829fd68e1e261">LPSPI0_CLK</a>                   = 78u,      </div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260ddb4087e0afa59743c0165087a856">  842</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260ddb4087e0afa59743c0165087a856">LPSPI1_CLK</a>                   = 79u,      </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae9f0cd4d35d63f4b3a92b2f2de2c4942">  843</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae9f0cd4d35d63f4b3a92b2f2de2c4942">LPSPI2_CLK</a>                   = 80u,      </div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59f41045da7ce544b8134a49790e2ac5">  844</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59f41045da7ce544b8134a49790e2ac5">LPTMR0_CLK</a>                   = 81u,      </div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a830726eac80d72de5bc9af63743a8970">  845</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a830726eac80d72de5bc9af63743a8970">LPUART0_CLK</a>                  = 82u,      </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8ed64289309b4154513ee46bddf88512">  846</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8ed64289309b4154513ee46bddf88512">LPUART1_CLK</a>                  = 83u,      </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a71015fb17ef6ffcdd527954bd6483267">  847</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a71015fb17ef6ffcdd527954bd6483267">LPUART2_CLK</a>                  = 84u,      </div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c65a6d3bc4d77d65f01518f74e50cfa">  848</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c65a6d3bc4d77d65f01518f74e50cfa">QSPI0_CLK</a>                    = 85u,      </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1e62442c0891e564d535ee3880a154d2">  849</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1e62442c0891e564d535ee3880a154d2">PCC_END_OF_ASYNCH_DIV2_CLOCKS</a>= 86u,      </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a13b0385c0399875cf5576436b4b4dfef">  850</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a13b0385c0399875cf5576436b4b4dfef">PCC_END_OF_CLOCKS</a>            = 87u,      </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">  851</a></span>&#160;    <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>             = 88u,      </div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;} <a class="code" href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define PCC_INVALID_INDEX  0</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#aa7e34aa4959b8d0365d2d9447fc92534">  861</a></span>&#160;<span class="preprocessor">#define PCC_CLOCK_NAME_MAPPINGS \</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">{                                                                                \</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">PCC_CMP0_INDEX,                        \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">PCC_CRC_INDEX,                         \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">PCC_DMAMUX_INDEX,                      \</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">PCC_EWM_INDEX,                         \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">PCC_PORTA_INDEX,                       \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">PCC_PORTB_INDEX,                       \</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">PCC_PORTC_INDEX,                       \</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">PCC_PORTD_INDEX,                       \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">PCC_PORTE_INDEX,                       \</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">PCC_RTC_INDEX,                         \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">PCC_SAI0_INDEX,                        \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">PCC_SAI1_INDEX,                        \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">PCC_FlexCAN0_INDEX,                    \</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">PCC_FlexCAN1_INDEX,                    \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">PCC_FlexCAN2_INDEX,                    \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">PCC_PDB0_INDEX,                        \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">PCC_PDB1_INDEX,                        \</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">PCC_FTFC_INDEX,                        \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">PCC_ENET_INDEX,                        \</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">PCC_FTM0_INDEX,                        \</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">PCC_FTM1_INDEX,                        \</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">PCC_FTM2_INDEX,                        \</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">PCC_FTM3_INDEX,                        \</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">PCC_FTM4_INDEX,                        \</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">PCC_FTM5_INDEX,                        \</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">PCC_FTM6_INDEX,                        \</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">PCC_FTM7_INDEX,                        \</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">PCC_ADC0_INDEX,                        \</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">PCC_ADC1_INDEX,                        \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">PCC_FlexIO_INDEX,                      \</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">PCC_LPI2C0_INDEX,                      \</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">PCC_LPI2C1_INDEX,                      \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">PCC_LPIT_INDEX,                        \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">PCC_LPSPI0_INDEX,                      \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">PCC_LPSPI1_INDEX,                      \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">PCC_LPSPI2_INDEX,                      \</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">PCC_LPTMR0_INDEX,                      \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">PCC_LPUART0_INDEX,                     \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">PCC_LPUART1_INDEX,                     \</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">PCC_LPUART2_INDEX,                     \</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">PCC_QSPI_INDEX,                        \</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">PCC_INVALID_INDEX,                     \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#abbb60c04a7dfc39b282785ddd6e7b60b">  956</a></span>&#160;<span class="preprocessor">#define NO_PERIPHERAL_FEATURE                   (0U)         </span><span class="comment">/* It&#39;s not a peripheral instance, there is no peripheral feature. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define HAS_CLOCK_GATING_IN_SIM                 (1U &lt;&lt; 0U)   </span><span class="comment">/* Clock gating is implemented in SIM (it&#39;s not in PCC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define HAS_MULTIPLIER                          (1U &lt;&lt; 1U)   </span><span class="comment">/* Multiplier is implemented in PCC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define HAS_DIVIDER                             (1U &lt;&lt; 2U)   </span><span class="comment">/* Divider is implemented in PCC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define HAS_PROTOCOL_CLOCK_FROM_ASYNC1          (1U &lt;&lt; 3U)   </span><span class="comment">/* Functional clock source is provided by the first asynchronous clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define HAS_PROTOCOL_CLOCK_FROM_ASYNC2          (1U &lt;&lt; 4U)   </span><span class="comment">/* Functional clock source is provided by the second asynchronous clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define HAS_INT_CLOCK_FROM_BUS_CLOCK            (1U &lt;&lt; 5U)   </span><span class="comment">/* Interface clock is provided by the bus clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define HAS_INT_CLOCK_FROM_SYS_CLOCK            (1U &lt;&lt; 6U)   </span><span class="comment">/* Interface clock is provided by the sys clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define HAS_INT_CLOCK_FROM_SLOW_CLOCK           (1U &lt;&lt; 7U)   </span><span class="comment">/* Interface clock is provided by the slow clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ae3bb488df176a32810d01eb4051b2b23">  970</a></span>&#160;<span class="preprocessor">#define PERIPHERAL_FEATURES \</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">{                                                                                                                                                \</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                              \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                              \</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                              \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                              \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">(HAS_CLOCK_GATING_IN_SIM | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                              \</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_BUS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SYS_CLOCK),                                                                        \</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">(HAS_INT_CLOCK_FROM_SLOW_CLOCK),                                                                       \</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">(HAS_MULTIPLIER | HAS_DIVIDER | HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_SYS_CLOCK),        \</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC1 | HAS_INT_CLOCK_FROM_SYS_CLOCK),                                       \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">(HAS_MULTIPLIER | HAS_DIVIDER | HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),        \</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">(HAS_PROTOCOL_CLOCK_FROM_ASYNC2 | HAS_INT_CLOCK_FROM_BUS_CLOCK),                                       \</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">(NO_PERIPHERAL_FEATURE),                                                                               \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">/* Time to wait for SIRC to stabilize (number of</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"> * cycles when core runs at maximum speed - 112 MHz */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define SIRC_STABILIZATION_TIMEOUT 100U</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* Time to wait for FIRC to stabilize (number of</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"> * cycles when core runs at maximum speed - 112 MHz */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define FIRC_STABILIZATION_TIMEOUT 20U</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/* Time to wait for SOSC to stabilize (number of</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> * cycles when core runs at maximum speed - 112 MHz */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define SOSC_STABILIZATION_TIMEOUT 3205000U;</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/* Time to wait for SPLL to stabilize (number of</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"> * cycles when core runs at maximum speed - 112 MHz */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define SPLL_STABILIZATION_TIMEOUT 1000U;</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a18a390d2b19bb1b6867914c1cf694422"> 1088</a></span>&#160;<span class="preprocessor">#define MAX_FREQ_VLPR     0U</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define MAX_FREQ_RUN      1U</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define MAX_FREQ_HSRUN    2U</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define MAX_FREQ_SYS_CLK  0U</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define MAX_FREQ_BUS_CLK  1U</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define MAX_FREQ_SLOW_CLK 2U</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define MAX_FREQ_MODES_NO 3U</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define MAX_FREQ_CLK_NO   3U</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define CLOCK_MAX_FREQUENCIES                                                                      \</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">{</span><span class="comment">/* SYS_CLK  BUS_CLK SLOW_CLK */</span><span class="preprocessor">                                                                   \</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">{  4000000, 4000000, 1000000},                                  \</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">{ 80000000,40000000,26670000},                               \</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">{112000000,56000000,28000000},                                 \</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a7a117fb412caef69dfd31bd975925d29"> 1117</a></span>&#160;<span class="preprocessor">#define TMP_SIRC_CLK   0U</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define TMP_FIRC_CLK   1U</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define TMP_SOSC_CLK   2U</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define TMP_SPLL_CLK   3U</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define TMP_SYS_DIV    0U</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define TMP_BUS_DIV    1U</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define TMP_SLOW_DIV   2U</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define TMP_SYS_CLK_NO 4U</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define TMP_SYS_DIV_NO 3U</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define TMP_SYSTEM_CLOCK_CONFIGS                                                                                \</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">{  </span><span class="comment">/*       SYS_CLK                    BUS_CLK                  SLOW_CLK      */</span><span class="preprocessor">                                \</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_1},   \</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_4},   \</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">{  SCG_SYSTEM_CLOCK_DIV_BY_1, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_2},   \</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">{  SCG_SYSTEM_CLOCK_DIV_BY_3, SCG_SYSTEM_CLOCK_DIV_BY_2, SCG_SYSTEM_CLOCK_DIV_BY_2},   \</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/* Do not use the old names of the renamed symbols */</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/* #define DO_NOT_USE_DEPRECATED_SYMBOLS */</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#if !defined(DO_NOT_USE_DEPRECATED_SYMBOLS)</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a9c1e7f7c0f4a27982f83830b327ed589"> 1146</a></span>&#160;<span class="preprocessor">#define    CORE_CLOCK               CORE_CLK</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define    BUS_CLOCK                BUS_CLK</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define    SLOW_CLOCK               SLOW_CLK</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define    CLKOUT_CLOCK             CLKOUT_CLK</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define    SIRC_CLOCK               SIRC_CLK</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define    FIRC_CLOCK               FIRC_CLK</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define    SOSC_CLOCK               SOSC_CLK</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define    SPLL_CLOCK               SPLL_CLK</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define    RTC_CLKIN_CLOCK          RTC_CLKIN_CLK</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define    SCG_CLKOUT_CLOCK         SCG_CLKOUT_CLK</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define    SIM_RTCCLK_CLOCK         SIM_RTCCLK_CLK</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define    SIM_LPO_CLOCK            SIM_LPO_CLK</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define    SIM_LPO_1K_CLOCK         SIM_LPO_1K_CLK</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define    SIM_LPO_32K_CLOCK        SIM_LPO_32K_CLK</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define    SIM_LPO_128K_CLOCK       SIM_LPO_128K_CLK</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define    SIM_EIM_CLOCK            SIM_EIM_CLK</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define    SIM_ERM_CLOCK            SIM_ERM_CLK</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define    SIM_DMA_CLOCK            SIM_DMA_CLK</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define    SIM_MPU_CLOCK            SIM_MPU_CLK</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define    SIM_MSCM_CLOCK           SIM_MSCM_CLK</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define    PCC_DMAMUX0_CLOCK        DMAMUX0_CLK</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define    PCC_CRC0_CLOCK           CRC0_CLK</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define    PCC_RTC0_CLOCK           RTC0_CLK</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define    PCC_PORTA_CLOCK          PORTA_CLK</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define    PCC_PORTB_CLOCK          PORTB_CLK</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define    PCC_PORTC_CLOCK          PORTC_CLK</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define    PCC_PORTD_CLOCK          PORTD_CLK</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define    PCC_PORTE_CLOCK          PORTE_CLK</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define    PCC_EWM0_CLOCK           EWM0_CLK</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define    PCC_CMP0_CLOCK           CMP0_CLK</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define    PCC_FlexCAN0_CLOCK       FlexCAN0_CLK</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define    PCC_FlexCAN1_CLOCK       FlexCAN1_CLK</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define    PCC_FlexCAN2_CLOCK       FlexCAN2_CLK</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define    PCC_PDB1_CLOCK           PDB1_CLK</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define    PCC_PDB0_CLOCK           PDB0_CLK</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define    PCC_FTFC0_CLOCK          FTFC0_CLK</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define    PCC_FTM0_CLOCK           FTM0_CLK</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define    PCC_FTM1_CLOCK           FTM1_CLK</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define    PCC_FTM2_CLOCK           FTM2_CLK</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define    PCC_FTM3_CLOCK           FTM3_CLK</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define    PCC_FTM4_CLOCK           FTM4_CLK</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define    PCC_FTM5_CLOCK           FTM5_CLK</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define    PCC_FTM6_CLOCK           FTM6_CLK</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define    PCC_FTM7_CLOCK           FTM7_CLK</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define    PCC_ADC1_CLOCK           ADC1_CLK</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define    PCC_LPSPI0_CLOCK         LPSPI0_CLK</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define    PCC_LPSPI1_CLOCK         LPSPI1_CLK</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define    PCC_LPSPI2_CLOCK         LPSPI2_CLK</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define    PCC_LPIT0_CLOCK          LPIT0_CLK</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define    PCC_ADC0_CLOCK           ADC0_CLK</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define    PCC_LPTMR0_CLOCK         LPTMR0_CLK</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define    PCC_FLEXIO0_CLOCK        FLEXIO0_CLK</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define    PCC_LPI2C0_CLOCK         LPI2C0_CLK</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define    PCC_LPUART0_CLOCK        LPUART0_CLK</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define    PCC_LPUART1_CLOCK        LPUART1_CLK</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define    PCC_LPUART2_CLOCK        LPUART2_CLK</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !DO_NOT_USE_DEPRECATED_SYMBOLS */</span><span class="preprocessor"></span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/* CSEc module features */</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a2ea72ee80d9839b669f42d1f68020216"> 1209</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_LENGTH_OFFSET                   (0xEU)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a40350312fc89f46930b5ea703eff9cef"> 1212</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_MESSAGE_LENGTH_OFFSET                (0xCU)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a66c5990e018c6e73a3d3504af335ff8f"> 1215</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_MAC_LENGTH_OFFSET                    (0x8U)</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a9311801516a1f5af5ae7d2e7e1a9b7c0"> 1218</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_BOOT_SIZE_OFFSET                     (0x1CU)</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a162ffe39c3e4291ae90a79f9c1771bee"> 1221</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_BOOT_FLAVOR_OFFSET                   (0x1BU)</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a4945175c3a8bf0fe08277e839cad6d44"> 1224</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_FLASH_START_ADDRESS_OFFSET           (0x10U)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a05c6f53b9b5971c47438e9489696e1b4"> 1227</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_VERIFICATION_STATUS_OFFSET           (0x14U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a579fb4d226a92caab1e61cf11cb3aa0a"> 1229</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_ERROR_BITS_OFFSET                    (0x4U)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#afdb35cad0ca221ba727c7cc6656ccccc"> 1232</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_SREG_OFFSET                          (0x2FU)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a2be0fa9d946154a2b902f627750623ab"> 1235</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_0_OFFSET                        (0x0U)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a2550f0bebf14057ec6177f55920976e2"> 1237</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_1_OFFSET                        (0x10U)</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a9d478f86abab8131f95f8d1df1a1095c"> 1239</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_2_OFFSET                        (0x20U)</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a47934b900ad3ba8c794e6dd929f940f0"> 1241</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_3_OFFSET                        (0x30U)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a702826dde3e01745a9569a4226ac60aa"> 1243</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_4_OFFSET                        (0x40U)</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a04a28199c44979c0c31963a799f526fb"> 1245</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_5_OFFSET                        (0x50U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ac0d76b779f23655cbca709f2c1c5f967"> 1247</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_6_OFFSET                        (0x60U)</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a8f1c5a13f4ea911abb4a66e61a520e73"> 1249</a></span>&#160;<span class="preprocessor">#define FEATURE_CSEC_PAGE_7_OFFSET                        (0x70U)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/* ADC module features */</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a35ed6e8c4f439285cc6eb44910005c2c"> 1256</a></span>&#160;<span class="preprocessor"> #define FEATURE_ADC_HAS_EXTRA_NUM_REGS                   (1)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a85e7695929395990fe14adc0627ef91a"> 1261</a></span>&#160;<span class="preprocessor">#define FEATURE_ADC_MAX_NUM_EXT_CHANS                     (32)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#if FEATURE_ADC_HAS_EXTRA_NUM_REGS</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#aad148499399280a712edc6b3da0e8f11"> 1265</a></span>&#160;<span class="preprocessor">#define ADC_CTRL_CHANS_COUNT                              ADC_aSC1_COUNT</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define ADC_CTRL_CHANS_COUNT                              ADC_SC1_COUNT</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FEATURE_ADC_HAS_EXTRA_NUM_REGS */</span><span class="preprocessor"></span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a4e873e96c38bc1f023a0c3d4d1f733cb"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_DEFAULT_SAMPLE_TIME                           (0x0CU)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a70b69472b5e7efca7fcbc0a16827f5c9"> 1273</a></span>&#160;<span class="preprocessor">#define ADC_DEFAULT_USER_GAIN                             (0x04U)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/* MSCM module features */</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/* @brief Has interrupt router control registers (IRSPRCn). */</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define FEATURE_MSCM_HAS_INTERRUPT_ROUTER                (0)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* @brief Has directed CPU interrupt routerregisters (IRCPxxx). */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER            (0)</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/* SAI module features */</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define SAI0_CHANNEL_COUNT 4U</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define SAI1_CHANNEL_COUNT 1U</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define SAI_MAX_CHANNEL_COUNT 4U</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a81206819a03df3c52ea40fa600f36e08"> 1288</a></span>&#160;<span class="preprocessor">#define FEATURE_SAI_HAS_CHMOD</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a0269bceff73f4636d72c67ff3969b71d"> 1290</a></span>&#160;<span class="preprocessor">#define FEATURE_SAI_MSEL_BUS_CLK</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a2e8a461b5db42093d7eaca25039e725b"> 1292</a></span>&#160;<span class="preprocessor">#define FEATURE_SAI_MSEL_SOSC_CLK</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#abdca59a4073337a7c6cf0fae9b548edd"> 1294</a></span>&#160;<span class="preprocessor">#define FEATURE_SAI_MSEL_MCLK_PIN</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ac6f6e130d7b31f0d8b3cedb2308a2372"> 1296</a></span>&#160;<span class="preprocessor">#define FEATURE_SAI_HAS_PARAM</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* ENET module features */</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#abc5030ff0e09a34115f80f4bcfdde3cc"> 1301</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_CLOCK_NAMES { CORE_CLK }</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#aef0a46ed3f3386726d7feaa94d783cbb"> 1304</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_TX_IRQS        ENET_TX_IRQS</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a30b8b865fb13ac78762fe0425c2c569e"> 1306</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_RX_IRQS        ENET_RX_IRQS</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ad15b38075f242056d4b3806009de4073"> 1308</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_ERR_IRQS       ENET_ERR_IRQS</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a6c8bd8b32a86d7d063451e569df4c557"> 1310</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_WAKE_IRQS      ENET_WAKE_IRQS</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a7cbe76d2414e2a6126a3c1b9eabdb681"> 1312</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_TIMER_IRQS     ENET_TIMER_IRQS</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a5081d56b4495bc5d019b23325cd28b05"> 1315</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_MDC_MAX_FREQUENCY 2500000U</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a4c5f35949bf932f911e807a3fd568f8f"> 1318</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_MDIO_MIN_HOLD_TIME_NS 10U</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#acb16502b7d13453994bba06e3285bf0f"> 1321</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_BUFF_ALIGNMENT      (16UL)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#afb66cc099909f28f4bfa0de16688d1f6"> 1323</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_BUFFDESCR_ALIGNMENT (16UL)</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ab2d998e35c37a8feca4160909024b984"> 1326</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_HAS_AVB            (0)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ab51d64d3dbe93541a702d575b6b8ede7"> 1329</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_HAS_RECEIVE_PARSER (0)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ae551394ec7240ba3b1efd716f4e3ec3d"> 1332</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_HAS_ENHANCED_BD    (1)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a69e8f6cef8e605b3d24474354c49e512"> 1335</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_DEFAULT_PHY_IF     ENET_RMII_MODE</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ae2cf3aee60e634150d5f03197e57a2ed"> 1338</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_HAS_ADJUSTABLE_TIMER (1)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#afcbdc8b43ef178c59da3ca3e8591328c"> 1341</a></span>&#160;<span class="preprocessor">#define FEATURE_ENET_HAS_TIMER_PULSE_WIDTH_CONTROL (0)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/* QuadSPI module features */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a7bb149482effbc06986dfe8b3cd689be"> 1346</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_ARDB_BASE  0x67000000U</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#adfd858a3ba593e37d6c42f66870e17d2"> 1348</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_ARDB_END   0x67FFFFFFU</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a0d9f1c6b52fad7ce7d115443bd6bf466"> 1350</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_AMBA_BASE  0x68000000U</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a1261cbee86caeeb6e3527f377aa1ebca"> 1352</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_AMBA_END   0x6FFFFFFFU</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a32474b534abe648b6791494e8bfa6308"> 1354</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_AHB_BUF_SIZE   1024U</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#afcc87679b9bd49eb589e73cde86acba1"> 1356</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_TX_BUF_SIZE    128U</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#ac7952d8d50b621af85ddd4a2e43a5dcd"> 1359</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_DMA_TX_REQ   {EDMA_REQ_QUADSPI_TX}</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a2050f26abcd6e7ac293eefeb1ac18d03"> 1361</a></span>&#160;<span class="preprocessor">#define FEATURE_QSPI_DMA_RX_REQ   {EDMA_REQ_QUADSPI_RX}</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">/* OSIF module features */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define FEATURE_OSIF_USE_SYSTICK                         (1)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define FEATURE_OSIF_USE_PIT                             (0)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define FEATURE_OSIF_FREERTOS_ISR_CONTEXT_METHOD         (1) </span><span class="comment">/* Cortex M device */</span><span class="preprocessor"></span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/* LPSPI module features */</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/* @brief Initial value for state structure */</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define FEATURE_LPSPI_STATE_STRUCTURES_NULL {NULL, NULL, NULL}</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">/* TRGMUX module features */</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a51e75e10db158922f688cf37f8780085"> 1380</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;{</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    TRGMUX_TRIG_SOURCE_DISABLED             = 0U,</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    TRGMUX_TRIG_SOURCE_VDD                  = 1U,</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN0           = 2U,</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN1           = 3U,</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN2           = 4U,</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN3           = 5U,</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN4           = 6U,</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN5           = 7U,</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN6           = 8U,</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN7           = 9U,</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN8           = 10U,</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN9           = 11U,</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN10          = 12U,</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    TRGMUX_TRIG_SOURCE_TRGMUX_IN11          = 13U,</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    TRGMUX_TRIG_SOURCE_CMP0_OUT             = 14U,</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    TRGMUX_TRIG_SOURCE_LPIT_CH0             = 17U,</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    TRGMUX_TRIG_SOURCE_LPIT_CH1             = 18U,</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    TRGMUX_TRIG_SOURCE_LPIT_CH2             = 19U,</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    TRGMUX_TRIG_SOURCE_LPIT_CH3             = 20U,</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    TRGMUX_TRIG_SOURCE_LPTMR0               = 21U,</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    TRGMUX_TRIG_SOURCE_FTM0_INIT_TRIG       = 22U,</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    TRGMUX_TRIG_SOURCE_FTM0_EXT_TRIG        = 23U,</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    TRGMUX_TRIG_SOURCE_FTM1_INIT_TRIG       = 24U,</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    TRGMUX_TRIG_SOURCE_FTM1_EXT_TRIG        = 25U,</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    TRGMUX_TRIG_SOURCE_FTM2_INIT_TRIG       = 26U,</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    TRGMUX_TRIG_SOURCE_FTM2_EXT_TRIG        = 27U,</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    TRGMUX_TRIG_SOURCE_FTM3_INIT_TRIG       = 28U,</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    TRGMUX_TRIG_SOURCE_FTM3_EXT_TRIG        = 29U,</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    TRGMUX_TRIG_SOURCE_ADC0_SC1A_COCO       = 30U,</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    TRGMUX_TRIG_SOURCE_ADC0_SC1B_COCO       = 31U,</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    TRGMUX_TRIG_SOURCE_ADC1_SC1A_COCO       = 32U,</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    TRGMUX_TRIG_SOURCE_ADC1_SC1B_COCO       = 33U,</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    TRGMUX_TRIG_SOURCE_PDB0_CH0_TRIG        = 34U,</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    TRGMUX_TRIG_SOURCE_PDB0_PULSE_OUT       = 36U,</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    TRGMUX_TRIG_SOURCE_PDB1_CH0_TRIG        = 37U,</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    TRGMUX_TRIG_SOURCE_PDB1_PULSE_OUT       = 39U,</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    TRGMUX_TRIG_SOURCE_RTC_ALARM            = 43U,</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    TRGMUX_TRIG_SOURCE_RTC_SECOND           = 44U,</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG0         = 45U,</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG1         = 46U,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG2         = 47U,</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    TRGMUX_TRIG_SOURCE_FLEXIO_TRIG3         = 48U,</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART0_RX_DATA      = 49U,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART0_TX_DATA      = 50U,</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART0_RX_IDLE      = 51U,</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART1_RX_DATA      = 52U,</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART1_TX_DATA      = 53U,</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    TRGMUX_TRIG_SOURCE_LPUART1_RX_IDLE      = 54U,</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    TRGMUX_TRIG_SOURCE_LPI2C0_MASTER_TRIG   = 55U,</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    TRGMUX_TRIG_SOURCE_LPI2C0_SLAVE_TRIG    = 56U,</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    TRGMUX_TRIG_SOURCE_LPSPI0_FRAME         = 59U,</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    TRGMUX_TRIG_SOURCE_LPSPI0_RX_DATA       = 60U,</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    TRGMUX_TRIG_SOURCE_LPSPI1_FRAME         = 61U,</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    TRGMUX_TRIG_SOURCE_LPSPI1_RX_DATA       = 62U,</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    TRGMUX_TRIG_SOURCE_SIM_SW_TRIG          = 63U,</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    TRGMUX_TRIG_SOURCE_LPI2C1_MASTER_TRIG   = 67U,</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    TRGMUX_TRIG_SOURCE_LPI2C1_SLAVE_TRIG    = 68U,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    TRGMUX_TRIG_SOURCE_FTM4_INIT_TRIG       = 69U,</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    TRGMUX_TRIG_SOURCE_FTM4_EXT_TRIG        = 70U,</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    TRGMUX_TRIG_SOURCE_FTM5_INIT_TRIG       = 71U,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    TRGMUX_TRIG_SOURCE_FTM5_EXT_TRIG        = 72U,</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    TRGMUX_TRIG_SOURCE_FTM6_INIT_TRIG       = 73U,</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    TRGMUX_TRIG_SOURCE_FTM6_EXT_TRIG        = 74U,</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    TRGMUX_TRIG_SOURCE_FTM7_INIT_TRIG       = 75U,</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    TRGMUX_TRIG_SOURCE_FTM7_EXT_TRIG        = 76U</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;} <a class="code" href="_s32_k148__features_8h.html#a51e75e10db158922f688cf37f8780085">trgmux_trigger_source_t</a>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="_s32_k148__features_8h.html#a1c5284e6d013a760c7b6988c11bc60b5"> 1455</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;{</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    TRGMUX_TARGET_MODULE_DMA_CH0            = 0U,</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    TRGMUX_TARGET_MODULE_DMA_CH1            = 1U,</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    TRGMUX_TARGET_MODULE_DMA_CH2            = 2U,</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    TRGMUX_TARGET_MODULE_DMA_CH3            = 3U,</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT0        = 4U,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT1        = 5U,</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT2        = 6U,</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT3        = 7U,</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT4        = 8U,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT5        = 9U,</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT6        = 10U,</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    TRGMUX_TARGET_MODULE_TRGMUX_OUT7        = 11U,</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0    = 12U,</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1    = 13U,</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2    = 14U,</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3    = 15U,</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0    = 16U,</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1    = 17U,</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2    = 18U,</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3    = 19U,</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    TRGMUX_TARGET_MODULE_CMP0_SAMPLE        = 28U,</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    TRGMUX_TARGET_MODULE_FTM0_HWTRIG0       = 40U,</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    TRGMUX_TARGET_MODULE_FTM0_FAULT0        = 41U,</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    TRGMUX_TARGET_MODULE_FTM0_FAULT1        = 42U,</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    TRGMUX_TARGET_MODULE_FTM0_FAULT2        = 43U,</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    TRGMUX_TARGET_MODULE_FTM1_HWTRIG0       = 44U,</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    TRGMUX_TARGET_MODULE_FTM1_FAULT0        = 45U,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    TRGMUX_TARGET_MODULE_FTM1_FAULT1        = 46U,</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    TRGMUX_TARGET_MODULE_FTM1_FAULT2        = 47U,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    TRGMUX_TARGET_MODULE_FTM2_HWTRIG0       = 48U,</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    TRGMUX_TARGET_MODULE_FTM2_FAULT0        = 49U,</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    TRGMUX_TARGET_MODULE_FTM2_FAULT1        = 50U,</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    TRGMUX_TARGET_MODULE_FTM2_FAULT2        = 51U,</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    TRGMUX_TARGET_MODULE_FTM3_HWTRIG0       = 52U,</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    TRGMUX_TARGET_MODULE_FTM3_FAULT0        = 53U,</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    TRGMUX_TARGET_MODULE_FTM3_FAULT1        = 54U,</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    TRGMUX_TARGET_MODULE_FTM3_FAULT2        = 55U,</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    TRGMUX_TARGET_MODULE_PDB0_TRG_IN        = 56U,</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    TRGMUX_TARGET_MODULE_PDB1_TRG_IN        = 60U,</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0    = 68U,</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1    = 69U,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2    = 70U,</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3    = 71U,</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    TRGMUX_TARGET_MODULE_LPIT_TRG_CH0       = 72U,</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    TRGMUX_TARGET_MODULE_LPIT_TRG_CH1       = 73U,</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    TRGMUX_TARGET_MODULE_LPIT_TRG_CH2       = 74U,</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    TRGMUX_TARGET_MODULE_LPIT_TRG_CH3       = 75U,</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    TRGMUX_TARGET_MODULE_LPUART0_TRG        = 76U,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    TRGMUX_TARGET_MODULE_LPUART1_TRG        = 80U,</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    TRGMUX_TARGET_MODULE_LPI2C0_TRG         = 84U,</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    TRGMUX_TARGET_MODULE_LPSPI0_TRG         = 92U,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    TRGMUX_TARGET_MODULE_LPSPI1_TRG         = 96U,</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    TRGMUX_TARGET_MODULE_LPTMR0_ALT0        = 100U,</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    TRGMUX_TARGET_MODULE_LPI2C1_TRG         = 108U,</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    TRGMUX_TARGET_MODULE_FTM4_HWTRIG0       = 112U,</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    TRGMUX_TARGET_MODULE_FTM5_HWTRIG0       = 116U,</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    TRGMUX_TARGET_MODULE_FTM6_HWTRIG0       = 120U,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    TRGMUX_TARGET_MODULE_FTM7_HWTRIG0       = 124U</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;} <a class="code" href="_s32_k148__features_8h.html#a1c5284e6d013a760c7b6988c11bc60b5">trgmux_target_module_t</a>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">/* @brief Constant array storing the value of all TRGMUX output(target module) identifiers */</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define FEATURE_TRGMUX_TARGET_MODULE         \</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">{                                            \</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_DMA_CH0,            \</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_DMA_CH1,            \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_DMA_CH2,            \</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_DMA_CH3,            \</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT0,        \</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT1,        \</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT2,        \</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT3,        \</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT4,        \</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT5,        \</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT6,        \</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_TRGMUX_OUT7,        \</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0,    \</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA1,    \</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2,    \</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA3,    \</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0,    \</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA1,    \</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2,    \</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA3,    \</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_CMP0_SAMPLE,        \</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM0_HWTRIG0,       \</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM0_FAULT0,        \</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM0_FAULT1,        \</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM0_FAULT2,        \</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM1_HWTRIG0,       \</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM1_FAULT0,        \</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM1_FAULT1,        \</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM1_FAULT2,        \</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM2_HWTRIG0,       \</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM2_FAULT0,        \</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM2_FAULT1,        \</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM2_FAULT2,        \</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM3_HWTRIG0,       \</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM3_FAULT0,        \</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM3_FAULT1,        \</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM3_FAULT2,        \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_PDB0_TRG_IN,        \</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_PDB1_TRG_IN,        \</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM0,    \</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1,    \</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM2,    \</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3,    \</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPIT_TRG_CH0,       \</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPIT_TRG_CH1,       \</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPIT_TRG_CH2,       \</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPIT_TRG_CH3,       \</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPUART0_TRG,        \</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPUART1_TRG,        \</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPI2C0_TRG,         \</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPSPI0_TRG,         \</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPSPI1_TRG,         \</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPTMR0_ALT0,        \</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_LPI2C1_TRG,         \</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM4_HWTRIG0,       \</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM5_HWTRIG0,       \</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM6_HWTRIG0,       \</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">    TRGMUX_TARGET_MODULE_FTM7_HWTRIG0        \</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* S32K148_FEATURES_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"> * EOF</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a89a21fce46bd30d56f56bda87a2988fd"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a89a21fce46bd30d56f56bda87a2988fd">LPI2C1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:839</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728af67a193202298cd19de8cbca17b054a7"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af67a193202298cd19de8cbca17b054a7">PORTB_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:809</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_ad052948ef0b5730afc6ce6101c34ae47"><div class="ttname"><a href="_s32_k148__features_8h.html#ad052948ef0b5730afc6ce6101c34ae47">dma_request_source_t</a></div><div class="ttdeci">dma_request_source_t</div><div class="ttdoc">Structure for the DMA hardware request. </div><div class="ttdef"><b>Definition:</b> S32K148_features.h:637</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a3789bcbda7a2e69fb398601ac4c27e22"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3789bcbda7a2e69fb398601ac4c27e22">PCC_END_OF_SYS_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:822</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a16e016d8f40d765e7468cf37e71a6b83"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a16e016d8f40d765e7468cf37e71a6b83">SAI1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:815</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a260c595ce7d4c407fa7ed38fd4f3df4e"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260c595ce7d4c407fa7ed38fd4f3df4e">PORTD_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:811</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a34f6dee1ed25368ce7a6f3fc758e4c7cac84c2b13d25bdd88623d3b2245f596c6"><div class="ttname"><a href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7cac84c2b13d25bdd88623d3b2245f596c6">FLEXCAN_CLK_SOURCE_SOSCDIV2</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:399</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728adc872acc8667382305f28ffaf5336bab"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adc872acc8667382305f28ffaf5336bab">SIM_FTM2_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:785</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728adf02fb1bf267466debc5977c7b64b746"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728adf02fb1bf267466debc5977c7b64b746">FTM5_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:831</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a0072cc76f059683eb05d4bd6dd7e544e"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0072cc76f059683eb05d4bd6dd7e544e">FTM3_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:829</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a79b0abe4bb4e7a98123a19e1465debda"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a79b0abe4bb4e7a98123a19e1465debda">SIRCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:771</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a05e99faead15427762b1e234b62e0c04"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a05e99faead15427762b1e234b62e0c04">SAI0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:814</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a410153ef33e8897df2152289c8a152c3"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a410153ef33e8897df2152289c8a152c3">SOSC_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:767</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a5f7d8d3c5f81c2fa8e68213142493a5e"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5f7d8d3c5f81c2fa8e68213142493a5e">SIM_ERM_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:798</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ab3122d0fe601666018ba685e49255704"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab3122d0fe601666018ba685e49255704">ENET0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:825</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1606bfcda143d5db2503d77b7fe4c939"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1606bfcda143d5db2503d77b7fe4c939">CORE_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:759</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a59e85273dc492eb800cc81b1a978217d"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59e85273dc492eb800cc81b1a978217d">EWM0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:807</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a3c24a1eefed896e3020b7de28841c376"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c24a1eefed896e3020b7de28841c376">FTM2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:828</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ad3e7eee91d0fb528a8761fce02f2717f"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad3e7eee91d0fb528a8761fce02f2717f">FTM1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:827</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a34f6dee1ed25368ce7a6f3fc758e4c7ca4fd7fda751aef89ca4431a9ea6aab107"><div class="ttname"><a href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7ca4fd7fda751aef89ca4431a9ea6aab107">FLEXCAN_CLK_SOURCE_SYS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:400</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728aa4cf49c2ed828cc1d256d9efce7360c3"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa4cf49c2ed828cc1d256d9efce7360c3">SIM_LPO_32K_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:795</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a5d9b982723bf51027085e4cec63abdf4"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d9b982723bf51027085e4cec63abdf4">SIM_LPO_1K_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:794</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a51e75e10db158922f688cf37f8780085"><div class="ttname"><a href="_s32_k148__features_8h.html#a51e75e10db158922f688cf37f8780085">trgmux_trigger_source_t</a></div><div class="ttdeci">trgmux_trigger_source_t</div><div class="ttdoc">Enumeration for trigger source module of TRGMUX. </div><div class="ttdef"><b>Definition:</b> S32K148_features.h:1380</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a36cd28cb668c611ab0bbf2fb93d43a5c"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a36cd28cb668c611ab0bbf2fb93d43a5c">PORTC_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:810</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a8a4e200aef3e0f7bdfa6d0de395019ac"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a4e200aef3e0f7bdfa6d0de395019ac">PORTE_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:812</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a0516d3c344fcbf418c8a679b6fdde001"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0516d3c344fcbf418c8a679b6fdde001">SIM_RTCCLK_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:792</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ac7898ed0cdcd93a0be61a146d5636d37"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac7898ed0cdcd93a0be61a146d5636d37">BUS_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:760</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a4996241320322e70543ba35538c6911f"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a4996241320322e70543ba35538c6911f">SIM_FTM6_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:789</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a1c5284e6d013a760c7b6988c11bc60b5"><div class="ttname"><a href="_s32_k148__features_8h.html#a1c5284e6d013a760c7b6988c11bc60b5">trgmux_target_module_t</a></div><div class="ttdeci">trgmux_target_module_t</div><div class="ttdoc">Enumeration for target module of TRGMUX. </div><div class="ttdef"><b>Definition:</b> S32K148_features.h:1455</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a8ed64289309b4154513ee46bddf88512"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8ed64289309b4154513ee46bddf88512">LPUART1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:846</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a519b5304d69c5a06df36ab77d320f354"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a519b5304d69c5a06df36ab77d320f354">FTM4_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:830</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a8a49126e01794c2f37718cac03eeee29"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8a49126e01794c2f37718cac03eeee29">SOSCDIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:776</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ad0951a3528d0ba7e81fe92d22829f6c8"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad0951a3528d0ba7e81fe92d22829f6c8">PCC_END_OF_ASYNCH_DIV1_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:834</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a2477bd906d0798a73898291bd322d961"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2477bd906d0798a73898291bd322d961">PCC_END_OF_BUS_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:816</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a7f7456224b6ddd6979e8e9bdbec4485a"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a7f7456224b6ddd6979e8e9bdbec4485a">SIM_MSCM_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:801</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728add5801c52532f88027ce4acb38dcabc3"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728add5801c52532f88027ce4acb38dcabc3">SIM_FTM4_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:787</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a836a65c87e4e539438b9fb62d994ed38"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a836a65c87e4e539438b9fb62d994ed38">FlexCAN1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:818</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a78c35af4c4c50224dfa11c5667493a3e"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a78c35af4c4c50224dfa11c5667493a3e">RTC_CLKIN_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:769</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a69cbc4d13a3aa4165c5f3b5e57461928"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a69cbc4d13a3aa4165c5f3b5e57461928">SIM_END_OF_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:802</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a8b88c6a15939bbdcf05faeda872d4193"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8b88c6a15939bbdcf05faeda872d4193">SIM_FTM7_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:790</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a488125d2b414d8e82e0b6d99f5fe9f50"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a488125d2b414d8e82e0b6d99f5fe9f50">FTFC0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:823</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a0c589a8b82778c8ced47b624f53946de"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0c589a8b82778c8ced47b624f53946de">FIRCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:773</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:851</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a71015fb17ef6ffcdd527954bd6483267"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a71015fb17ef6ffcdd527954bd6483267">LPUART2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:847</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1b4b205da208041f2d235bb4cee50428"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1b4b205da208041f2d235bb4cee50428">SIRC_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:765</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a66b57a1242cf65dfeaff29f9595a5ac3"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a66b57a1242cf65dfeaff29f9595a5ac3">FTM0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:826</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a14197c74246399718d1246cbc5f268c5"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14197c74246399718d1246cbc5f268c5">PDB0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:820</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ae9f0cd4d35d63f4b3a92b2f2de2c4942"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae9f0cd4d35d63f4b3a92b2f2de2c4942">LPSPI2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:843</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ab635109b0ca823bdc0d4d54e0f633397"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ab635109b0ca823bdc0d4d54e0f633397">PCC_END_OF_SLOW_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:824</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a61833afb78bd451d0989d464affdcf66"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a61833afb78bd451d0989d464affdcf66">FlexCAN0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:817</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a></div><div class="ttdeci">clock_names_t</div><div class="ttdoc">Clock names. </div><div class="ttdef"><b>Definition:</b> S32K148_features.h:756</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a5fc2084e2ebc5327f49d0cab8fb76c1c"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5fc2084e2ebc5327f49d0cab8fb76c1c">SPLLDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:777</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728acef4a2e31af3ae8f1c82909159e15704"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acef4a2e31af3ae8f1c82909159e15704">SPLLDIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:778</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a3b6cfd33afd1703942b10653b290b332"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3b6cfd33afd1703942b10653b290b332">LPI2C0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:838</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1a24a3a94cf4d0a51eba984b6c66623c"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1a24a3a94cf4d0a51eba984b6c66623c">FLEXIO0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:837</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a13b0385c0399875cf5576436b4b4dfef"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a13b0385c0399875cf5576436b4b4dfef">PCC_END_OF_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:850</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a73a6b312d568d6f9d0c6d93da42fc2d4"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a73a6b312d568d6f9d0c6d93da42fc2d4">SIM_FTM5_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:788</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a5d4fd3faea12aef191e44b572714a0ed"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5d4fd3faea12aef191e44b572714a0ed">SIM_DMA_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:799</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1e62442c0891e564d535ee3880a154d2"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1e62442c0891e564d535ee3880a154d2">PCC_END_OF_ASYNCH_DIV2_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:849</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a88a1496d3a7854b58898716acf4df8d9"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a88a1496d3a7854b58898716acf4df8d9">SIM_FTM1_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:784</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728aa045a85e9730833da1cea5e9472ad63c"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa045a85e9730833da1cea5e9472ad63c">SIM_LPO_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:793</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ae8a06a5cd7f3caf364d829fd68e1e261"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8a06a5cd7f3caf364d829fd68e1e261">LPSPI0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:841</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a0b822ad238c633b7262f45f5e6cf7a90"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0b822ad238c633b7262f45f5e6cf7a90">DMAMUX0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:806</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a515687ebfbd690452ac7667835dbce70"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a515687ebfbd690452ac7667835dbce70">ADC1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:836</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ac981cc6bd2d8a2760fa45c45cac424f1"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac981cc6bd2d8a2760fa45c45cac424f1">SIM_FTM3_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:786</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a321976255235b4c115dda89f450bfdb0"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a321976255235b4c115dda89f450bfdb0">FTM6_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:832</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a56b96694f0e30eeee3a2350fb0fc5d26"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a56b96694f0e30eeee3a2350fb0fc5d26">CMP0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:804</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a2d699fe90cf315906b9629acdb456b55"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a2d699fe90cf315906b9629acdb456b55">SIM_MPU_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:800</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728acdbb5e9763a578bc6714f2b4748b7f70"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acdbb5e9763a578bc6714f2b4748b7f70">LPIT0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:840</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a92ee50b490f672936847fb9750d76380"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a92ee50b490f672936847fb9750d76380">SPLL_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:768</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ad91dde1ea5b142638664859608c33552"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ad91dde1ea5b142638664859608c33552">FlexCAN2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:819</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a6e0bf37f89cc3edd94d694eb03cb87b5"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a6e0bf37f89cc3edd94d694eb03cb87b5">SCG_CLKOUT_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:770</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a986d96920b7600089c66227ab0e643d9"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a986d96920b7600089c66227ab0e643d9">FIRC_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:766</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ac45712770baf5006c023e481cb1e7cb8"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ac45712770baf5006c023e481cb1e7cb8">ADC0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:835</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a23cc89a7cfd725f60e6783ab97ac0125"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a23cc89a7cfd725f60e6783ab97ac0125">SIM_LPO_128K_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:796</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a0cf4b2d80428cbfec45b158fbdc6236b"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a0cf4b2d80428cbfec45b158fbdc6236b">RTC0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:813</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a5509eef8d0961b56b9d21df0bbe845eb"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a5509eef8d0961b56b9d21df0bbe845eb">PDB1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:821</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728aa900a5e95d22923e09ffa7cb7d936663"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aa900a5e95d22923e09ffa7cb7d936663">CRC0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:805</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1c73ce4ba9206fc6f21d123ba45e37eb"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c73ce4ba9206fc6f21d123ba45e37eb">SIM_EIM_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:797</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a14a8ed443f4d8603dc25d278a7ef63e6"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a14a8ed443f4d8603dc25d278a7ef63e6">FIRCDIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:774</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728aafe24172144ab5285db194ec64c787d2"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728aafe24172144ab5285db194ec64c787d2">CLKOUT_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:762</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a34f6dee1ed25368ce7a6f3fc758e4c7c"><div class="ttname"><a href="_s32_k148__features_8h.html#a34f6dee1ed25368ce7a6f3fc758e4c7c">flexcan_clk_source_t</a></div><div class="ttdeci">flexcan_clk_source_t</div><div class="ttdef"><b>Definition:</b> S32K148_features.h:398</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a31815f9f773a499efc0403ba71cbdb85"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a31815f9f773a499efc0403ba71cbdb85">FTM7_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:833</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a1c25b64ee4d6ba8609b92b91db102820"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a1c25b64ee4d6ba8609b92b91db102820">SLOW_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:761</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a59f41045da7ce544b8134a49790e2ac5"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59f41045da7ce544b8134a49790e2ac5">LPTMR0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:844</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728abc44cf0e5105a20a06da4254b750a7f0"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728abc44cf0e5105a20a06da4254b750a7f0">SIM_CLKOUTSELL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:791</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a917b2b9c3e09da934fb4f8083e1e8706"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a917b2b9c3e09da934fb4f8083e1e8706">SCG_END_OF_CLOCKS</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:780</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a9e1d7bf259b25967183fb0eafc926414"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a9e1d7bf259b25967183fb0eafc926414">SIRCDIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:772</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728ae8d95c87051a91e13284592552d5958c"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8d95c87051a91e13284592552d5958c">SOSCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:775</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a260ddb4087e0afa59743c0165087a856"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260ddb4087e0afa59743c0165087a856">LPSPI1_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:842</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728af76061ee4a2a1377b0dc9b4d5d3066ed"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728af76061ee4a2a1377b0dc9b4d5d3066ed">SIM_FTM0_CLOCKSEL</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:783</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a830726eac80d72de5bc9af63743a8970"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a830726eac80d72de5bc9af63743a8970">LPUART0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:845</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a3c65a6d3bc4d77d65f01518f74e50cfa"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3c65a6d3bc4d77d65f01518f74e50cfa">QSPI0_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:848</div></div>
<div class="ttc" id="_s32_k148__features_8h_html_a64124f27cd745ac7c837469f9391f728a81696b611580c10e7ee75d79e9ffc319"><div class="ttname"><a href="_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a81696b611580c10e7ee75d79e9ffc319">PORTA_CLK</a></div><div class="ttdef"><b>Definition:</b> S32K148_features.h:808</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
