TimeQuest Timing Analyzer report for CPU
Thu Apr 14 17:38:51 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[0]'
 12. Slow Model Hold: 'KEY[0]'
 13. Slow Model Minimum Pulse Width: 'KEY[0]'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'KEY[0]'
 22. Fast Model Hold: 'KEY[0]'
 23. Fast Model Minimum Pulse Width: 'KEY[0]'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; CPU                                                 ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C20F484C7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 68.39 MHz ; 68.39 MHz       ; KEY[0]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; KEY[0] ; -13.623 ; -988.235      ;
+--------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.445 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -2.064 ; -201.207             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                               ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.623 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.462     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.461     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.621 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.460     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.617 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.199     ; 14.456     ;
; -13.545 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.583     ;
; -13.545 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.583     ;
; -13.544 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.582     ;
; -13.543 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.581     ;
; -13.539 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.577     ;
; -13.339 ; cpu:CPU_1|CAR[5]                                                                                        ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.377     ;
; -13.339 ; cpu:CPU_1|CAR[5]                                                                                        ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.377     ;
; -13.338 ; cpu:CPU_1|CAR[5]                                                                                        ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.376     ;
; -13.337 ; cpu:CPU_1|CAR[5]                                                                                        ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.375     ;
; -13.333 ; cpu:CPU_1|CAR[5]                                                                                        ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.371     ;
; -13.262 ; cpu:CPU_1|CAR[6]                                                                                        ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.300     ;
; -13.262 ; cpu:CPU_1|CAR[6]                                                                                        ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.300     ;
; -13.261 ; cpu:CPU_1|CAR[6]                                                                                        ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.299     ;
; -13.260 ; cpu:CPU_1|CAR[6]                                                                                        ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.298     ;
; -13.256 ; cpu:CPU_1|CAR[6]                                                                                        ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.294     ;
; -13.151 ; cpu:CPU_1|CAR[3]                                                                                        ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.189     ;
; -13.151 ; cpu:CPU_1|CAR[3]                                                                                        ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.189     ;
; -13.150 ; cpu:CPU_1|CAR[3]                                                                                        ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.188     ;
; -13.149 ; cpu:CPU_1|CAR[3]                                                                                        ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.187     ;
; -13.145 ; cpu:CPU_1|CAR[3]                                                                                        ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 14.183     ;
; -13.029 ; cpu:CPU_1|CAR[0]                                                                                        ; cpu:CPU_1|CAR[3] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.052      ; 14.119     ;
; -13.029 ; cpu:CPU_1|CAR[0]                                                                                        ; cpu:CPU_1|CAR[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.052      ; 14.119     ;
; -13.028 ; cpu:CPU_1|CAR[0]                                                                                        ; cpu:CPU_1|CAR[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.052      ; 14.118     ;
; -13.027 ; cpu:CPU_1|CAR[0]                                                                                        ; cpu:CPU_1|CAR[4] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.052      ; 14.117     ;
; -13.023 ; cpu:CPU_1|CAR[0]                                                                                        ; cpu:CPU_1|CAR[5] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.052      ; 14.113     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.927 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.714     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.923 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.710     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.921 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.251     ; 13.708     ;
; -12.849 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[0] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.052     ; 13.835     ;
; -12.845 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[1] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.052     ; 13.831     ;
; -12.843 ; cpu:CPU_1|CAR[4]                                                                                        ; cpu:CPU_1|CAR[2] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.052     ; 13.829     ;
+---------+---------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                                                              ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; cpu:CPU_1|Z                    ; cpu:CPU_1|Z                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cpu:CPU_1|C                    ; cpu:CPU_1|C                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.906 ; cpu:CPU_1|MAR[4]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 1.429      ;
; 0.965 ; cpu:CPU_1|MAR[0]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 1.488      ;
; 1.263 ; cpu:CPU_1|MAR[3]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 1.786      ;
; 1.263 ; cpu:CPU_1|REGFILE:inst_3|R3[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 1.548      ;
; 1.264 ; cpu:CPU_1|MAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 1.787      ;
; 1.299 ; cpu:CPU_1|MAR[1]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 1.822      ;
; 1.311 ; cpu:CPU_1|REGFILE:inst_3|R2[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.587      ;
; 1.353 ; cpu:CPU_1|MAR[6]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.201      ; 1.804      ;
; 1.427 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.713      ;
; 1.429 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.715      ;
; 1.433 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.719      ;
; 1.503 ; cpu:CPU_1|MAR[7]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.316      ; 2.069      ;
; 1.551 ; cpu:CPU_1|MAR[5]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.273      ; 2.074      ;
; 1.556 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.842      ;
; 1.558 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.844      ;
; 1.562 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.848      ;
; 1.563 ; cpu:CPU_1|REGFILE:inst_3|R7[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.077     ; 1.772      ;
; 1.564 ; cpu:CPU_1|REGFILE:inst_3|R5[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.076     ; 1.774      ;
; 1.571 ; cpu:CPU_1|REGFILE:inst_3|R5[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.076     ; 1.781      ;
; 1.606 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.892      ;
; 1.617 ; cpu:CPU_1|REGFILE:inst_3|R3[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.124     ; 1.779      ;
; 1.647 ; cpu:CPU_1|REGFILE:inst_3|R2[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.047     ; 1.886      ;
; 1.651 ; cpu:CPU_1|REGFILE:inst_3|R3[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.124     ; 1.813      ;
; 1.704 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.990      ;
; 1.729 ; cpu:CPU_1|REGFILE:inst_3|R5[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.076     ; 1.939      ;
; 1.777 ; cpu:CPU_1|REGFILE:inst_3|R1[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 2.052      ;
; 1.810 ; cpu:CPU_1|REGFILE:inst_3|R2[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.047     ; 2.049      ;
; 1.816 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.102      ;
; 1.854 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.140      ;
; 1.962 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.174      ;
; 1.964 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.176      ;
; 1.969 ; cpu:CPU_1|REGFILE:inst_3|R6[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 2.253      ;
; 1.993 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R7[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.076      ; 2.355      ;
; 1.993 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.205      ;
; 1.996 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R6[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.072      ; 2.354      ;
; 1.998 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.210      ;
; 2.003 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R5[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.054      ; 2.343      ;
; 2.043 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.255      ;
; 2.046 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.074     ; 2.258      ;
; 2.054 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R7[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.076      ; 2.416      ;
; 2.058 ; cpu:CPU_1|CAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.250      ; 2.558      ;
; 2.058 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R6[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.072      ; 2.416      ;
; 2.067 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R4[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 2.455      ;
; 2.070 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 2.458      ;
; 2.085 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.371      ;
; 2.086 ; cpu:CPU_1|IR[1]                ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 2.488      ;
; 2.087 ; cpu:CPU_1|REGFILE:inst_3|R7[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.077     ; 2.296      ;
; 2.118 ; cpu:CPU_1|REGFILE:inst_3|R1[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.048     ; 2.356      ;
; 2.123 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.461      ;
; 2.127 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.465      ;
; 2.128 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.466      ;
; 2.129 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.467      ;
; 2.129 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.467      ;
; 2.178 ; cpu:CPU_1|CAR[3]               ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.464      ;
; 2.214 ; cpu:CPU_1|REGFILE:inst_3|R1[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 2.489      ;
; 2.240 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.526      ;
; 2.245 ; cpu:CPU_1|REGFILE:inst_3|R1[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 2.520      ;
; 2.246 ; cpu:CPU_1|REGFILE:inst_3|R6[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 2.530      ;
; 2.248 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.534      ;
; 2.252 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.590      ;
; 2.256 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.594      ;
; 2.257 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.595      ;
; 2.258 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.596      ;
; 2.258 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.596      ;
; 2.281 ; cpu:CPU_1|REGFILE:inst_3|R1[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.048     ; 2.519      ;
; 2.320 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.606      ;
; 2.322 ; cpu:CPU_1|REGFILE:inst_3|R5[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.076     ; 2.532      ;
; 2.327 ; cpu:CPU_1|REGFILE:inst_3|R7[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.077     ; 2.536      ;
; 2.332 ; cpu:CPU_1|IR[3]                ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 2.734      ;
; 2.343 ; cpu:CPU_1|REGFILE:inst_3|R1[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 2.618      ;
; 2.348 ; cpu:CPU_1|CAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.250      ; 2.848      ;
; 2.367 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.653      ;
; 2.412 ; cpu:CPU_1|REGFILE:inst_3|R3[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.057     ; 2.641      ;
; 2.418 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[0]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 2.806      ;
; 2.447 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 2.733      ;
; 2.450 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.025      ; 2.761      ;
; 2.452 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R1[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.026      ; 2.764      ;
; 2.453 ; cpu:CPU_1|REGFILE:inst_3|R2[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 2.735      ;
; 2.461 ; cpu:CPU_1|REGFILE:inst_3|R4[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.124     ; 2.623      ;
; 2.469 ; cpu:CPU_1|IR[4]                ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 2.871      ;
; 2.474 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.075     ; 2.685      ;
; 2.480 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R5[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.054      ; 2.820      ;
; 2.481 ; cpu:CPU_1|CAR[7]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.199      ; 2.930      ;
; 2.536 ; cpu:CPU_1|IR[0]                ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 2.938      ;
; 2.553 ; cpu:CPU_1|IR[2]                ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 2.955      ;
; 2.561 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R4[2]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 2.949      ;
; 2.563 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[2]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 2.951      ;
; 2.580 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.052      ; 2.918      ;
; 2.598 ; cpu:CPU_1|REGFILE:inst_3|R2[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 2.880      ;
; 2.602 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[3]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.025      ; 2.913      ;
; 2.602 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|C                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.052     ; 2.836      ;
; 2.605 ; cpu:CPU_1|CAR[1]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.251      ; 3.106      ;
; 2.621 ; cpu:CPU_1|REGFILE:inst_3|R5[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.076     ; 2.831      ;
; 2.638 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 3.026      ;
; 2.638 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R4[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.102      ; 3.026      ;
; 2.640 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.052     ; 2.874      ;
; 2.640 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.052     ; 2.874      ;
; 2.641 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.052     ; 2.875      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|C                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|C                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[0]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[0]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[1]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[1]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[2]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[2]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[3]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[3]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[4]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[4]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[5]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[5]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[6]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[6]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[7]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[7]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[0]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[0]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[1]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[1]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[2]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[2]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[3]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[3]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[4]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[4]                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[0]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[0]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[1]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[1]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[2]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[2]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[3]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[3]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[4]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[4]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[5]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[5]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[6]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[6]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[7]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[7]                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[0]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[0]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[2]                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 11.802 ; 11.802 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 11.226 ; 11.226 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.646 ; 11.646 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 11.646 ; 11.646 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.661 ; 11.661 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 11.612 ; 11.612 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.802 ; 11.802 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 11.754 ; 11.754 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 11.417 ; 11.417 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 11.469 ; 11.469 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 11.545 ; 11.545 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 11.381 ; 11.381 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 11.398 ; 11.398 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 11.754 ; 11.754 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 11.449 ; 11.449 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 11.705 ; 11.705 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 11.552 ; 11.552 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 11.333 ; 11.333 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 11.349 ; 11.349 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 11.371 ; 11.371 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 11.579 ; 11.579 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 11.673 ; 11.673 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 11.705 ; 11.705 ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 12.620 ; 12.620 ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 12.275 ; 12.275 ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 12.465 ; 12.465 ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 12.486 ; 12.486 ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 11.940 ; 11.940 ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 11.915 ; 11.915 ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 12.292 ; 12.292 ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 12.620 ; 12.620 ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 23.576 ; 23.576 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 22.582 ; 22.582 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 23.576 ; 23.576 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 23.153 ; 23.153 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 22.631 ; 22.631 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 22.181 ; 22.181 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 23.466 ; 23.466 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 22.945 ; 22.945 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 22.306 ; 22.306 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 10.630 ; 10.630 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 10.630 ; 10.630 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.029 ; 11.029 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 11.014 ; 11.014 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.044 ; 11.044 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 11.040 ; 11.040 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.043 ; 11.043 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.177 ; 11.177 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 10.900 ; 10.900 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 10.935 ; 10.935 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 10.974 ; 10.974 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 11.051 ; 11.051 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 10.900 ; 10.900 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 10.906 ; 10.906 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 11.292 ; 11.292 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 10.947 ; 10.947 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 10.831 ; 10.831 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 11.047 ; 11.047 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 10.831 ; 10.831 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 10.874 ; 10.874 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 10.871 ; 10.871 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 11.079 ; 11.079 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 11.173 ; 11.173 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 11.204 ; 11.204 ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 11.165 ; 11.165 ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 11.561 ; 11.561 ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 11.726 ; 11.726 ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 11.755 ; 11.755 ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 11.188 ; 11.188 ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 11.165 ; 11.165 ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 11.561 ; 11.561 ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 11.882 ; 11.882 ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 12.201 ; 12.201 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 13.015 ; 13.015 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 14.950 ; 14.950 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 13.802 ; 13.802 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 13.245 ; 13.245 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 13.376 ; 13.376 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 12.981 ; 12.981 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 14.049 ; 14.049 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 12.201 ; 12.201 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -5.046 ; -369.612      ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -2.000 ; -180.222             ;
+--------+--------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[3]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.046 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[7]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.989      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.045 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[6]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.988      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.044 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[4]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.987      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -5.042 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[5]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.089     ; 5.985      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.799 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[0]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.715      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[1]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.710      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.793 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|CAR[2]               ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.116     ; 5.709      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|REGFILE:inst_3|R2[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.128     ; 5.632      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.728 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|REGFILE:inst_3|R6[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.127     ; 5.633      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.697 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; cpu:CPU_1|REGFILE:inst_3|R1[7] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.123     ; 5.606      ;
; -4.687 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; cpu:CPU_1|REGFILE:inst_3|R7[6] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 5.642      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                                                              ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; cpu:CPU_1|Z                    ; cpu:CPU_1|Z                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cpu:CPU_1|C                    ; cpu:CPU_1|C                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.329 ; cpu:CPU_1|MAR[4]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.600      ;
; 0.349 ; cpu:CPU_1|MAR[0]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.620      ;
; 0.464 ; cpu:CPU_1|MAR[3]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.735      ;
; 0.464 ; cpu:CPU_1|MAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.735      ;
; 0.489 ; cpu:CPU_1|MAR[1]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.760      ;
; 0.501 ; cpu:CPU_1|REGFILE:inst_3|R3[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.653      ;
; 0.528 ; cpu:CPU_1|REGFILE:inst_3|R2[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 0.670      ;
; 0.534 ; cpu:CPU_1|MAR[6]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.082      ; 0.754      ;
; 0.554 ; cpu:CPU_1|MAR[7]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.158      ; 0.850      ;
; 0.569 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.722      ;
; 0.575 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.727      ;
; 0.578 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; cpu:CPU_1|MAR[5]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.133      ; 0.850      ;
; 0.604 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.757      ;
; 0.610 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.762      ;
; 0.626 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.778      ;
; 0.646 ; cpu:CPU_1|REGFILE:inst_3|R5[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.742      ;
; 0.646 ; cpu:CPU_1|REGFILE:inst_3|R7[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.742      ;
; 0.650 ; cpu:CPU_1|REGFILE:inst_3|R5[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.746      ;
; 0.659 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.811      ;
; 0.664 ; cpu:CPU_1|REGFILE:inst_3|R2[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.031     ; 0.785      ;
; 0.667 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.819      ;
; 0.678 ; cpu:CPU_1|REGFILE:inst_3|R3[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.086     ; 0.744      ;
; 0.691 ; cpu:CPU_1|REGFILE:inst_3|R1[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 0.833      ;
; 0.696 ; cpu:CPU_1|REGFILE:inst_3|R3[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.086     ; 0.762      ;
; 0.709 ; cpu:CPU_1|REGFILE:inst_3|R5[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.805      ;
; 0.733 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.885      ;
; 0.745 ; cpu:CPU_1|REGFILE:inst_3|R2[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.031     ; 0.866      ;
; 0.754 ; cpu:CPU_1|REGFILE:inst_3|R6[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 0.900      ;
; 0.762 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R5[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 0.953      ;
; 0.763 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R6[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 0.961      ;
; 0.764 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R7[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 0.962      ;
; 0.769 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.877      ;
; 0.770 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.878      ;
; 0.771 ; cpu:CPU_1|CAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.115      ; 1.024      ;
; 0.771 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.879      ;
; 0.775 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.883      ;
; 0.778 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R6[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 0.976      ;
; 0.778 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R7[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.046      ; 0.976      ;
; 0.787 ; cpu:CPU_1|CAR[3]               ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.939      ;
; 0.789 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.897      ;
; 0.790 ; cpu:CPU_1|REGFILE:inst_3|R7[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.886      ;
; 0.790 ; cpu:CPU_1|IR[1]                ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.070      ; 1.012      ;
; 0.790 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.044     ; 0.898      ;
; 0.791 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.943      ;
; 0.793 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R4[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.014      ;
; 0.794 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.015      ;
; 0.797 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.949      ;
; 0.818 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 0.997      ;
; 0.820 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 0.999      ;
; 0.821 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.000      ;
; 0.822 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.001      ;
; 0.822 ; cpu:CPU_1|Z                    ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.001      ;
; 0.826 ; cpu:CPU_1|CAR[5]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.978      ;
; 0.830 ; cpu:CPU_1|REGFILE:inst_3|R1[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.031     ; 0.951      ;
; 0.843 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.995      ;
; 0.850 ; cpu:CPU_1|CAR[2]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.115      ; 1.103      ;
; 0.853 ; cpu:CPU_1|REGFILE:inst_3|R1[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 0.995      ;
; 0.853 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.032      ;
; 0.855 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.034      ;
; 0.856 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.035      ;
; 0.857 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.036      ;
; 0.857 ; cpu:CPU_1|C                    ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.036      ;
; 0.870 ; cpu:CPU_1|REGFILE:inst_3|R1[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.012      ;
; 0.875 ; cpu:CPU_1|REGFILE:inst_3|R6[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.021      ;
; 0.877 ; cpu:CPU_1|REGFILE:inst_3|R5[0] ; cpu:CPU_1|MAR[0]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.973      ;
; 0.878 ; cpu:CPU_1|CAR[4]               ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.030      ;
; 0.879 ; cpu:CPU_1|REGFILE:inst_3|R7[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 0.975      ;
; 0.889 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[0]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.110      ;
; 0.891 ; cpu:CPU_1|REGFILE:inst_3|R3[4] ; cpu:CPU_1|MAR[4]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.032     ; 1.011      ;
; 0.894 ; cpu:CPU_1|IR[3]                ; cpu:CPU_1|CAR[6]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.070      ; 1.116      ;
; 0.900 ; cpu:CPU_1|REGFILE:inst_3|R2[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.047      ;
; 0.901 ; cpu:CPU_1|REGFILE:inst_3|R1[1] ; cpu:CPU_1|MAR[1]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 1.043      ;
; 0.910 ; cpu:CPU_1|REGFILE:inst_3|R1[5] ; cpu:CPU_1|MAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.031     ; 1.031      ;
; 0.921 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.100      ;
; 0.942 ; cpu:CPU_1|CAR[7]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.089      ; 1.169      ;
; 0.952 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R5[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.039      ; 1.143      ;
; 0.958 ; cpu:CPU_1|CAR[3]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.110      ;
; 0.960 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[7]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.041     ; 1.071      ;
; 0.962 ; cpu:CPU_1|REGFILE:inst_3|R2[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.109      ;
; 0.968 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 1.134      ;
; 0.972 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R1[5]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 1.138      ;
; 0.974 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R4[2]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.195      ;
; 0.975 ; cpu:CPU_1|REGFILE:inst_3|R5[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 1.071      ;
; 0.975 ; cpu:CPU_1|IR[0]                ; cpu:CPU_1|CAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.070      ; 1.197      ;
; 0.977 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R3[2]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.069      ; 1.198      ;
; 0.979 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|REGFILE:inst_3|R2[3]                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.014      ; 1.145      ;
; 0.983 ; cpu:CPU_1|IR[2]                ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.070      ; 1.205      ;
; 0.983 ; cpu:CPU_1|IR[4]                ; cpu:CPU_1|CAR[7]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.070      ; 1.205      ;
; 0.983 ; cpu:CPU_1|CAR[1]               ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.116      ; 1.237      ;
; 0.986 ; cpu:CPU_1|REGFILE:inst_3|R7[2] ; cpu:CPU_1|MAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.056     ; 1.082      ;
; 0.987 ; cpu:CPU_1|CAR[2]               ; cpu:CPU_1|CAR[5]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.027      ; 1.166      ;
; 0.988 ; cpu:CPU_1|CAR[6]               ; cpu:CPU_1|C                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.027     ; 1.113      ;
; 0.993 ; cpu:CPU_1|REGFILE:inst_3|R4[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.086     ; 1.059      ;
; 0.994 ; cpu:CPU_1|REGFILE:inst_3|R2[3] ; cpu:CPU_1|MAR[3]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.031     ; 1.115      ;
; 0.995 ; cpu:CPU_1|CAR[7]               ; cpu:CPU_1|CAR[2]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.027     ; 1.120      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_ejc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|C                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|C                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|CAR[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[2]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[2]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[3]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[3]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|IR[4]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|IR[4]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[0]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[1]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[2]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[3]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[4]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[5]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[6]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|MAR[7]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[0] ; Rise       ; cpu:CPU_1|REGFILE:inst_3|R1[2]                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 5.453  ; 5.453  ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 5.186  ; 5.186  ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.352  ; 5.352  ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 5.361  ; 5.361  ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 5.359  ; 5.359  ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 5.366  ; 5.366  ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 5.377  ; 5.377  ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 5.453  ; 5.453  ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 5.441  ; 5.441  ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.292  ; 5.292  ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 5.308  ; 5.308  ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 5.355  ; 5.355  ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 5.262  ; 5.262  ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.278  ; 5.278  ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 5.441  ; 5.441  ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 5.310  ; 5.310  ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 5.392  ; 5.392  ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 5.308  ; 5.308  ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 5.235  ; 5.235  ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 5.275  ; 5.275  ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 5.273  ; 5.273  ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 5.331  ; 5.331  ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 5.371  ; 5.371  ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 5.392  ; 5.392  ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 5.751  ; 5.751  ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 5.624  ; 5.624  ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 5.742  ; 5.742  ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 5.751  ; 5.751  ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 5.473  ; 5.473  ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 5.451  ; 5.451  ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 5.607  ; 5.607  ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 5.739  ; 5.739  ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 10.429 ; 10.429 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 9.905  ; 9.905  ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 10.429 ; 10.429 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 10.415 ; 10.415 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 10.111 ; 10.111 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 10.054 ; 10.054 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 10.399 ; 10.399 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 10.320 ; 10.320 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 10.125 ; 10.125 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 4.975 ; 4.975 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 4.975 ; 4.975 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.149 ; 5.149 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 5.145 ; 5.145 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 5.161 ; 5.161 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 5.168 ; 5.168 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 5.167 ; 5.167 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 5.245 ; 5.245 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 5.096 ; 5.096 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.125 ; 5.125 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 5.135 ; 5.135 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 5.181 ; 5.181 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 5.096 ; 5.096 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.104 ; 5.104 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 5.264 ; 5.264 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 5.134 ; 5.134 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 5.100 ; 5.100 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 5.165 ; 5.165 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 5.100 ; 5.100 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 5.143 ; 5.143 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 5.135 ; 5.135 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 5.196 ; 5.196 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 5.227 ; 5.227 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 5.256 ; 5.256 ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 5.200 ; 5.200 ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 5.370 ; 5.370 ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 5.506 ; 5.506 ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 5.523 ; 5.523 ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 5.214 ; 5.214 ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 5.200 ; 5.200 ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 5.380 ; 5.380 ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 5.500 ; 5.500 ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 5.769 ; 5.769 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 5.965 ; 5.965 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.739 ; 6.739 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.348 ; 6.348 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.078 ; 6.078 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 6.225 ; 6.225 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 5.900 ; 5.900 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.479 ; 6.479 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 5.769 ; 5.769 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.623  ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  KEY[0]          ; -13.623  ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -988.235 ; 0.0   ; 0.0      ; 0.0     ; -201.207            ;
;  KEY[0]          ; -988.235 ; 0.000 ; N/A      ; N/A     ; -201.207            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 11.802 ; 11.802 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 11.226 ; 11.226 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.646 ; 11.646 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 11.646 ; 11.646 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.661 ; 11.661 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 11.612 ; 11.612 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.638 ; 11.638 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.802 ; 11.802 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 11.754 ; 11.754 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 11.417 ; 11.417 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 11.469 ; 11.469 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 11.545 ; 11.545 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 11.381 ; 11.381 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 11.398 ; 11.398 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 11.754 ; 11.754 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 11.449 ; 11.449 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 11.705 ; 11.705 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 11.552 ; 11.552 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 11.333 ; 11.333 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 11.349 ; 11.349 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 11.371 ; 11.371 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 11.579 ; 11.579 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 11.673 ; 11.673 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 11.705 ; 11.705 ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 12.620 ; 12.620 ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 12.275 ; 12.275 ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 12.465 ; 12.465 ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 12.486 ; 12.486 ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 11.940 ; 11.940 ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 11.915 ; 11.915 ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 12.292 ; 12.292 ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 12.620 ; 12.620 ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 23.576 ; 23.576 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 22.582 ; 22.582 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 23.576 ; 23.576 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 23.153 ; 23.153 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 22.631 ; 22.631 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 22.181 ; 22.181 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 23.466 ; 23.466 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 22.945 ; 22.945 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 22.306 ; 22.306 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX1[*]   ; KEY[0]     ; 4.975 ; 4.975 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 4.975 ; 4.975 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.149 ; 5.149 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 5.145 ; 5.145 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 5.161 ; 5.161 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 5.168 ; 5.168 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 5.167 ; 5.167 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 5.245 ; 5.245 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 5.096 ; 5.096 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.125 ; 5.125 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 5.135 ; 5.135 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 5.181 ; 5.181 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 5.096 ; 5.096 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.104 ; 5.104 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 5.264 ; 5.264 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 5.134 ; 5.134 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 5.100 ; 5.100 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 5.165 ; 5.165 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 5.100 ; 5.100 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 5.143 ; 5.143 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 5.135 ; 5.135 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 5.196 ; 5.196 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 5.227 ; 5.227 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 5.256 ; 5.256 ; Rise       ; KEY[0]          ;
; HEX4[*]   ; KEY[0]     ; 5.200 ; 5.200 ; Rise       ; KEY[0]          ;
;  HEX4[0]  ; KEY[0]     ; 5.370 ; 5.370 ; Rise       ; KEY[0]          ;
;  HEX4[1]  ; KEY[0]     ; 5.506 ; 5.506 ; Rise       ; KEY[0]          ;
;  HEX4[2]  ; KEY[0]     ; 5.523 ; 5.523 ; Rise       ; KEY[0]          ;
;  HEX4[3]  ; KEY[0]     ; 5.214 ; 5.214 ; Rise       ; KEY[0]          ;
;  HEX4[4]  ; KEY[0]     ; 5.200 ; 5.200 ; Rise       ; KEY[0]          ;
;  HEX4[5]  ; KEY[0]     ; 5.380 ; 5.380 ; Rise       ; KEY[0]          ;
;  HEX4[6]  ; KEY[0]     ; 5.500 ; 5.500 ; Rise       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 5.769 ; 5.769 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 5.965 ; 5.965 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.739 ; 6.739 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.348 ; 6.348 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.078 ; 6.078 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 6.225 ; 6.225 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 5.900 ; 5.900 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.479 ; 6.479 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 5.769 ; 5.769 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 440435   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 440435   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 500   ; 500  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Apr 14 17:38:49 2016
Info: Command: quartus_sta CPU -c CPU
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.623      -988.235 KEY[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -201.207 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.046      -369.612 KEY[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -180.222 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Thu Apr 14 17:38:51 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


