Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5fa5480fc6a432ea85d179140f22a07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lift_5_behav xil_defaultlib.tb_lift_5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3027] 'out' was previously declared with a different range [E:/xillinx_latest/lift_5/lift_5.srcs/sources_1/new/lift_5.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lift_5
Compiling module xil_defaultlib.tb_lift_5
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lift_5_behav
