/home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/fullAdder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/fullAdder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fullAdder
-- Compiling architecture structure of fullAdder

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/halfAdder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/halfAdder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity halfAdder
-- Compiling architecture behaviour of halfAdder

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mbeDadda_mult.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mbeDadda_mult.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package multV3_pkg
-- Compiling entity mbeDadda_mult
-- Compiling architecture structure of mbeDadda_mult

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/approx_comp_4to2.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/approx_comp_4to2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity approx_comp_4to2
-- Compiling architecture structure of approx_comp_4to2

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/bitwiseInv.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/bitwiseInv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bitwiseInv
-- Compiling architecture behaviour of bitwiseInv

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/multV3_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/multV3_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package multV3_pkg

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mux2.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mux2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture behaviour of mux2

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/r4mbePP_preprocessing.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/r4mbePP_preprocessing.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity r4mbePP_preprocessing
-- Compiling architecture behaviour of r4mbePP_preprocessing

} {} {}} /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mbeDadda_mult_wRegs.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/clmcasino/Desktop/ISA/Lab2/ISA-digital-arithmetic/HW_filter/version2/vhdl_matteo/src/mbeDadda_mult_wRegs.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package multV3_pkg
-- Compiling entity mbeDadda_4to2Cmprs_mult
-- Compiling architecture structure of mbeDadda_4to2Cmprs_mult

} {} {}}
