#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 25 21:15:35 2020
# Process ID: 9120
# Current directory: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6072 E:\Facultad\Arquitectura de Computadoras\Practicos Vivado\tp_final_pipeline_monociclo\arquitecturatpfinalmonociclo\tp_final_pipeline_monociclo.xpr
# Log file: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/vivado.log
# Journal file: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo'
INFO: [Project 1-313] Project file moved from 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 853.527 ; gain = 126.672
update_compile_order -fileset sources_1
generate_target Simulation [get_files {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/Facultad/Arquitectura'
WARNING: [Vivado 12-818] No files matched 'de'
WARNING: [Vivado 12-818] No files matched 'Computadoras/Practicos'
WARNING: [Vivado 12-818] No files matched 'Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci'
export_ip_user_files -of_objects [get_files {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/Facultad/Arquitectura'
WARNING: [Vivado 12-818] No files matched 'de'
WARNING: [Vivado 12-818] No files matched 'Computadoras/Practicos'
WARNING: [Vivado 12-818] No files matched 'Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci'
export_simulation -of_objects [get_files {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/Facultad/Arquitectura'
WARNING: [Vivado 12-818] No files matched 'de'
WARNING: [Vivado 12-818] No files matched 'Computadoras/Practicos'
WARNING: [Vivado 12-818] No files matched 'Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci'
export_ip_user_files -of_objects [get_files {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/Facultad/Arquitectura'
WARNING: [Vivado 12-818] No files matched 'de'
WARNING: [Vivado 12-818] No files matched 'Computadoras/Practicos'
WARNING: [Vivado 12-818] No files matched 'Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci'
export_simulation -of_objects [get_files {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instruction_memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Facultad/Arquitectura -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/Facultad/Arquitectura" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 25 21:18:34 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_monociclo_behav -key {Behavioral:sim_1:Functional:test_pipeline_monociclo} -tclbatch {test_pipeline_monociclo.tcl} -view {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
WARNING: Simulation object /test_pipeline_monociclo/uut/E5_WB/InputA was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/E5_WB/InputB was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/E5_WB/SEL was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/E5_WB/Out was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/mux_WB_JALR_JAL_PC/InputA was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/mux_WB_JALR_JAL_PC/InputB was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/mux_WB_JALR_JAL_PC/SEL was not found in the design.
WARNING: Simulation object /test_pipeline_monociclo/uut/mux_WB_JALR_JAL_PC/Out was not found in the design.
source test_pipeline_monociclo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_monociclo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 878.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 902.953 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 902.953 ; gain = 0.000
save_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 902.953 ; gain = 0.000
add_wave {{/test_pipeline_monociclo/uut/E4_MEM/DataMemory}} 
add_wave {{/test_pipeline_monociclo/uut/Mux_WB_JALR_JAL_PC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 916.207 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 916.207 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 935.461 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 936.965 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 936.965 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 936.965 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 936.965 ; gain = 0.000
save_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port MuxCortoB_to_MuxAULScr_Latch_EX_MEM_DataB on this module [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:296]
ERROR: [VRFC 10-2063] Module <ALU_Control> not found while processing module instance <E3_ALU_Control> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:66]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <E3_ALU> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:75]
ERROR: [VRFC 10-2063] Module <Etapa4_MEM> not found while processing module instance <E4_MEM> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:330]
ERROR: [VRFC 10-2063] Module <Triple_MUX> not found while processing module instance <Mux_WB_JALR_JAL_PC> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:388]
ERROR: [VRFC 10-2063] Module <contador_clk> not found while processing module instance <Contador_Clk> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:421]
ERROR: [VRFC 10-2063] Module <clk_wiz_0> not found while processing module instance <clk_50M> [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:435]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 936.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 936.965 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 936.965 ; gain = 0.000
save_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 950.023 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 950.023 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.023 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 950.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 951.336 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 951.336 ; gain = 0.000
open_bd_design {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/bd/InstrMem/InstrMem.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <InstrMem> from BD file <E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/bd/InstrMem/InstrMem.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 993.926 ; gain = 42.590
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.082 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.082 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.082 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.082 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 1.885 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 1.885 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 1.885 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_desf -dir {e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {clk_wiz_desf} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_PHASE {1.8} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {23.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {23.875} CONFIG.MMCM_CLKOUT0_PHASE {1.885} CONFIG.CLKOUT1_JITTER {155.499} CONFIG.CLKOUT1_PHASE_ERROR {152.174}] [get_ips clk_wiz_desf]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz_desf' to 'clk_wiz_desf' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_desf'...
generate_target all [get_files  {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_desf'...
catch { config_ip_cache -export [get_ips -all clk_wiz_desf] }
export_ip_user_files -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}]
launch_runs -jobs 4 clk_wiz_desf_synth_1
[Sun Jul 26 01:25:43 2020] Launched clk_wiz_desf_synth_1...
Run output will be captured here: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/clk_wiz_desf_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_desf_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.496 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:293]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=23.87...
Compiling module xil_defaultlib.clk_wiz_desf_clk_wiz
Compiling module xil_defaultlib.clk_wiz_desf
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.496 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1303.496 ; gain = 0.000
add_wave {{/test_pipeline_monociclo/uut/clk_des}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:293]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=23.87...
Compiling module xil_defaultlib.clk_wiz_desf_clk_wiz
Compiling module xil_defaultlib.clk_wiz_desf
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1308.270 ; gain = 0.000
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 1.885 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG}] [get_ips clk_wiz_desf]
generate_target all [get_files  {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_desf'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_desf'...
catch { config_ip_cache -export [get_ips -all clk_wiz_desf] }
export_ip_user_files -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_desf_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/clk_wiz_desf_synth_1

launch_runs -jobs 4 clk_wiz_desf_synth_1
[Sun Jul 26 01:31:54 2020] Launched clk_wiz_desf_synth_1...
Run output will be captured here: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/clk_wiz_desf_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_desf_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:293]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=23.87...
Compiling module xil_defaultlib.clk_wiz_desf_clk_wiz
Compiling module xil_defaultlib.clk_wiz_desf
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.270 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_desf {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci}}
INFO: [Project 1-386] Moving file 'e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf/clk_wiz_desf.xci' from fileset 'clk_wiz_desf' to fileset 'sources_1'.
file delete -force {e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_desf}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1308.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1308.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1323.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1323.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1323.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.281 ; gain = 0.000
save_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.281 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.281 ; gain = 0.000
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 180.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_1 -dir {e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_PHASE {180} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT0_PHASE {180.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.281 ; gain = 0.000
launch_runs -jobs 4 clk_wiz_1_synth_1
[Sun Jul 26 02:14:41 2020] Launched clk_wiz_1_synth_1...
Run output will be captured here: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 180.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 180.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_1]
generate_target all [get_files  {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs -jobs 4 clk_wiz_1_synth_1
[Sun Jul 26 02:17:09 2020] Launched clk_wiz_1_synth_1...
Run output will be captured here: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1489.922 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1489.922 ; gain = 0.000
add_wave {{/test_pipeline_monociclo/uut/clk_neg}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.922 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.922 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1489.922 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/prueba _storage_load.coe}] [get_ips Instruction_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/prueba _storage_load.coe' provided. It will be converted relative to IP Instance files '../../../../prueba _storage_load.coe'
generate_target all [get_files  {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Instruction_memory'...
export_ip_user_files -of_objects [get_files {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/Instruction_memory.xci}}] -directory {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files} -ipstatic_source_dir {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/modelsim} {questa=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/questa} {riviera=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/riviera} {activehdl=E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.098 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline_monociclo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/Instruction_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _storage_load.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba_unidad_corto.coe'
INFO: [SIM-utils-43] Exported 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim/prueba _deteccion_riesgo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_pipeline_monociclo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparador_registros
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa1_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa2_ID_Modulo_Saltos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa3_EX
INFO: [VRFC 10-2458] undeclared symbol E3_ALU_Zero, assumed default net type wire [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa4_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triple_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_halt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_monociclo_sintesis
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline_monociclo
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6a88cdf21b404479a82043049bcd4216 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_monociclo_behav xil_defaultlib.test_pipeline_monociclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port write_enable [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port posReg [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:291]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ForwardB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:292]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Adder
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Etapa1_IF
Compiling module xil_defaultlib.Unidad_halt
Compiling module xil_defaultlib.MUX(LEN=5)
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX(LEN=8)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Etapa2_ID
Compiling module xil_defaultlib.pc_jump
Compiling module xil_defaultlib.Comparador_registros
Compiling module xil_defaultlib.Etapa2_ID_Modulo_Saltos
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Etapa3_EX
Compiling module xil_defaultlib.MUX(LEN=1)
Compiling module xil_defaultlib.MUX(LEN=4)
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Etapa4_MEM
Compiling module xil_defaultlib.Triple_MUX
Compiling module xil_defaultlib.contador_clk(LEN=16)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.pipeline_monociclo_sintesis
Compiling module xil_defaultlib.test_pipeline_monociclo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_monociclo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.098 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E1_IF.InstrMem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_pipeline_monociclo.uut.E4_MEM.DataMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1504.098 ; gain = 0.000
save_wave_config {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/test_pipeline_monociclo_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/Data_Memory.xci' is already up-to-date
[Sun Jul 26 02:39:37 2020] Launched synth_1...
Run output will be captured here: E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
