
---------- Begin Simulation Statistics ----------
final_tick                               1228310474000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702080                       # Number of bytes of host memory used
host_op_rate                                    58281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21116.21                       # Real time elapsed on the host
host_tick_rate                               58169081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227046806                       # Number of instructions simulated
sim_ops                                    1230672203                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.228310                       # Number of seconds simulated
sim_ticks                                1228310474000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.618729                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              154719630                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           182843246                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14698159                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        240729744                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25578596                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25729019                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          150423                       # Number of indirect misses.
system.cpu0.branchPred.lookups              309806738                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900460                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811483                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9206632                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274863673                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40617180                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      152237500                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132136363                       # Number of instructions committed
system.cpu0.commit.committedOps            1133950378                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2074627359                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546580                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1565123232     75.44%     75.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    291144466     14.03%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77477455      3.73%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60321893      2.91%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26347615      1.27%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7785441      0.38%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3040321      0.15%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2769756      0.13%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40617180      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2074627359                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206412                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097801664                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345518286                       # Number of loads committed
system.cpu0.commit.membars                    3625380                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625386      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630118595     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347329761     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141459163     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133950378                       # Class of committed instruction
system.cpu0.commit.refs                     488788952                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132136363                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133950378                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.166141                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.166141                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            451670637                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5498135                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           151418433                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1306789073                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               722017044                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                909263622                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9222877                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17530396                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8132616                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  309806738                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232251201                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1358770538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5127338                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341570932                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          800                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29428982                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126330                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726820643                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         180298226                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547052                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2100306796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1133992368     53.99%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               721993045     34.38%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               150316159      7.16%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71048003      3.38%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11708458      0.56%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8530192      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901257      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1814029      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3285      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2100306796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       65                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      30                       # number of floating regfile writes
system.cpu0.idleCycles                      352059940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9318184                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               292938912                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.517204                       # Inst execution rate
system.cpu0.iew.exec_refs                   572758921                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 173487408                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              334022680                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            398470785                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816556                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3780808                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           179045572                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1286159848                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            399271513                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7270966                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1268373323                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1149141                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16706165                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9222877                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20412599                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       463559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        29073546                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        12609                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        18159                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7643540                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52952499                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     35774895                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         18159                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       919381                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8398803                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                555054825                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1254036019                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839890                       # average fanout of values written-back
system.cpu0.iew.wb_producers                466185127                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.511357                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1254140798                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1565819026                       # number of integer regfile reads
system.cpu0.int_regfile_writes              799131932                       # number of integer regfile writes
system.cpu0.ipc                              0.461651                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.461651                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626977      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            685279147     53.72%     54.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564751      0.67%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860596      0.22%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402899629     31.58%     86.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          172413131     13.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1275644290                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4477369                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003510                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 745603     16.65%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3481      0.08%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 792859     17.71%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2477621     55.34%     89.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               457801     10.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1276494619                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4656421793                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1254035961                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1438386531                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1280717114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1275644290                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442734                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      152209385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           349171                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1292                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36328322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2100306796                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1195900496     56.94%     56.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          622096134     29.62%     86.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          223314225     10.63%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39847336      1.90%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12990207      0.62%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2479675      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2945516      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             520257      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             212950      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2100306796                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520169                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22794347                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11620271                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           398470785                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          179045572                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2452366736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5305432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              369079331                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724665091                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13806626                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               733567315                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              35058452                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34733                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609401448                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1300293857                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          832278633                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                904807675                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34093986                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9222877                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             83488400                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               107613474                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               65                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609401383                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        141198                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4781                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31446662                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4770                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3320178986                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2598084790                       # The number of ROB writes
system.cpu0.timesIdled                       22028013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.227386                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13243586                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16304336                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2600322                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21611851                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1291615                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1654952                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          363337                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25804918                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23390                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1460404                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17168903                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4234743                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26573326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94910443                       # Number of instructions committed
system.cpu1.commit.committedOps              96721825                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    419845905                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.230375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    384620045     91.61%     91.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16619813      3.96%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6030988      1.44%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3475018      0.83%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2282862      0.54%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1363459      0.32%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       744544      0.18%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       474433      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4234743      1.01%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    419845905                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258841                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92297245                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24474728                       # Number of loads committed
system.cpu1.commit.membars                    3622533                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622533      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56342245     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26285932     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9325535      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96721825                       # Class of committed instruction
system.cpu1.commit.refs                      35611479                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94910443                       # Number of Instructions Simulated
system.cpu1.committedOps                     96721825                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.489052                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.489052                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            339202507                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1146216                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12262760                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             131358935                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21192457                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57793751                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1460967                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3231168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4614691                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25804918                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19209589                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    397695001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               231850                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     148087874                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5201770                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060567                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23968486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14535201                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.347577                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         424264373                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.358110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.848730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               331873956     78.22%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57646872     13.59%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22132344      5.22%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6462084      1.52%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1584713      0.37%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3090080      0.73%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474090      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           424264373                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1793524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1527002                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20095894                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.250794                       # Inst execution rate
system.cpu1.iew.exec_refs                    37819315                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11449235                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              281044263                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30703754                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713105                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1354504                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14510689                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          123280248                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26370080                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1274146                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106852820                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2215548                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5518655                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1460967                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10142567                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35050                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1152565                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11313                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1116                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6229026                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3373938                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           630                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       180750                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1346252                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62524382                       # num instructions consuming a value
system.cpu1.iew.wb_count                    106119787                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.808265                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50536278                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249074                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     106157841                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               136436729                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73952323                       # number of integer regfile writes
system.cpu1.ipc                              0.222764                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.222764                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622635      3.35%      3.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65277814     60.37%     63.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383152      0.35%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762524      0.71%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28405095     26.27%     91.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9675734      8.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             108126966                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3316221                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030670                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 443834     13.38%     13.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7927      0.24%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 640662     19.32%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1938774     58.46%     91.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               285020      8.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107820536                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         644023855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    106119775                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149839238                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 115141934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                108126966                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138314                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26558422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           189357                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2704023                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18633046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    424264373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          356743857     84.09%     84.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44743384     10.55%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13709741      3.23%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3309351      0.78%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4200306      0.99%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             560092      0.13%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             634520      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             277733      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              85389      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      424264373                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253785                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16338788                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3913248                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30703754                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14510689                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       426057897                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2030545313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              302568426                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67717730                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10488797                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24860549                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4269553                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                43075                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            162763306                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             127552072                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           88982746                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57385513                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22231155                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1460967                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37959843                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21265016                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       162763294                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29075                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               623                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21910199                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   538906040                       # The number of ROB reads
system.cpu1.rob.rob_writes                  251019584                       # The number of ROB writes
system.cpu1.timesIdled                         191252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11808523                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8420094                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            28247376                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             107944                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3791032                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16026416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31999918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1870658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       512271                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65791802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10220163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131566104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10732434                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12404078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4145828                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11827565                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3620825                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3620823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12404084                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     48024817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48024817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1290926656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1290926656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16026523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16026523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16026523                       # Request fanout histogram
system.membus.respLayer1.occupancy        83519025144                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52334885102                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       331590000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   530832006.063258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1455543000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1225657754000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2652720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    204213275                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       204213275                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    204213275                       # number of overall hits
system.cpu0.icache.overall_hits::total      204213275                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28037925                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28037925                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28037925                       # number of overall misses
system.cpu0.icache.overall_misses::total     28037925                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 495094662999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 495094662999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 495094662999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 495094662999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232251200                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232251200                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232251200                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232251200                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120722                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120722                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120722                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120722                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17658.035072                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17658.035072                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17658.035072                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17658.035072                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2207                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.305556                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25242857                       # number of writebacks
system.cpu0.icache.writebacks::total         25242857                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2795035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2795035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2795035                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2795035                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25242890                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25242890                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25242890                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25242890                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 437869316999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 437869316999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 437869316999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 437869316999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108688                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108688                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108688                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108688                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17346.243516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17346.243516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17346.243516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17346.243516                       # average overall mshr miss latency
system.cpu0.icache.replacements              25242857                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    204213275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      204213275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28037925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28037925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 495094662999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 495094662999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232251200                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232251200                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17658.035072                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17658.035072                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2795035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2795035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25242890                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25242890                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 437869316999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 437869316999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108688                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108688                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17346.243516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17346.243516                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229456047                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25242857                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.089940                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        489745289                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       489745289                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    437197341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       437197341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    437197341                       # number of overall hits
system.cpu0.dcache.overall_hits::total      437197341                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65289295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65289295                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65289295                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65289295                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2086724901049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2086724901049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2086724901049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2086724901049                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    502486636                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    502486636                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    502486636                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    502486636                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.129932                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.129932                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.129932                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.129932                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31961.210502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31961.210502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31961.210502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31961.210502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24863333                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       137257                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1667690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2177                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.908846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.048691                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     37988215                       # number of writebacks
system.cpu0.dcache.writebacks::total         37988215                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28054429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28054429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28054429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28054429                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37234866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37234866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37234866                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37234866                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 867518407342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 867518407342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 867518407342                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 867518407342                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074101                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23298.550540                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23298.550540                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23298.550540                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23298.550540                       # average overall mshr miss latency
system.cpu0.dcache.replacements              37988215                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    320737786                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      320737786                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40292769                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40292769                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1227559000000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1227559000000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    361030555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    361030555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30465.987582                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30465.987582                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12071391                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12071391                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28221378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28221378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 629527789500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 629527789500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22306.770049                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22306.770049                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116459555                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116459555                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24996526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24996526                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 859165901049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 859165901049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141456081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141456081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.176709                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.176709                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34371.412293                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34371.412293                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15983038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15983038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9013488                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9013488                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 237990617842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 237990617842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063719                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063719                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26403.831440                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26403.831440                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1404                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1404                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9338500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9338500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6651.353276                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6651.353276                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002542                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        56000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2934                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2934                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       695000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       695000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.053548                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053548                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4186.746988                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4186.746988                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053548                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053548                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3192.771084                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3192.771084                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65990989500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65990989500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420858                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420858                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86559.523044                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86559.523044                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65228612500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65228612500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420858                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420858                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85559.523044                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85559.523044                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990594                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          476248693                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         37996943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.533869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990594                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1046605707                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1046605707                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23485139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32351175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              206278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              348284                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56390876                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23485139                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32351175                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             206278                       # number of overall hits
system.l2.overall_hits::.cpu1.data             348284                       # number of overall hits
system.l2.overall_hits::total                56390876                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1757750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5635245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1981034                       # number of demand (read+write) misses
system.l2.demand_misses::total                9377813                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1757750                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5635245                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3784                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1981034                       # number of overall misses
system.l2.overall_misses::total               9377813                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 147252276497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 496798165974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    350445999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 206824033005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     851224921475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 147252276497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 496798165974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    350445999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 206824033005                       # number of overall miss cycles
system.l2.overall_miss_latency::total    851224921475                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25242889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        37986420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          210062                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2329318                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65768689                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25242889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       37986420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         210062                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2329318                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65768689                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.148349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.018014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.148349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.018014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83773.162564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88159.106831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92612.579017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104402.061249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90770.089090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83773.162564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88159.106831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92612.579017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104402.061249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90770.089090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             641195                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20850                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.752758                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6487806                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4145828                       # number of writebacks
system.l2.writebacks::total                   4145828                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         150066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              163382                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        150066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             163382                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1757739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5485179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1967739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9214431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1757739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5485179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1967739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7034981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16249412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 129674326997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 431810585327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    312168999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 186349293069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 748146374392                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 129674326997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 431810585327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    312168999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 186349293069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 662261912457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1410408286849                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.144398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.017966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140104                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.144398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.017966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73773.368513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78723.152941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82715.686010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94702.241033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81192.899962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73773.368513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78723.152941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82715.686010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94702.241033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94138.408115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86797.496848                       # average overall mshr miss latency
system.l2.replacements                       25967160                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11709054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11709054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11709054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11709054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53780341                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53780341                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53780341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53780341                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7034981                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7034981                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 662261912457                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 662261912457                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94138.408115                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94138.408115                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       625000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       173000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       798000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.942308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7352.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13307.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       255500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1959000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.942308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20041.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19653.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19989.795918                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       199000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7351861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           151499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7503360                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2416889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1268915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3685804                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 207268499156                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130807727733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338076226889                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9768750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1420414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11189164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.247410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.329408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85758.385741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103086.280589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91723.875412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        62519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65847                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2354370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1265587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3619957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 179069040812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 117903405758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 296972446570                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.241010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.323523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76058.156030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93161.043656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82037.561930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23485139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        206278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23691417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1757750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1761534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 147252276497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    350445999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 147602722496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25242889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       210062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25452951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.018014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83773.162564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92612.579017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83792.150760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1757739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1761513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 129674326997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    312168999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 129986495996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.017966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73773.368513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82715.686010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73792.527217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24999314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       196785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25196099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3218356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       712119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3930475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 289529666818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76016305272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 365545972090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28217670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       908904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29126574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.114055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.783492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.134945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89961.976493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106746.632616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93003.001441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        87547                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        97514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3130809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       702152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3832961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 252741544515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68445887311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 321187431826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.110952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.772526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80727.232008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97480.157161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83796.164852                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          222                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               226                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1237                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1251                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     21129978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       201000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     21330978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1459                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1477                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.847841                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.846987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17081.631366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14357.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17051.141487                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          287                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          289                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          950                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          962                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18778983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       248496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19027479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.651131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.651320                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19767.350526                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19779.084200                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                   137905027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25967672                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.310643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.446892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.405070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.843973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.299409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.975609                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1076045232                       # Number of tag accesses
system.l2.tags.data_accesses               1076045232                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     112495232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     351141952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        241536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     125939712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    435775296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1025593728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    112495232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       241536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     112736768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    265332992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       265332992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1757738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5486593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1967808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6808989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16024902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4145828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4145828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         91585340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        285873938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102530846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    354776179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             834962943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     91585340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91781981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216014597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216014597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216014597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        91585340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       285873938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102530846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    354776179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1050977540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3451012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1757738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4751524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1933567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6691265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009790919250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       210557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       210557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28145222                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3249744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16024908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4145828                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16024908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4145828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 887040                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                694816                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            508384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            509490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            535545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            591415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2906486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2015082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            686824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            688398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            637254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            629802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           631270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           939820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1074648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1415635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           507624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           860190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            186990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            263648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            302763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            264421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            260898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           253731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           255714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163364                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 534641266613                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75689335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            818476272863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35318.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54068.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11379683                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2218917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16024908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4145828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6121310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1945609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  944516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  752853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  629643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  541512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  489968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  446212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  402491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  377105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 459248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 814258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 422542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 256703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 211095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 161149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 107208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 178117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 213497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 216462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 222810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 214844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 209324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4990245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.401967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.512877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.112788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2783926     55.79%     55.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       863581     17.31%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       285815      5.73%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       206316      4.13%     82.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       203666      4.08%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        79629      1.60%     88.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        71751      1.44%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        90047      1.80%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       405514      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4990245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       210557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.894280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    595.869370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       210552    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        210557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       210557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.361809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           177701     84.40%     84.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3411      1.62%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17399      8.26%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7588      3.60%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2672      1.27%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              998      0.47%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              440      0.21%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              180      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               87      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        210557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              968823488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                56770560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               220863168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1025594112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            265332992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    834.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1228310444500                       # Total gap between requests
system.mem_ctrls.avgGap                      60895.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    112495232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    304097472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       241536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    123748288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    428240960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    220863168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 91585339.685054257512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 247573784.020342081785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196640.837241610949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 100746749.799350813031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 348642276.578030705452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179810538.683072417974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1757738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5486594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1967808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6808994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4145828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  57334962182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 212125158376                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153596508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 104893531265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 443969024532                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29799561163034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32618.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38662.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40698.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53304.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65203.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7187843.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15462726720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8218615185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47811139320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9351943200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96961303920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     530877395640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24616573440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       733299697425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.998652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58712803143                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41015780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1128581890857                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20167686840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10719364590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60273195360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8662208940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96961303920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     535041426330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21110021280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       752935207260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.984439                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49155298877                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41015780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1138139395123                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12529891160.493828                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54756816896.309799                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        83000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 393887921000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   213389290000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1014921184000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18997321                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18997321                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18997321                       # number of overall hits
system.cpu1.icache.overall_hits::total       18997321                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       212268                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        212268                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       212268                       # number of overall misses
system.cpu1.icache.overall_misses::total       212268                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3212998500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3212998500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3212998500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3212998500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19209589                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19209589                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19209589                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19209589                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011050                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011050                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011050                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011050                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15136.518458                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15136.518458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15136.518458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15136.518458                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   117.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       210030                       # number of writebacks
system.cpu1.icache.writebacks::total           210030                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2206                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2206                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       210062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       210062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       210062                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       210062                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2974043500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2974043500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2974043500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2974043500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010935                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010935                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010935                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010935                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14157.931944                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14157.931944                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14157.931944                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14157.931944                       # average overall mshr miss latency
system.cpu1.icache.replacements                210030                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18997321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18997321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       212268                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       212268                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3212998500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3212998500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19209589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19209589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011050                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011050                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15136.518458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15136.518458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       210062                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       210062                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2974043500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2974043500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14157.931944                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14157.931944                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990571                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19151621                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           210030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.185169                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360455500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990571                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38629240                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38629240                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27130474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27130474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27130474                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27130474                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7247295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7247295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7247295                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7247295                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 727041595127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 727041595127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 727041595127                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 727041595127                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34377769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34377769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34377769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34377769                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210813                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210813                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210813                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210813                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100319.028703                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100319.028703                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100319.028703                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100319.028703                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2412369                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       338339                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35553                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3024                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.852755                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.884590                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2328993                       # number of writebacks
system.cpu1.dcache.writebacks::total          2328993                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5621028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5621028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5621028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5621028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1626267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1626267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1626267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1626267                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154031031606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154031031606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154031031606                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154031031606                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047306                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047306                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047306                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047306                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94714.478991                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94714.478991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94714.478991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94714.478991                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2328993                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20924799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20924799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4127875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4127875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 352952589000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 352952589000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     25052674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25052674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85504.669836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85504.669836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3218659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3218659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       909216                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       909216                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80098825000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80098825000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88096.585410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88096.585410                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6205675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6205675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3119420                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3119420                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 374089006127                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 374089006127                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9325095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9325095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.334519                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.334519                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 119922.615783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119922.615783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2402369                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2402369                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       717051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       717051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  73932206606                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  73932206606                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076895                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103105.924970                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103105.924970                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6301000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6301000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39879.746835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39879.746835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002123                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002123                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       721500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       721500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6219.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6219.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       605500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       605500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5219.827586                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5219.827586                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62156980500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62156980500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393116                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87297.413394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87297.413394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61444966500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61444966500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393116                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86297.413394                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86297.413394                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.708805                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30565264                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2338155                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.072386                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360467000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.708805                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74717974                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74717974                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1228310474000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54580278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15854882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54061018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21821332                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12679015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            654                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11206356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11206354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25452952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29127327                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1477                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1477                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75728635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    113973624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       630154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6996779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197329192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3231087680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4862377984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26885888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298133824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8418485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        38664738                       # Total snoops (count)
system.tol2bus.snoopTraffic                 266486464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104438466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91817494     87.92%     87.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12108701     11.59%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 512271      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104438466                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131556611137                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57007764360                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38330528741                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3508768688                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         315179826                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           114214                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2197613327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728800                       # Number of bytes of host memory used
host_op_rate                                   118431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13775.78                       # Real time elapsed on the host
host_tick_rate                               70362806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623155858                       # Number of instructions simulated
sim_ops                                    1631485127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.969303                       # Number of seconds simulated
sim_ticks                                969302853000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.713414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25283278                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27871598                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4091141                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         53759366                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            979298                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1221139                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          241841                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59610973                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       131215                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        203625                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3429132                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  33404599                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11185836                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5365167                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85139648                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           192034477                       # Number of instructions committed
system.cpu0.commit.committedOps             194531568                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1190562806                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.163395                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.920214                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1128606173     94.80%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26994157      2.27%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6480200      0.54%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     11223130      0.94%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2425623      0.20%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1091095      0.09%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1633178      0.14%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       923414      0.08%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11185836      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1190562806                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     19963                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1841226                       # Number of function calls committed.
system.cpu0.commit.int_insts                188604792                       # Number of committed integer instructions.
system.cpu0.commit.loads                     64904502                       # Number of loads committed
system.cpu0.commit.membars                    3816922                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3821497      1.96%      1.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       110645156     56.88%     58.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2340024      1.20%     60.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1159525      0.60%     60.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3050      0.00%     60.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9151      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1525      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1559      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65105023     33.47%     94.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11440380      5.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3104      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1558      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        194531568                       # Class of committed instruction
system.cpu0.commit.refs                      76550065                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  192034477                       # Number of Instructions Simulated
system.cpu0.committedOps                    194531568                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.924029                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.924029                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1003192132                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               667378                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20546811                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             299036248                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96229710                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 90122564                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3466452                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1477778                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10822973                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59610973                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18593732                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1093132124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               841633                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         6530                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     358914480                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1911                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6131                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8258818                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039174                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         106557726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26262576                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.235866                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1203833831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.301606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.852524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1003765231     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               124129790     10.31%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26768570      2.22%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22155366      1.84%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22192878      1.84%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2599070      0.22%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261833      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   76687      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1884406      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1203833831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17056                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12368                       # number of floating regfile writes
system.cpu0.idleCycles                      317852899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3662322                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39196657                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.177276                       # Inst execution rate
system.cpu0.iew.exec_refs                   124976679                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12401747                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24517120                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98469745                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2136748                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           735082                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13366355                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          277401006                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            112574932                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2092946                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            269758683                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                244429                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            318379025                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3466452                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            318195922                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5460511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          383432                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4720                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4364                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          536                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33565243                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1720803                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4364                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1526609                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2135713                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                201167417                       # num instructions consuming a value
system.cpu0.iew.wb_count                    240205620                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776672                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156241080                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157855                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     240953552                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               348685482                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188315209                       # number of integer regfile writes
system.cpu0.ipc                              0.126198                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.126198                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3857872      1.42%      1.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            137252125     50.49%     51.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3326109      1.22%     53.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1159882      0.43%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 25      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3050      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9151      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             24      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1525      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1559      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113953828     41.92%     95.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12281623      4.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3221      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1634      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             271851628                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  20308                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              40497                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        20062                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             20461                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4198950                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015446                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 982051     23.39%     23.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2830      0.07%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     12      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3020799     71.94%     95.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               193139      4.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              90      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             272172398                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1752618933                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    240185558                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        360252524                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 270387130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                271851628                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7013876                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82869522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           923392                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1648709                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47621036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1203833831                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.225822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.745407                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1058668719     87.94%     87.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77978641      6.48%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35144699      2.92%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14868227      1.24%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10786038      0.90%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3550548      0.29%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2102455      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             408746      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325758      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1203833831                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.178652                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6132461                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          883527                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98469745                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13366355                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  58151                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15301                       # number of misc regfile writes
system.cpu0.numCycles                      1521686730                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   416919242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              351418559                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148179235                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4338887                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               103295605                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             240625351                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               423896                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            376749517                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             283848105                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          222166292                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 92974413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6450792                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3466452                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            250910236                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73987125                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            17095                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       376732422                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     401768566                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1928923                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58918137                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1964114                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1458742699                       # The number of ROB reads
system.cpu0.rob.rob_writes                  572623126                       # The number of ROB writes
system.cpu0.timesIdled                        3643487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35185                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.409358                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26174262                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29944462                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4241480                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         54252301                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1530438                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1836958                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          306520                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60916020                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       233426                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        182076                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3569082                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36020801                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11237953                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4790150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82369333                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204074575                       # Number of instructions committed
system.cpu1.commit.committedOps             206281356                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1150145647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.946739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1081361661     94.02%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30809046      2.68%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8425682      0.73%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11689273      1.02%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2849813      0.25%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1264657      0.11%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1625968      0.14%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       881594      0.08%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11237953      0.98%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1150145647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    104256                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2827047                       # Number of function calls committed.
system.cpu1.commit.int_insts                200848827                       # Number of committed integer instructions.
system.cpu1.commit.loads                     66029112                       # Number of loads committed
system.cpu1.commit.membars                    3362803                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3386851      1.64%      1.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       119587194     57.97%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2297021      1.11%     60.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1079313      0.52%     61.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16032      0.01%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48096      0.02%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8016      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8016      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       66195124     32.09%     93.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13631597      6.61%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16064      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8032      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        206281356                       # Class of committed instruction
system.cpu1.commit.refs                      79850817                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204074575                       # Number of Instructions Simulated
system.cpu1.committedOps                    206281356                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.961658                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.961658                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            921693948                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               678682                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21719687                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             307518871                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127464429                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                100034449                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3632829                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1410585                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10401778                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60916020                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21123447                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1017809951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1092594                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        15062                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     364427171                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         4407                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8611846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037492                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         141090329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27704700                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224294                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1163227433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.866007                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               958258785     82.38%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               128542826     11.05%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27720413      2.38%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21854149      1.88%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21998954      1.89%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2484667      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  384513      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  145045      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1838081      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1163227433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    88310                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64199                       # number of floating regfile writes
system.cpu1.idleCycles                      461544496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3789390                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41597664                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171700                       # Inst execution rate
system.cpu1.iew.exec_refs                   126823361                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14551160                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23536574                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             98581537                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1935725                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           910215                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15445001                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          286443839                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            112272201                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2295683                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            278973426                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                240161                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            308376835                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3632829                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            308196096                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5276746                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          752570                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6699                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4452                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          467                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32552425                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1623296                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4452                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1633200                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2156190                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                199154419                       # num instructions consuming a value
system.cpu1.iew.wb_count                    250137684                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781222                       # average fanout of values written-back
system.cpu1.iew.wb_producers                155583809                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153952                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     250903576                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               360547601                       # number of integer regfile reads
system.cpu1.int_regfile_writes              194423494                       # number of integer regfile writes
system.cpu1.ipc                              0.125602                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125602                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3449046      1.23%      1.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145239703     51.64%     52.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3250639      1.16%     54.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1081460      0.38%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  6      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16032      0.01%     54.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48096      0.02%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             21      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8016      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8016      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           113677422     40.42%     94.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14466445      5.14%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16129      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8078      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             281269109                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 104394                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             208788                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       104333                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            104558                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4294508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015268                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 997475     23.23%     23.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4317      0.10%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     19      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3039145     70.77%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               253552      5.90%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             282010177                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1730744066                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    250033351                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        366504731                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 280251044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                281269109                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6192795                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       80162483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           892695                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1402645                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46502148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1163227433                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.241801                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766174                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1011312042     86.94%     86.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           83497159      7.18%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35763678      3.07%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15061604      1.29%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10950314      0.94%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3736324      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2116461      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             440668      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             349183      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1163227433                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.173113                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5497080                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          864618                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            98581537                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15445001                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 181603                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 80160                       # number of misc regfile writes
system.cpu1.numCycles                      1624771929                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   313742788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340314288                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            155895219                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4230201                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134390977                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             231362630                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               421002                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            388377445                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             293171045                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          227898162                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                102646653                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5431770                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3632829                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            240353827                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72002943                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            88325                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       388289120                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     341888859                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1734239                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55828317                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1762614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1426970146                       # The number of ROB reads
system.cpu1.rob.rob_writes                  590388372                       # The number of ROB writes
system.cpu1.timesIdled                        5025898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12966980                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3838253                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23054006                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              44005                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7791441                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     40721537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      79610899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3386463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1786912                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38392028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     29827040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76845595                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       31613952                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           37549858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7420988                       # Transaction distribution
system.membus.trans_dist::WritebackClean          149                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31491093                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           142747                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81389                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2907435                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2904443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      37549852                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    120065197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              120065197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3064028032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3064028032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           173126                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          40698666                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                40698666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            40698666                       # Request fanout histogram
system.membus.respLayer1.occupancy       213740241080                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        119054098105                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   969302853000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   969302853000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23712                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11856                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17583126.602564                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   42343600.299688                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11856    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1366525000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11856                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   760837304000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 208465549000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15019300                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15019300                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15019300                       # number of overall hits
system.cpu0.icache.overall_hits::total       15019300                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3574424                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3574424                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3574424                       # number of overall misses
system.cpu0.icache.overall_misses::total      3574424                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 240605438349                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 240605438349                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 240605438349                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 240605438349                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18593724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18593724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18593724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18593724                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.192238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.192238                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.192238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.192238                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67313.065923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67313.065923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67313.065923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67313.065923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       185624                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2904                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.920110                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3318165                       # number of writebacks
system.cpu0.icache.writebacks::total          3318165                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       255359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       255359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       255359                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       255359                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3319065                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3319065                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3319065                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3319065                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 222395135859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 222395135859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 222395135859                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 222395135859                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.178505                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.178505                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.178505                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.178505                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67005.357189                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67005.357189                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67005.357189                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67005.357189                       # average overall mshr miss latency
system.cpu0.icache.replacements               3318165                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15019300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15019300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3574424                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3574424                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 240605438349                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 240605438349                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18593724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18593724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.192238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.192238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67313.065923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67313.065923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       255359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       255359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3319065                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3319065                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 222395135859                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 222395135859                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.178505                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.178505                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67005.357189                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67005.357189                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994584                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18338482                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3319097                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.525142                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994584                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999831                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999831                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         40506513                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        40506513                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65720482                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65720482                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65720482                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65720482                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31560541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31560541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31560541                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31560541                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2683530150057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2683530150057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2683530150057                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2683530150057                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     97281023                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97281023                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     97281023                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97281023                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324426                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324426                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324426                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85028.014889                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85028.014889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85028.014889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85028.014889                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    363406498                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       166492                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          6018306                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2328                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.383520                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.517182                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15238129                       # number of writebacks
system.cpu0.dcache.writebacks::total         15238129                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16176971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16176971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16176971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16176971                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15383570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15383570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15383570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15383570                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1453878778210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1453878778210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1453878778210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1453878778210                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94508.542439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94508.542439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94508.542439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94508.542439                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15238093                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59444556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59444556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27699388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27699388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2374102947500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2374102947500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87143944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87143944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317858                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317858                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85709.581291                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85709.581291                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14065373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14065373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13634015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13634015                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1295333388000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1295333388000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156454                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156454                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95007.478575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95007.478575                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6275926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6275926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3861153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3861153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 309427202557                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 309427202557                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10137079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10137079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.380894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80138.549950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80138.549950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2111598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2111598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1749555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1749555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 158545390210                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 158545390210                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.172590                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.172590                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90620.409310                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90620.409310                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1281143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1281143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        59124                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        59124                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2599553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2599553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1340267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1340267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.044114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.044114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43967.821866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43967.821866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        39203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        39203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    544635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    544635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27339.767080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27339.767080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1261433                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1261433                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42901                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42901                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    459533000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    459533000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1304334                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1304334                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.032891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10711.475257                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10711.475257                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        42722                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        42722                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    416837000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    416837000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.032754                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032754                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9756.963625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9756.963625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       691000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       691000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       665000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       665000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       132539                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         132539                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        71086                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        71086                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1816604871                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1816604871                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       203625                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       203625                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.349103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.349103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25555.030118                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25555.030118                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        71082                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        71082                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1745479371                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1745479371                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.349083                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.349083                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24555.856208                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24555.856208                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.838859                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           83943847                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15387074                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.455478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.838859                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        215645540                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       215645540                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1041543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1842964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1265166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1948352                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6098025                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1041543                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1842964                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1265166                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1948352                       # number of overall hits
system.l2.overall_hits::total                 6098025                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2277271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13361431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3422409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12868252                       # number of demand (read+write) misses
system.l2.demand_misses::total               31929363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2277271                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13361431                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3422409                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12868252                       # number of overall misses
system.l2.overall_misses::total              31929363                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 205531170625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1405586941454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 296664127111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1351121595809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3258903834999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 205531170625                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1405586941454                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 296664127111                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1351121595809                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3258903834999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3318814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15204395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4687575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14816604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38027388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3318814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15204395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4687575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14816604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38027388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.686170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.878787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.730102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.686170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.878787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.730102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90253.277113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105197.335634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86682.838641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104996.513575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102066.046072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90253.277113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105197.335634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86682.838641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104996.513575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102066.046072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1701671                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     65947                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.803615                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8573391                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7420944                       # number of writebacks
system.l2.writebacks::total                   7420944                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          11021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         199500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         177079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              398267                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         11021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        199500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        177079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             398267                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2266250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13161931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3411742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12691173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31531096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2266250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13161931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3411742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12691173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9043070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         40574166                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 182130469215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1261225987279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 261866477195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1213121779894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2918344713583                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 182130469215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1261225987279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 261866477195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1213121779894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 853091229481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3771435943064                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.682849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.865666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.727827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.682849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.865666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.727827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.066972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80366.450839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95823.780514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76754.478268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95587.837302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92554.496475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80366.450839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95823.780514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76754.478268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95587.837302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94336.462007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92951.656556                       # average overall mshr miss latency
system.l2.replacements                       70076102                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8572528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8572528                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           44                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             44                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8572572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8572572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           44                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           44                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26935224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26935224                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          149                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            149                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26935373                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26935373                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          149                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          149                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9043070                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9043070                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 853091229481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 853091229481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94336.462007                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94336.462007                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9528                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2620                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12148                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22871                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36057                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     76207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     68093500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    144301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32399                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.705917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.834240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.747993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3332.058065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5164.075535                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4002.024572                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          107                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           99                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             206                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22764                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13087                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35851                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    466885994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    269176998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    736062992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.702614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.827977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.743720                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20509.839835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20568.273707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20531.170455                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4818                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           642                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5460                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8723                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16951                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     29745999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     20758000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     50503999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13046                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9365                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.630691                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.931447                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.756370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3615.216213                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2379.685888                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2979.411185                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          139                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           88                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           227                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8089                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8635                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16724                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    167160976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    176789485                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    343950461                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.620037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.922050                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.746241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20665.221412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20473.594094                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20566.279658                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           160860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           196826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                357686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1542299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1459617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3001916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 154296549115                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 143485064489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  297781613604                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1703159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1656443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3359602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.905552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100043.214134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98303.229196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99197.183933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        53760                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45333                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            99093                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1488539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1414284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2902823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 135765092730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 126377215075                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 262142307805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.873987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.853808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91206.943674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89357.735133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90305.991032                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1041543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1265166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2306709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2277271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3422409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5699680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 205531170625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 296664127111                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 502195297736                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3318814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4687575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8006389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.686170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.730102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.711891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90253.277113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86682.838641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88109.384691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        11021                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10667                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21688                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2266250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3411742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5677992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 182130469215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 261866477195                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 443996946410                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.682849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.727827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.709183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80366.450839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76754.478268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78196.120461                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1682104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1751526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3433630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11819132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11408635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23227767                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1251290392339                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1207636531320                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2458926923659                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13501236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13160161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26661397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105869.905873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105852.850172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105861.528732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       145740                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       131746                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       277486                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11673392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11276889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22950281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1125460894549                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1086744564819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2212205459368                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.864617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96412.499002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96369.181679                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96391.214529                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3041                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1458                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4499                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8139                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         9572                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17711                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19661486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13512994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33174480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        11180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        11030                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         22210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.727996                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.867815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.797434                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  2415.712741                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1411.721061                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1873.100333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          268                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          207                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          475                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7871                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         9365                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17236                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    152548468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    182648476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    335196944                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.704025                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.849048                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.776047                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19381.078389                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19503.307635                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19447.490369                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998718                       # Cycle average of tags in use
system.l2.tags.total_refs                    82089230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  70081134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.171346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.535372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.099258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.049366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.395790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.715514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.203418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.523990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.068684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.112553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 659107398                       # Number of tag accesses
system.l2.tags.data_accesses                659107398                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     145040064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     842709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     218351488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     812606976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    570367488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2589075200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    145040064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    218351488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     363391552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    474943232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       474943232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2266251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13167331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3411742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12696984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8911992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            40454300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7420988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7420988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        149633382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        869397198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        225266528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        838341674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    588430630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2671069410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    149633382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    225266528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        374899910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      489984354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            489984354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      489984354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       149633382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       869397198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       225266528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       838341674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    588430630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3161053764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7205719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2266207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12843281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3411715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12379773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8877549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000315288750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       445183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       445183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            68776929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6782445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    40454294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7421137                       # Number of write requests accepted
system.mem_ctrls.readBursts                  40454294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7421137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 675769                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                215418                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1014313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1040928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2166517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1464290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1320617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3707906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5037896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4352852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3676121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3607930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3290592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3300728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1830485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1602258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1269005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1096088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            280202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            560454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            595969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            329339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            450789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            544346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            426063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            420516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           469986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           598660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           675728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           280501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           358702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           271227                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1435567502767                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               198892630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2181414865267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36089.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54839.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23562324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4510169                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              40454294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7421137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8149141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7108916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6086888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4938925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3532146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2358858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1581084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1134479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  862122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  726049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 714050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 986994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 523730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 349515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 276091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 213814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 147643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  74362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 213163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 349572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 421793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 452970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 464041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 467350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 468480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 470960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 476320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 488109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 469889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 465491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 461064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 457853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 455526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 455978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     18911746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.001259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.299831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.150145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11237306     59.42%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4633206     24.50%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1146812      6.06%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       589800      3.12%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       345985      1.83%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       218739      1.16%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       146086      0.77%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       103626      0.55%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       490186      2.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     18911746                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       445183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.353048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.663876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.163895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         205685     46.20%     46.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       148914     33.45%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        53537     12.03%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        23093      5.19%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         8551      1.92%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3065      0.69%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1229      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          596      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          269      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          143      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           50      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        445183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       445183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.185964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           409330     91.95%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7581      1.70%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15845      3.56%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7951      1.79%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3262      0.73%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              837      0.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              245      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              104      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        445183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2545825664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                43249216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               461165824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2589074816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            474952768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2626.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       475.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2671.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  969302814500                       # Total gap between requests
system.mem_ctrls.avgGap                      20246.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    145037248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    821970048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    218349760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    792305472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    568163136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    461165824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 149630476.740173190832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 848001267.566680788994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 225264744.990903288126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 817397235.082728147507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 586156467.239862799644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 475770624.808013439178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2266251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13167330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3411742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12696984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8911987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7421137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  88075812786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 716002022991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 120525260282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 687529164561                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 569282604647                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24161656764236                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38864.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54377.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35326.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54149.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63878.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3255789.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70596635760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37523005575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        140466733680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18277219260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76515918960.001740                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     435609975960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5382841920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       784372331115.013916                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        809.212857                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10369599816                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32367140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 926566113184                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          64433252100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34247070495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        143551977660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19336618260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76515918960.001740                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     438070115910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3311145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       779466098505.013916                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.151248                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4946619112                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32367140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 931989093888                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9709505.692365                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   65567849.426897                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1648674500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   812377822000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 156925031000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16098851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16098851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16098851                       # number of overall hits
system.cpu1.icache.overall_hits::total       16098851                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5024590                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5024590                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5024590                       # number of overall misses
system.cpu1.icache.overall_misses::total      5024590                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 343347326685                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 343347326685                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 343347326685                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 343347326685                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21123441                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21123441                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21123441                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21123441                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.237868                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.237868                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.237868                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.237868                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68333.401668                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68333.401668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68333.401668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68333.401668                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       449539                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5034                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    89.300556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4686994                       # number of writebacks
system.cpu1.icache.writebacks::total          4686994                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       336828                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       336828                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       336828                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       336828                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4687762                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4687762                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4687762                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4687762                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 318240208691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 318240208691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 318240208691                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 318240208691                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.221922                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.221922                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.221922                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.221922                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67887.450065                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67887.450065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67887.450065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67887.450065                       # average overall mshr miss latency
system.cpu1.icache.replacements               4686994                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16098851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16098851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5024590                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5024590                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 343347326685                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 343347326685                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21123441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21123441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.237868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.237868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68333.401668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68333.401668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       336828                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       336828                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4687762                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4687762                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 318240208691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 318240208691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.221922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.221922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67887.450065                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67887.450065                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993866                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20842375                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4687794                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.446094                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993866                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46934644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46934644                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     68559626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        68559626                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     68559626                       # number of overall hits
system.cpu1.dcache.overall_hits::total       68559626                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31156622                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31156622                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31156622                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31156622                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2597105154017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2597105154017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2597105154017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2597105154017                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99716248                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99716248                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99716248                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99716248                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.312453                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.312453                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.312453                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.312453                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83356.441979                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83356.441979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83356.441979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83356.441979                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    350558403                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       168374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5799961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2404                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.441510                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.039101                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14895853                       # number of writebacks
system.cpu1.dcache.writebacks::total         14895853                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16152766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16152766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16152766                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16152766                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15003856                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15003856                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15003856                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15003856                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1398334964350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1398334964350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1398334964350                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1398334964350                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150466                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150466                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150466                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150466                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93198.372762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93198.372762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93198.372762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93198.372762                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14895848                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60102307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60102307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27134193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27134193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2296373350000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2296373350000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     87236500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     87236500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.311042                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.311042                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84630.243103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84630.243103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13843711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13843711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13290482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13290482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1249542401500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1249542401500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152350                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152350                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94017.839345                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94017.839345                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8457319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8457319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4022429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4022429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 300731804017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 300731804017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12479748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12479748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.322317                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322317                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74763.732068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74763.732068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2309055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2309055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1713374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1713374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 148792562850                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 148792562850                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.137292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.137292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86841.847051                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86841.847051                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1117303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1117303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        87284                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        87284                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4731140000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4731140000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1204587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1204587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.072460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.072460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54203.977820                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54203.977820                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40881                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        46403                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        46403                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2913024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2913024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038522                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038522                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62776.641596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62776.641596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1113241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1113241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44457                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44457                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    436997500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    436997500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1157698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1157698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.038401                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.038401                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9829.666869                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9829.666869                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44428                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44428                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    392772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    392772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.038376                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.038376                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8840.652291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8840.652291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3017500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3017500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       124120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         124120                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        57956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        57956                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1292785980                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1292785980                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       182076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       182076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.318307                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.318307                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22306.335496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22306.335496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          238                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          238                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1226702980                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1226702980                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.316999                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.316999                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21253.386812                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21253.386812                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.838274                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           86093740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15042015                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.723551                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.838274                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        219563204                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       219563204                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 969302853000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34997438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15993516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29566535                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62655189                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15958876                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153828                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         240749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3416017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3416019                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8006826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26990611                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        22210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        22210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9956044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46016489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14062331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44901130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114935994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    424766720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1948322048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    599972416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1901596480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4874657664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        86591465                       # Total snoops (count)
system.tol2bus.snoopTraffic                 499665088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        124728898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.296764                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89500971     71.76%     71.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33440852     26.81%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1787075      1.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          124728898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76576744762                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23149267067                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4986506627                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22621703660                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7039717807                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            42043                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
