{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712756101398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712756101398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 16:35:01 2024 " "Processing started: Wed Apr 10 16:35:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712756101398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756101398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off 19_PD_VHDL -c 19_PD_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756101398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712756101652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712756101652 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "simple_struct.qsys " "Elaborating Platform Designer system entity \"simple_struct.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756109710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:13 Progress: Loading 19_PD_VHDL/simple_struct.qsys " "2024.04.10.16:35:13 Progress: Loading 19_PD_VHDL/simple_struct.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756113015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:13 Progress: Reading input file " "2024.04.10.16:35:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756113584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:13 Progress: Adding Count250000_0 \[Count250000 1.0\] " "2024.04.10.16:35:13 Progress: Adding Count250000_0 \[Count250000 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756113630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module Count250000_0 " "2024.04.10.16:35:14 Progress: Parameterizing module Count250000_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding DataConversionUnit_0 \[DataConversionUnit 1.0\] " "2024.04.10.16:35:14 Progress: Adding DataConversionUnit_0 \[DataConversionUnit 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module DataConversionUnit_0 " "2024.04.10.16:35:14 Progress: Parameterizing module DataConversionUnit_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding DigitalFilter_0 \[DigitalFilter 1.0\] " "2024.04.10.16:35:14 Progress: Adding DigitalFilter_0 \[DigitalFilter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module DigitalFilter_0 " "2024.04.10.16:35:14 Progress: Parameterizing module DigitalFilter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding DigitalFilter_1 \[DigitalFilter 1.0\] " "2024.04.10.16:35:14 Progress: Adding DigitalFilter_1 \[DigitalFilter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module DigitalFilter_1 " "2024.04.10.16:35:14 Progress: Parameterizing module DigitalFilter_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding DynamicIllumination4Indicators_0 \[DynamicIllumination4Indicators 1.0\] " "2024.04.10.16:35:14 Progress: Adding DynamicIllumination4Indicators_0 \[DynamicIllumination4Indicators 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module DynamicIllumination4Indicators_0 " "2024.04.10.16:35:14 Progress: Parameterizing module DynamicIllumination4Indicators_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding clk_0 \[clock_source 22.1\] " "2024.04.10.16:35:14 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module clk_0 " "2024.04.10.16:35:14 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding controller_0 \[controller 1.0\] " "2024.04.10.16:35:14 Progress: Adding controller_0 \[controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module controller_0 " "2024.04.10.16:35:14 Progress: Parameterizing module controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding i2c_transcever_0 \[i2c_transcever 1.0\] " "2024.04.10.16:35:14 Progress: Adding i2c_transcever_0 \[i2c_transcever 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module i2c_transcever_0 " "2024.04.10.16:35:14 Progress: Parameterizing module i2c_transcever_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Adding usart_0 \[usart 1.0\] " "2024.04.10.16:35:14 Progress: Adding usart_0 \[usart 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing module usart_0 " "2024.04.10.16:35:14 Progress: Parameterizing module usart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Building connections " "2024.04.10.16:35:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Parameterizing connections " "2024.04.10.16:35:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Validating " "2024.04.10.16:35:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.10.16:35:14 Progress: Done reading input file " "2024.04.10.16:35:14 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756114411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_struct: Generating simple_struct \"simple_struct\" for QUARTUS_SYNTH " "Simple_struct: Generating simple_struct \"simple_struct\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756115214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Count250000_0: \"simple_struct\" instantiated Count250000 \"Count250000_0\" " "Count250000_0: \"simple_struct\" instantiated Count250000 \"Count250000_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DataConversionUnit_0: \"simple_struct\" instantiated DataConversionUnit \"DataConversionUnit_0\" " "DataConversionUnit_0: \"simple_struct\" instantiated DataConversionUnit \"DataConversionUnit_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DigitalFilter_0: \"simple_struct\" instantiated DigitalFilter \"DigitalFilter_0\" " "DigitalFilter_0: \"simple_struct\" instantiated DigitalFilter \"DigitalFilter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DynamicIllumination4Indicators_0: \"simple_struct\" instantiated DynamicIllumination4Indicators \"DynamicIllumination4Indicators_0\" " "DynamicIllumination4Indicators_0: \"simple_struct\" instantiated DynamicIllumination4Indicators \"DynamicIllumination4Indicators_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Controller_0: \"simple_struct\" instantiated controller \"controller_0\" " "Controller_0: \"simple_struct\" instantiated controller \"controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_transcever_0: \"simple_struct\" instantiated i2c_transcever \"i2c_transcever_0\" " "I2c_transcever_0: \"simple_struct\" instantiated i2c_transcever \"i2c_transcever_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usart_0: \"simple_struct\" instantiated usart \"usart_0\" " "Usart_0: \"simple_struct\" instantiated usart \"usart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"simple_struct\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"simple_struct\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_struct: Done \"simple_struct\" with 9 modules, 12 files " "Simple_struct: Done \"simple_struct\" with 9 modules, 12 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756116074 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "simple_struct.qsys " "Finished elaborating Platform Designer system entity \"simple_struct.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756116792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dynamicillumination4indicators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dynamicillumination4indicators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DynamicIllumination4Indicators-Behavioral " "Found design unit 1: DynamicIllumination4Indicators-Behavioral" {  } { { "components/DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DynamicIllumination4Indicators.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117169 ""} { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "components/DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DynamicIllumination4Indicators.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dataconversionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dataconversionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataConversionUnit-Behavioral " "Found design unit 1: DataConversionUnit-Behavioral" {  } { { "components/DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DataConversionUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117171 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "components/DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DataConversionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/count250000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/count250000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count250000-Behavioral " "Found design unit 1: Count250000-Behavioral" {  } { { "components/Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/Count250000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117172 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count250000 " "Found entity 1: Count250000" {  } { { "components/Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/Count250000.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pgen-RTL " "Found design unit 1: pgen-RTL" {  } { { "components/pgen.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/pgen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117173 ""} { "Info" "ISGN_ENTITY_NAME" "1 pgen " "Found entity 1: pgen" {  } { { "components/pgen.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/pgen.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/i2c_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file components/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_pkg " "Found design unit 1: i2c_pkg" {  } { { "components/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117174 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_pkg-body " "Found design unit 2: i2c_pkg-body" {  } { { "components/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_pkg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "components/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117175 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "components/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/i2c_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart-Behavioral " "Found design unit 1: usart-Behavioral" {  } { { "components/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/usart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117177 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart " "Found entity 1: usart" {  } { { "components/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/usart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "components/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117178 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch " "Found design unit 1: top_level-arch" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117179 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter-Behavioral " "Found design unit 1: DigitalFilter-Behavioral" {  } { { "components/DigitalFilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DigitalFilter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117180 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "components/DigitalFilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/components/DigitalFilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/simple_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/simple_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_struct " "Found entity 1: simple_struct" {  } { { "db/ip/simple_struct/simple_struct.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/count250000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/count250000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count250000-Behavioral " "Found design unit 1: Count250000-Behavioral" {  } { { "db/ip/simple_struct/submodules/count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/count250000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count250000 " "Found entity 1: Count250000" {  } { { "db/ip/simple_struct/submodules/count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/count250000.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/dataconversionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/dataconversionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataConversionUnit-Behavioral " "Found design unit 1: DataConversionUnit-Behavioral" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117197 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter-Behavioral " "Found design unit 1: DigitalFilter-Behavioral" {  } { { "db/ip/simple_struct/submodules/digitalfilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/digitalfilter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117199 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "db/ip/simple_struct/submodules/digitalfilter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/digitalfilter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DynamicIllumination4Indicators-Behavioral " "Found design unit 1: DynamicIllumination4Indicators-Behavioral" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117206 ""} { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/simple_struct/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/simple_struct/submodules/altera_reset_synchronizer.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117225 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117232 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/i2c_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/simple_struct/submodules/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_pkg (simple_struct) " "Found design unit 1: i2c_pkg (simple_struct)" {  } { { "db/ip/simple_struct/submodules/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117240 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_pkg-body " "Found design unit 2: i2c_pkg-body" {  } { { "db/ip/simple_struct/submodules/i2c_pkg.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_pkg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/simple_struct/submodules/usart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/simple_struct/submodules/usart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart-Behavioral " "Found design unit 1: usart-Behavioral" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117242 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart " "Found entity 1: usart" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712756117281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_struct simple_struct:u0 " "Elaborating entity \"simple_struct\" for hierarchy \"simple_struct:u0\"" {  } { { "top_level.vhd" "u0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250000 simple_struct:u0\|Count250000:count250000_0 " "Elaborating entity \"Count250000\" for hierarchy \"simple_struct:u0\|Count250000:count250000_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "count250000_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataConversionUnit simple_struct:u0\|DataConversionUnit:dataconversionunit_0 " "Elaborating entity \"DataConversionUnit\" for hierarchy \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "dataconversionunit_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter simple_struct:u0\|DigitalFilter:digitalfilter_0 " "Elaborating entity \"DigitalFilter\" for hierarchy \"simple_struct:u0\|DigitalFilter:digitalfilter_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "digitalfilter_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter simple_struct:u0\|DigitalFilter:digitalfilter_1 " "Elaborating entity \"DigitalFilter\" for hierarchy \"simple_struct:u0\|DigitalFilter:digitalfilter_1\"" {  } { { "db/ip/simple_struct/simple_struct.v" "digitalfilter_1" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicIllumination4Indicators simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0 " "Elaborating entity \"DynamicIllumination4Indicators\" for hierarchy \"simple_struct:u0\|DynamicIllumination4Indicators:dynamicillumination4indicators_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "dynamicillumination4indicators_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dynamicillumination4indicators.vhd(42) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(42): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator0 dynamicillumination4indicators.vhd(42) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(42): signal \"indicator0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dynamicillumination4indicators.vhd(43) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator1 dynamicillumination4indicators.vhd(43) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(43): signal \"indicator1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dynamicillumination4indicators.vhd(44) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(44): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator2 dynamicillumination4indicators.vhd(44) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(44): signal \"indicator2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dynamicillumination4indicators.vhd(45) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(45): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator3 dynamicillumination4indicators.vhd(45) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(45): signal \"indicator3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117301 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indicator dynamicillumination4indicators.vhd(39) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(39): inferring latch(es) for signal or variable \"indicator\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712756117302 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segment dynamicillumination4indicators.vhd(39) " "VHDL Process Statement warning at dynamicillumination4indicators.vhd(39): inferring latch(es) for signal or variable \"segment\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712756117302 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[0\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117302 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[1\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[2\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[3\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[4\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[5\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"segment\[6\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[0\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"indicator\[0\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117303 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[1\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"indicator\[1\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117304 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[2\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"indicator\[2\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117304 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[3\] dynamicillumination4indicators.vhd(39) " "Inferred latch for \"indicator\[3\]\" at dynamicillumination4indicators.vhd(39)" {  } { { "db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dynamicillumination4indicators.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117304 "|top_level|simple_struct:u0|DynamicIllumination4Indicators:dynamicillumination4indicators_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller simple_struct:u0\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"simple_struct:u0\|controller:controller_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "controller_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrDone controller.vhd(104) " "Verilog HDL or VHDL warning at controller.vhd(104): object \"RegWrDone\" assigned a value but never read" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712756117312 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop controller.vhd(217) " "VHDL Process Statement warning at controller.vhd(217): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712756117312 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uart_tx_data\[15..8\] controller.vhd(14) " "Using initial value X (don't care) for net \"uart_tx_data\[15..8\]\" at controller.vhd(14)" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117312 "|top_level|simple_struct:u0|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pgen simple_struct:u0\|controller:controller_0\|pgen:start_gen " "Elaborating entity \"pgen\" for hierarchy \"simple_struct:u0\|controller:controller_0\|pgen:start_gen\"" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "start_gen" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master simple_struct:u0\|i2c_master:i2c_transcever_0 " "Elaborating entity \"i2c_master\" for hierarchy \"simple_struct:u0\|i2c_master:i2c_transcever_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "i2c_transcever_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart simple_struct:u0\|usart:usart_0 " "Elaborating entity \"usart\" for hierarchy \"simple_struct:u0\|usart:usart_0\"" {  } { { "db/ip/simple_struct/simple_struct.v" "usart_0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117317 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive_data usart.vhd(121) " "VHDL Process Statement warning at usart.vhd(121): inferring latch(es) for signal or variable \"receive_data\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[11\] usart.vhd(121) " "Inferred latch for \"receive_data\[11\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[12\] usart.vhd(121) " "Inferred latch for \"receive_data\[12\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[13\] usart.vhd(121) " "Inferred latch for \"receive_data\[13\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[14\] usart.vhd(121) " "Inferred latch for \"receive_data\[14\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_data\[15\] usart.vhd(121) " "Inferred latch for \"receive_data\[15\]\" at usart.vhd(121)" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117318 "|top_level|simple_struct:u0|usart:usart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_struct:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/simple_struct/simple_struct.v" "rst_controller" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/simple_struct.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_struct:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/simple_struct/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117321 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|Mod0\"" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "Mod0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712756117720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|Div0\"" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "Div0" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712756117720 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712756117720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Mod0\"" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Mod0 " "Instantiated megafunction \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117747 ""}  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712756117747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Div0\"" {  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756117881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Div0 " "Instantiated megafunction \"simple_struct:u0\|DataConversionUnit:dataconversionunit_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712756117882 ""}  } { { "db/ip/simple_struct/submodules/dataconversionunit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/dataconversionunit.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712756117882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l0p " "Found entity 1: lpm_divide_l0p" {  } { { "db/lpm_divide_l0p.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/lpm_divide_l0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/abs_divider_gbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_e0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_e0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_e0a " "Found entity 1: lpm_abs_e0a" {  } { { "db/lpm_abs_e0a.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/lpm_abs_e0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712756117952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756117952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712756118096 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1712756118143 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712756118143 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/simple_struct/submodules/usart.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/usart.vhd" 98 -1 0 } } { "db/ip/simple_struct/submodules/altera_reset_synchronizer.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 38 -1 0 } } { "db/ip/simple_struct/submodules/i2c_master.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/i2c_master.vhd" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712756118149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712756118149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig_sel\[2\] VCC " "Pin \"dig_sel\[2\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712756118318 "|top_level|dig_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_sel\[3\] VCC " "Pin \"dig_sel\[3\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712756118318 "|top_level|dig_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_code\[7\] VCC " "Pin \"seg7_code\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712756118318 "|top_level|seg7_code[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712756118318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712756118388 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "simple_struct:u0\|controller:controller_0\|start_stop Low " "Register simple_struct:u0\|controller:controller_0\|start_stop will power up to Low" {  } { { "db/ip/simple_struct/submodules/controller.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/db/ip/simple_struct/submodules/controller.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712756118472 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712756118472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712756119025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712756119025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys_in\[2\] " "No output dependent on input pin \"keys_in\[2\]\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712756119086 "|top_level|keys_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys_in\[3\] " "No output dependent on input pin \"keys_in\[3\]\"" {  } { { "top_level.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/19_PD_VHDL/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712756119086 "|top_level|keys_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712756119086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712756119086 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712756119086 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712756119086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712756119086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712756119086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712756119111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 16:35:19 2024 " "Processing ended: Wed Apr 10 16:35:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712756119111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712756119111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712756119111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712756119111 ""}
