#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep  4 20:09:24 2022
# Process ID: 21084
# Current directory: D:/dataD files/FPGA Lab/Lab3/count_up_down
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18136 D:\dataD files\FPGA Lab\Lab3\count_up_down\count_up_down.xpr
# Log file: D:/dataD files/FPGA Lab/Lab3/count_up_down/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab3/count_up_down\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA Lab/Lab3/count_up_down' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.160 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: countFSM
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.172 ; gain = 230.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'countFSM' [D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.srcs/sources_1/new/up_down_count.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.srcs/sources_1/new/up_down_count.v:72]
INFO: [Synth 8-6155] done synthesizing module 'countFSM' (1#1) [D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.srcs/sources_1/new/up_down_count.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.797 ; gain = 280.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.797 ; gain = 280.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.797 ; gain = 280.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1399.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.srcs/constrs_1/new/count_UP_Down.xdc]
Finished Parsing XDC File [D:/dataD files/FPGA Lab/Lab3/count_up_down/count_up_down.srcs/constrs_1/new/count_UP_Down.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.922 ; gain = 425.461
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1544.922 ; gain = 519.762
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 23:45:03 2022...
