Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 13:06:43 2020
| Host         : DESKTOP-QFI6LT0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.648        0.000                      0                  887        0.063        0.000                      0                  887        4.500        0.000                       0                   465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.648        0.000                      0                  887        0.063        0.000                      0                  887        4.500        0.000                       0                   465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[12]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[13]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[14]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  char_cnt_reg[15]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y56         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[4]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[5]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[6]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.828ns (22.601%)  route 2.836ns (77.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.151     8.926    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.050 r  sd_card0/char_cnt[0]_i_1/O
                         net (fo=16, routed)          0.691     9.740    sd_card0_n_17
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  char_cnt_reg[7]/C
                         clock pessimism              0.071    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.388    char_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word3_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.856ns (22.650%)  route 2.923ns (77.350%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.085     8.860    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.152     9.012 r  sd_card0/word3_cnt[0]_i_1/O
                         net (fo=16, routed)          0.844     9.856    sd_card0_n_15
    SLICE_X64Y65         FDRE                                         r  word3_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.500    14.871    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  word3_cnt_reg[12]/C
                         clock pessimism              0.071    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X64Y65         FDRE (Setup_fdre_C_CE)      -0.371    14.535    word3_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 sd_card0/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word3_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.856ns (22.650%)  route 2.923ns (77.350%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.161     3.650    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.774 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.355    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.451 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.626     6.077    sd_card0/CLK
    SLICE_X61Y52         FDRE                                         r  sd_card0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.533 r  sd_card0/dout_reg[7]/Q
                         net (fo=2, routed)           0.731     7.264    sd_card0/dout_reg[7]_0[7]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  sd_card0/word3_cnt[0]_i_7/O
                         net (fo=1, routed)           0.263     7.651    sd_card0/word3_cnt[0]_i_7_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  sd_card0/word3_cnt[0]_i_3/O
                         net (fo=2, routed)           1.085     8.860    sd_card0/word3_cnt[0]_i_3_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.152     9.012 r  sd_card0/word3_cnt[0]_i_1/O
                         net (fo=16, routed)          0.844     9.856    sd_card0_n_15
    SLICE_X64Y65         FDRE                                         r  word3_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.500    14.871    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  word3_cnt_reg[13]/C
                         clock pessimism              0.071    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X64Y65         FDRE (Setup_fdre_C_CE)      -0.371    14.535    word3_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.929%)  route 0.202ns (45.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.569     1.482    clk_divider0/clk
    SLICE_X54Y49         FDRE                                         r  clk_divider0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 f  clk_divider0/counter_reg[2]/Q
                         net (fo=6, routed)           0.202     1.832    clk_divider0/counter[2]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.930 r  clk_divider0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.930    clk_divider0/clk_out_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  clk_divider0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.833     1.992    clk_divider0/clk
    SLICE_X54Y50         FDRE                                         r  clk_divider0/clk_out_reg/C
                         clock pessimism             -0.245     1.747    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.120     1.867    clk_divider0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.246ns (54.442%)  route 0.206ns (45.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.569     1.482    clk_divider0/clk
    SLICE_X54Y49         FDRE                                         r  clk_divider0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 f  clk_divider0/counter_reg[2]/Q
                         net (fo=6, routed)           0.206     1.836    clk_divider0/counter[2]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.934 r  clk_divider0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    clk_divider0/counter[1]_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  clk_divider0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.833     1.992    clk_divider0/clk
    SLICE_X54Y50         FDRE                                         r  clk_divider0/counter_reg[1]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.121     1.868    clk_divider0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.210ns (40.463%)  route 0.309ns (59.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.563     1.476    clk_divider0/clk
    SLICE_X54Y50         FDRE                                         r  clk_divider0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  clk_divider0/counter_reg[1]/Q
                         net (fo=6, routed)           0.309     1.949    clk_divider0/counter[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I0_O)        0.046     1.995 r  clk_divider0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.995    clk_divider0/counter[2]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  clk_divider0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.840     1.998    clk_divider0/clk
    SLICE_X54Y49         FDRE                                         r  clk_divider0/counter_reg[2]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.131     1.884    clk_divider0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 word_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  word_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  word_reg[27]/Q
                         net (fo=2, routed)           0.056     1.708    word[27]
    SLICE_X65Y49         FDRE                                         r  word_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  word_reg[35]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.076     1.587    word_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 word_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  word_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  word_reg[32]/Q
                         net (fo=2, routed)           0.056     1.708    word[32]
    SLICE_X65Y48         FDRE                                         r  word_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  word_reg[40]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.075     1.586    word_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 word_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  word_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  word_reg[55]/Q
                         net (fo=2, routed)           0.056     1.708    word[55]
    SLICE_X65Y47         FDRE                                         r  word_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  word_reg[63]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.075     1.586    word_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 word_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  word_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  word_reg[25]/Q
                         net (fo=2, routed)           0.056     1.708    word[25]
    SLICE_X65Y49         FDRE                                         r  word_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  word_reg[33]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.071     1.582    word_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.440%)  route 0.339ns (64.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.890     1.147    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.192 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.404    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.430 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.595     2.025    sd_card0/CLK
    SLICE_X61Y49         FDRE                                         r  sd_card0/block_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.166 r  sd_card0/block_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.339     2.505    sd_card0/block_addr_reg[2]
    SLICE_X60Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.550 r  sd_card0/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.550    sd_card0/cmd_out[10]_i_1_n_0
    SLICE_X60Y50         FDSE                                         r  sd_card0/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.043     1.488    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.544 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.780    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.809 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.863     2.672    sd_card0/CLK
    SLICE_X60Y50         FDSE                                         r  sd_card0/cmd_out_reg[10]/C
                         clock pessimism             -0.379     2.293    
    SLICE_X60Y50         FDSE (Hold_fdse_C_D)         0.121     2.414    sd_card0/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 word_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            word_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.257%)  route 0.361ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.505    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  word_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  word_reg[9]/Q
                         net (fo=5, routed)           0.361     2.030    word[9]
    SLICE_X64Y49         FDRE                                         r  word_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.027    clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  word_reg[17]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.088     1.870    word_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.587     1.500    lcd0/clk
    SLICE_X59Y62         FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.116     1.757    lcd0/tcode[1]
    SLICE_X58Y61         FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.858     2.016    lcd0/clk
    SLICE_X58Y61         FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.498     1.517    
    SLICE_X58Y61         FDRE (Hold_fdre_C_D)         0.070     1.587    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y50    END_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53    blk_addr_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53    blk_addr_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y49    blk_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    blk_addr_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    blk_addr_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    blk_addr_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    blk_addr_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y53    sd_card0/R7_response_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53    sd_card0/R7_response_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53    sd_card0/R7_response_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    sd_card0/cmd_out_reg[29]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    sd_card0/cmd_out_reg[30]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    sd_card0/cmd_out_reg[31]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57    sd_card0/cmd_out_reg[32]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    sd_card0/cmd_out_reg[33]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    sd_card0/cmd_out_reg[34]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57    sd_card0/cmd_out_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    END_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62    lcd0/icode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62    lcd0/icode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62    lcd0/icode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62    lcd0/icode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62    lcd0/init_count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60    lcd0/init_d_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60    lcd0/init_d_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61    lcd0/init_d_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61    lcd0/init_d_reg[3]/C



