<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='801' ll='803' type='bool llvm::X86Subtarget::useAVX512Regs() const'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='806' u='c' c='_ZNK4llvm12X86Subtarget10useBWIRegsEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='799'>// If there are no 512-bit vectors and we prefer not to use 512-bit registers,
  // disable them in the legalizer.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1077' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1503' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2133' u='c' c='_ZL32handleMaskRegisterForCallingConvjjRKN4llvm12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2198' u='c' c='_ZNK4llvm17X86TargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3552' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper25forwardMustTailParametersERN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6071' u='c' c='_Z16SplitOpsAndApplyRN4llvm12SelectionDAGERKNS_12X86SubtargetERKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEET_b'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22427' u='c' c='_ZNK4llvm17X86TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22456' u='c' c='_ZNK4llvm17X86TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35697' u='c' c='_ZL22combineX86ShuffleChainN4llvm8ArrayRefINS_7SDValueEEES1_NS0_IiEEibbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44727' u='c' c='_ZL22combineTruncateWithSatN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44748' u='c' c='_ZL22combineTruncateWithSatN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='46073' u='c' c='_ZL31combineVectorSignBitsTruncationPN4llvm6SDNodeERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47408' u='c' c='_ZL15combineExtSetccPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47723' u='c' c='_ZL31combineVectorSizedSetCCEqualityPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49406' u='c' c='_ZL22combineConcatVectorOpsRKN4llvm5SDLocENS_3MVTENS_8ArrayRefINS_7SDValueEEERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49422' u='c' c='_ZL22combineConcatVectorOpsRKN4llvm5SDLocENS_3MVTENS_8ArrayRefINS_7SDValueEEERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='2026' u='c' c='_ZN4llvm10X86TTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='4437' u='c' c='_ZNK4llvm10X86TTIImpl28areFunctionArgsABICompatibleEPKNS_8FunctionES3_RNS_15SmallPtrSetImplIPNS_8ArgumentEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='4438' u='c' c='_ZNK4llvm10X86TTIImpl28areFunctionArgsABICompatibleEPKNS_8FunctionES3_RNS_15SmallPtrSetImplIPNS_8ArgumentEEE'/>
