<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_flow_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_RESET">axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_BUSIF">s_axis:m_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_flow_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>696c7606</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_flow_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>696c7606</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b532d359</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>52b649a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>957a7bc4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_DWIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_DWIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_control</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_boundary_wire</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXIS_DWIDTH</spirit:name>
        <spirit:displayName>C Axis Dwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_DWIDTH">512</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_flow_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_flow_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_26a2fb7f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_flow_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_flow_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/data/axis_flow_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/data/axis_flow_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/src/axis_flow_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/src/axis_flow_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_ctrl_v1_0/src/axis_flow_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_flow_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_52b649a6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_flow_ctrl_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_DWIDTH</spirit:name>
      <spirit:displayName>C Axis Dwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_DWIDTH">512</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_flow_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-10-25T21:54:40Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463092d6_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3673fd0c_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f74737e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3542af5e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d82ed8_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28571364_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498d7187_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4091349e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6490e282_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5561add_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fae92dc_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0516f4_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1351846d_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4917f4_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77145f57_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e57db_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6909661a_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495b50bc_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777aff7e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b2c4d4_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177ccdc8_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed9dc1_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34759630_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175fe531_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d74f65_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c74519_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cc30e1_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e25934_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2f8cdc_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbe8a09_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d226418_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8f7969_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32249a61_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c55f3d_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa8aeb_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e51179_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f71eb2_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f83308_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418265d2_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608a9870_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e06e72_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee40e9d_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1418fc51_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1200f194_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753d8fac_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a97ee63_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7478cfaa_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6a49e6_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2877e019_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b21227a_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e12962_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2f8a4b_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34587de0_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f0cf34_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af42538_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f2219b_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df29ae0_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ac6ac6_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d3444a_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ad81b3_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761beefd_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627df4ad_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55828c61_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6a7f09_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdd5309_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed0a30c_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1fb30f_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431091d4_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be95c4d_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b74dd79_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63385044_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b20584_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6ae2dc_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48013e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a80c97_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7c17fe_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f26f1f3_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c03f24_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d5d141_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef4c7ae_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f44a2ca_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233f1ffc_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdea411_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c39efd9_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6857099e_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca4afec_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565d1878_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35225f70_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5b320d_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56673efd_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd727f2_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58327425_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61452b77_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d63bcb1_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a25738a_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f8a2c0_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a13f6ec_ARCHIVE_LOCATION">/home/notis/Music/8ch-IF/pl/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64b62524_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5da82612_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b06e42_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3481cef9_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50237ce3_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bcb3402_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ab764e0_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b6a913a_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22ac5a2c_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fa281c5_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a89aa_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@717ef79a_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4330ad11_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@248c68c9_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@320f06b6_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41847c6a_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408c0d99_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca95df7_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@643b3205_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4150ed_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e9f9f8f_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61fb9e46_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127b16d4_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f545d5_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc69851_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e2ac91_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7a46cf_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@755ef43a_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c896c99_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20553337_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d2f88ee_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391fde6c_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@275745ad_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15f0dd9b_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25199cfa_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@290bdd26_ARCHIVE_LOCATION">/home/aditya/Work/8ch-IF/pl/srcs/ip/ip_repo/axis_flow_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="815409bc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c91a9693"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2c22d36f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="27628552"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5c4c7a82"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
