// Seed: 704477542
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1,
    input  tri1 id_2
    , id_4
);
  tri0 id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  initial assume (id_1);
endmodule
