
---------- Begin Simulation Statistics ----------
final_tick                                71022396000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 367019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693924                       # Number of bytes of host memory used
host_op_rate                                   401633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.47                       # Real time elapsed on the host
host_tick_rate                              260665538                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071022                       # Number of seconds simulated
sim_ticks                                 71022396000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.420448                       # CPI: cycles per instruction
system.cpu.discardedOps                        361741                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        21955554                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.704003                       # IPC: instructions per cycle
system.cpu.numCycles                        142044792                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       120089238                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       692536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390320                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1082                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20318648                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16258497                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53319                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8730859                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8729863                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988592                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                316                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433965                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133927                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1041                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35974196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35974196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35977517                       # number of overall hits
system.cpu.dcache.overall_hits::total        35977517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       166654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       166694                       # number of overall misses
system.cpu.dcache.overall_misses::total        166694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11781578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11781578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11781578000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11781578000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36140850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36140850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36144211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36144211                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004611                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004611                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004612                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70694.840808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70694.840808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70677.876828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70677.876828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       150756                       # number of writebacks
system.cpu.dcache.writebacks::total            150756                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6185                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6185                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       160469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       160469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       160509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       160509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11180528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11180528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11182802000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11182802000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004440                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69674.067889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69674.067889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69670.872038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69670.872038                       # average overall mshr miss latency
system.cpu.dcache.replacements                 156415                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21723694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21723694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1173797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1173797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21752937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21752937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40139.417980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40139.417980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1144029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1144029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39130.831851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39130.831851                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14250502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14250502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10607781000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10607781000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77197.465996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77197.465996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10036499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10036499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76478.469592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76478.469592                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3321                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        56850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        56850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4072.817901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36316186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            160511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.253565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4072.817901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72805253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72805253                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48711428                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17072238                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9745026                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     36073832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36073832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36073832                       # number of overall hits
system.cpu.icache.overall_hits::total        36073832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       537277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         537277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       537277                       # number of overall misses
system.cpu.icache.overall_misses::total        537277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7068885000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7068885000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7068885000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7068885000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36611109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36611109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36611109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36611109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014675                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014675                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014675                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014675                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13156.872526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13156.872526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13156.872526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13156.872526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       536117                       # number of writebacks
system.cpu.icache.writebacks::total            536117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       537277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       537277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       537277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       537277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6531608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6531608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6531608000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6531608000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014675                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014675                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12156.872526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12156.872526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12156.872526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12156.872526                       # average overall mshr miss latency
system.cpu.icache.replacements                 536117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     36073832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36073832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       537277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        537277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7068885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7068885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36611109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36611109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014675                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014675                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13156.872526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13156.872526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       537277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       537277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6531608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6531608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12156.872526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12156.872526                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1153.922381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36611109                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            537277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.141962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1153.922381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.563439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.563439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          73759495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         73759495                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  71022396000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               535965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16477                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              535965                       # number of overall hits
system.l2.overall_hits::.cpu.data               16477                       # number of overall hits
system.l2.overall_hits::total                  552442                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144034                       # number of demand (read+write) misses
system.l2.demand_misses::total                 145346                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1312                       # number of overall misses
system.l2.overall_misses::.cpu.data            144034                       # number of overall misses
system.l2.overall_misses::total                145346                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98044000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10768302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10866346000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98044000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10768302000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10866346000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           537277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           160511                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               697788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          537277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          160511                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              697788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.897347                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208295                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.897347                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208295                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74728.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74762.222809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74761.919833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74728.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74762.222809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74761.919833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13708                       # number of writebacks
system.l2.writebacks::total                     13708                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            145344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           145344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84868500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9327935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9412803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84868500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9327935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9412803500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.897340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.897340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208292                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64735.697941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64762.484986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64762.243367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64735.697941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64762.484986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64762.243367                       # average overall mshr miss latency
system.l2.replacements                          15066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       150756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           150756                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       150756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       150756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       536110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           536110                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       536110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       536110                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9839586000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9839586000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        131233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74981.413886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74981.413886                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8527316000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8527316000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64981.413886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64981.413886                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         535965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             535965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98044000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98044000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       537277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         537277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74728.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74728.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84868500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84868500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64735.697941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64735.697941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    928716000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    928716000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.437427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.437427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72516.280159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72516.280159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    800619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    800619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.437393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.437393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62519.053569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62519.053569                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 94061.603104                       # Cycle average of tags in use
system.l2.tags.total_refs                     1390300                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.565517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.130883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1020.195168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     93041.277053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.709849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.717633                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       117493                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993950                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11267761                       # Number of tag accesses
system.l2.tags.data_accesses                 11267761                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    144032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013669294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              322497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13708                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145344                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13708                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5737                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                145344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                13708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     330.261364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.713217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5625.070181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          439     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.052273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.048965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.343497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5      1.14%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              402     91.36%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      7.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2325504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               219328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     32.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   71021101000                       # Total gap between requests
system.mem_ctrls.avgGap                     446527.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2304512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       127088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 295343.457576396060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 32447680.306364204735                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1789407.386368660256                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1311                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       144033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13708                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31297500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3407282500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 611719054750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23873.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23656.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  44624967.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        20976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2304528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2325504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        20976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        20976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       219328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       219328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       144033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         145344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13708                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13708                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       295343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     32447906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         32743249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       295343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       295343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3088153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3088153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3088153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       295343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     32447906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        35831402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               145343                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7943                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          602                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               713398750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             726715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3438580000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 4908.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23658.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              130897                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6927                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   634.502814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   548.814947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   259.502015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          499      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1193      7.72%     10.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          653      4.22%     15.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          497      3.21%     18.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1002      6.48%     24.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7971     51.56%     76.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          584      3.78%     80.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          236      1.53%     81.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2826     18.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9301952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             508352                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              130.972095                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.157630                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        55784820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        29646540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      516978840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      20331900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5606131440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16505768160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13373005920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   36107647620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.398050                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34623324250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2371460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34027611750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        54613860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        29027955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      520770180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21130560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5606131440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16107546210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13708350720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   36047570925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.552166                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35497164500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2371460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33153771500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13708                       # Transaction distribution
system.membus.trans_dist::CleanEvict              276                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       304672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 304672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2544832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2544832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            145344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  145344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              145344                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           217778000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          333564000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            566555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       164464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       536117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           131233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          131233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        537277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1610671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       477437                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2088108                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     17174304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4980272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22154576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15066                       # Total snoops (count)
system.tol2bus.snoopTraffic                    219328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001553                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 711750     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1101      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712854                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  71022396000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1038596500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         537277499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         160511499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
