# Copyright (c) 2019 ML!PA Consulting GmbH
# SPDX-License-Identifier: Apache-2.0

if SOC_SERIES_SAMD51 || SOC_SERIES_SAME51 || SOC_SERIES_SAME53 || SOC_SERIES_SAME54

config SOC_ATMEL_SAMD5X_XOSC32K
	bool "The external 32 kHz crystal oscillator"
	help
	  Say y to enable the external 32 kHZ crystal oscillator at
	  startup.  This can then be selected as the main clock source
	  for the SOC.

config SOC_ATMEL_SAMD5X_XOSC_20MHZ
	bool "Enable the external 20MHz Oscillator"
	help
	  Say y to enable the external 20 MHz oscillator at
	  startup.  This can then be selected as the main clock source
	  for the SOC.

config SOC_ATMEL_SAMD5X_DPLL
	bool "Enable the DPLL"
	help
	  Say y to enable the DPLL, which assumes 32kHz on GCLK1.  This can then be selected as the main clock source
	  for the SOC.

config SOC_ATMEL_SAMD5X_DFLL
	bool "Enable the DFLL"
	help
	  Say y to enable the DFLL.

choice
	prompt "Main clock source"
	default SOC_ATMEL_SAMD5X_DEFAULT_AS_MAIN
	help
	  Selects the clock that the main clocks, such as the CPU
	  clock and AHB clock, will be derived from.

config SOC_ATMEL_SAMD5X_DEFAULT_AS_MAIN
	bool "DEFAULT"
	help
	  This choice will leave all clocks to their current state.
	  This can be the default reset state or a state set by a bootloader.

config SOC_ATMEL_SAMD5X_XOSC32K_AS_MAIN
	depends on SOC_ATMEL_SAMD5X_XOSC32K
	bool "XOSC32K"

config SOC_ATMEL_SAMD5X_OSCULP32K_AS_MAIN
	bool "OSCULP32K"

config SOC_ATMEL_SAMD5X_DPLL_MAIN_CLK
	depends on SOC_ATMEL_SAMD5X_DPLL
	bool "DPLL"

config SOC_ATMEL_SAMD5X_XOSC_20MHZ_AS_MAIN
	depends on SOC_ATMEL_SAMD5X_XOSC_20MHZ
	bool "XOSC20MHZ"

endchoice

endif
