# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../src/cache/cache_controller.sv" \
"../../../../../src/cpu/hilo.sv" \
"../../../../../src/cpu/regfile.sv" \
"../../../../../testbench/cache/axi/identity_device.sv" \
"../../../../../testbench/cache/icache_tb.sv" \
"../../../../../testbench/cache/wrapped_cache.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
