{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667899853579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667899853583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 10:30:53 2022 " "Processing started: Tue Nov 08 10:30:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667899853583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899853583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jfegs -c jfegs " "Command: quartus_map --read_settings_files=on --write_settings_files=off jfegs -c jfegs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899853583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667899854187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667899854187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jfegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JFEGS-structure " "Found design unit 1: JFEGS-structure" {  } { { "JFEGS.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862303 ""} { "Info" "ISGN_ENTITY_NAME" "1 JFEGS " "Found entity 1: JFEGS" {  } { { "JFEGS.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utilities.vhd 2 0 " "Found 2 design units, including 0 entities, in source file utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utilities " "Found design unit 1: utilities" {  } { { "utilities.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utilities-body " "Found design unit 2: utilities-body" {  } { { "utilities.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-bhv " "Found design unit 1: registerfile-bhv" {  } { { "registerfile.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/registerfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862308 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-structure " "Found design unit 1: memory-structure" {  } { { "memory.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862311 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 0 " "Found 2 design units, including 0 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io " "Found design unit 1: io" {  } { { "io.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io-body " "Found design unit 2: io-body" {  } { { "io.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_facilitators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging_facilitators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging_facilitator-bhv " "Found design unit 1: debugging_facilitator-bhv" {  } { { "debugging_facilitators.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_facilitators.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862315 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging_facilitator " "Found entity 1: debugging_facilitator" {  } { { "debugging_facilitators.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_facilitators.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging_display-bhv " "Found design unit 1: debugging_display-bhv" {  } { { "debugging_display.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862317 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging_display " "Found entity 1: debugging_display" {  } { { "debugging_display.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging-structure " "Found design unit 1: debugging-structure" {  } { { "debugging.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862319 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging " "Found entity 1: debugging" {  } { { "debugging.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862322 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Found design unit 1: controller-bhv" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862324 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667899862324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899862324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jfegs " "Elaborating entity \"jfegs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667899862359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b JFEGS.vhd(120) " "Verilog HDL or VHDL warning at JFEGS.vhd(120): object \"b\" assigned a value but never read" {  } { { "JFEGS.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667899862360 "|jfegs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st JFEGS.vhd(131) " "Verilog HDL or VHDL warning at JFEGS.vhd(131): object \"st\" assigned a value but never read" {  } { { "JFEGS.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667899862360 "|jfegs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld JFEGS.vhd(132) " "Verilog HDL or VHDL warning at JFEGS.vhd(132): object \"ld\" assigned a value but never read" {  } { { "JFEGS.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667899862360 "|jfegs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cntr " "Elaborating entity \"controller\" for hierarchy \"controller:cntr\"" {  } { { "JFEGS.vhd" "cntr" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899862381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "halt controller.vhd(52) " "VHDL Process Statement warning at controller.vhd(52): signal \"halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667899862381 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACK_data controller.vhd(52) " "VHDL Process Statement warning at controller.vhd(52): signal \"ACK_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667899862381 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw controller.vhd(52) " "VHDL Process Statement warning at controller.vhd(52): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667899862382 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DEBUG_NEXT controller.vhd(52) " "VHDL Process Statement warning at controller.vhd(52): signal \"DEBUG_NEXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/controller.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667899862382 "|jfegs|controller:cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memo " "Elaborating entity \"memory\" for hierarchy \"memory:memo\"" {  } { { "JFEGS.vhd" "memo" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899862412 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align utilities.vhd(109) " "VHDL Variable Declaration warning at utilities.vhd(109): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "utilities.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd" 109 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667899862416 "|jfegs|memory:memo"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory_store_adr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory_store_adr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1667899863189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "JFEGS.vhd" "dp" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899863383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR datapath.vhd(62) " "Verilog HDL or VHDL warning at datapath.vhd(62): object \"IR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667899863384 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align utilities.vhd(53) " "VHDL Variable Declaration warning at utilities.vhd(53): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "utilities.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667899863386 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align io.vhd(72) " "VHDL Variable Declaration warning at io.vhd(72): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "io.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667899863388 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BusA datapath.vhd(77) " "VHDL Process Statement warning at datapath.vhd(77): inferring latch(es) for signal or variable \"BusA\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667899863394 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[0\] datapath.vhd(77) " "Inferred latch for \"BusA\[0\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863405 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[1\] datapath.vhd(77) " "Inferred latch for \"BusA\[1\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863405 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[2\] datapath.vhd(77) " "Inferred latch for \"BusA\[2\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863405 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[3\] datapath.vhd(77) " "Inferred latch for \"BusA\[3\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863405 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[4\] datapath.vhd(77) " "Inferred latch for \"BusA\[4\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863405 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[5\] datapath.vhd(77) " "Inferred latch for \"BusA\[5\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[6\] datapath.vhd(77) " "Inferred latch for \"BusA\[6\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[7\] datapath.vhd(77) " "Inferred latch for \"BusA\[7\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[8\] datapath.vhd(77) " "Inferred latch for \"BusA\[8\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[9\] datapath.vhd(77) " "Inferred latch for \"BusA\[9\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[10\] datapath.vhd(77) " "Inferred latch for \"BusA\[10\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[11\] datapath.vhd(77) " "Inferred latch for \"BusA\[11\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[12\] datapath.vhd(77) " "Inferred latch for \"BusA\[12\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[13\] datapath.vhd(77) " "Inferred latch for \"BusA\[13\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[14\] datapath.vhd(77) " "Inferred latch for \"BusA\[14\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[15\] datapath.vhd(77) " "Inferred latch for \"BusA\[15\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[16\] datapath.vhd(77) " "Inferred latch for \"BusA\[16\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[17\] datapath.vhd(77) " "Inferred latch for \"BusA\[17\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[18\] datapath.vhd(77) " "Inferred latch for \"BusA\[18\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[19\] datapath.vhd(77) " "Inferred latch for \"BusA\[19\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[20\] datapath.vhd(77) " "Inferred latch for \"BusA\[20\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[21\] datapath.vhd(77) " "Inferred latch for \"BusA\[21\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[22\] datapath.vhd(77) " "Inferred latch for \"BusA\[22\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863406 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[23\] datapath.vhd(77) " "Inferred latch for \"BusA\[23\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[24\] datapath.vhd(77) " "Inferred latch for \"BusA\[24\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[25\] datapath.vhd(77) " "Inferred latch for \"BusA\[25\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[26\] datapath.vhd(77) " "Inferred latch for \"BusA\[26\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[27\] datapath.vhd(77) " "Inferred latch for \"BusA\[27\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[28\] datapath.vhd(77) " "Inferred latch for \"BusA\[28\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[29\] datapath.vhd(77) " "Inferred latch for \"BusA\[29\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[30\] datapath.vhd(77) " "Inferred latch for \"BusA\[30\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[31\] datapath.vhd(77) " "Inferred latch for \"BusA\[31\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863407 "|jfegs|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile datapath:dp\|registerfile:reg_file " "Elaborating entity \"registerfile\" for hierarchy \"datapath:dp\|registerfile:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899863458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugging debugging:db " "Elaborating entity \"debugging\" for hierarchy \"debugging:db\"" {  } { { "JFEGS.vhd" "db" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/JFEGS.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899863571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugging_display debugging:db\|debugging_display:dd " "Elaborating entity \"debugging_display\" for hierarchy \"debugging:db\|debugging_display:dd\"" {  } { { "debugging.vhd" "dd" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667899863588 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align utilities.vhd(53) " "VHDL Variable Declaration warning at utilities.vhd(53): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "utilities.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/utilities.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667899863589 "|jfegs|debugging:db|debugging_display:dd"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align io.vhd(72) " "VHDL Variable Declaration warning at io.vhd(72): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "io.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/io.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667899863591 "|jfegs|debugging:db|debugging_display:dd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[9..6\] debugging_display.vhd(14) " "Using initial value X (don't care) for net \"led\[9..6\]\" at debugging_display.vhd(14)" {  } { { "debugging_display.vhd" "" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging_display.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863594 "|jfegs|debugging:db|debugging_display:dd"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "df debugging_facilitators " "Node instance \"df\" instantiates undefined entity \"debugging_facilitators\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "debugging.vhd" "df" { Text "D:/MOD5/Project/utMOD5-projectProcessor/Stach/quartus/debugging.vhd" 92 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1667899863604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667899863698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 10:31:03 2022 " "Processing ended: Tue Nov 08 10:31:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667899863698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667899863698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667899863698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667899863698 ""}
