+-----------------------------------------------------------------------+
; QoR Summary                                                           ;
+-------------------------------------+---------------------------------+
; Logic Utilization (in ALMs)         ; 41,262.8 / 222,400 (18.6 %)     ;
; Total Combinational ALUTs           ; 62458                           ;
; Total Registers                     ; 120321                          ;
; Total DSP Blocks                    ; 162 / 846 (19.1 %)              ;
; Total Block Memory Bits             ; 9,062,916 / 32,993,280 (27.5 %) ;
; Total RAM Blocks                    ; 491 / 1,611 (30.5 %)            ;
; Total MLABs                         ; 216.0                           ;
; AI Suite IP Fmax                    ; 322.89 MHz                      ;
; Actual AI Suite IPs Clock Frequency ; 322.22 MHz                      ;
+-------------------------------------+---------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 61703               ; 92197        ; 162        ; 9062948           ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 25449 (41%)         ; 26676 (29%)  ; 0 (0%)     ; 8976 (0%)         ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 36254 (59%)         ; 65521 (71%)  ; 162 (100%) ; 9053972 (100%)    ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 36254 (100%)        ; 65521 (100%) ; 162 (100%) ; 9053972 (100%)    ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_poolk1_actk16_prelu_clamp_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 36254 (100%)        ; 65521 (100%) ; 162 (100%) ; 9053972 (100%)    ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 2358 (7%)           ; 3307 (5%)    ; 8 (5%)     ; 262144 (3%)       ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 63 (0%)             ; 326 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 2294 (6%)           ; 2972 (5%)    ; 8 (5%)     ; 262144 (3%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 921 (3%)            ; 1519 (2%)    ; 0 (0%)     ; 159744 (2%)       ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4959 (14%)          ; 10247 (16%)  ; 0 (0%)     ; 624128 (7%)       ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 889 (2%)            ; 1696 (3%)    ; 0 (0%)     ; 95744 (1%)        ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 799 (2%)            ; 2168 (3%)    ; 0 (0%)     ; 146944 (2%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 940 (3%)            ; 2793 (4%)    ; 0 (0%)     ; 147968 (2%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 946 (3%)            ; 1251 (2%)    ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1296 (4%)           ; 2227 (3%)    ; 0 (0%)     ; 200192 (2%)       ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 86 (0%)             ; 105 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5356 (15%)          ; 5875 (9%)    ; 0 (0%)     ; 65536 (1%)        ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (1%)        ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 16339 (45%)         ; 31220 (48%)  ; 144 (89%)  ; 7664404 (85%)     ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)       ; 0 (0%)     ; 788 (0%)          ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 71 (0%)             ; 82 (0%)      ; 0 (0%)     ; 262144 (3%)       ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4960 (14%)          ; 7956 (12%)   ; 0 (0%)     ; 5648384 (62%)     ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 11072 (31%)         ; 16100 (25%)  ; 144 (89%)  ; 0 (0%)            ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 34 (0%)             ; 6934 (11%)   ; 0 (0%)     ; 1753088 (19%)     ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 197 (1%)            ; 144 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 1554 (4%)           ; 2907 (4%)    ; 0 (0%)     ; 204800 (2%)       ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 177 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1548 (4%)           ; 2721 (4%)    ; 0 (0%)     ; 204800 (2%)       ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 811 (2%)            ; 2430 (4%)    ; 10 (6%)    ; 73216 (1%)        ; dla_aux_softmax_top                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 806 (2%)            ; 2370 (4%)    ; 10 (6%)    ; 73216 (1%)        ; dla_aux_softmax_group                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 512 (1%)            ; 782 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 512 (1%)            ; 782 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2730 (8%)           ; 5311 (8%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                          ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 41262.8        ; 62458               ; 120321       ; 162        ; 9062916           ; 216.0        ; 491        ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 13544.9 (33%)  ; 25641 (41%)         ; 39476 (33%)  ; 0 (0%)     ; 8944 (0%)         ; 1.0 (0%)     ; 10 (2%)    ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 27717.9 (67%)  ; 36817 (59%)         ; 80845 (67%)  ; 162 (100%) ; 9053972 (100%)    ; 215.0 (100%) ; 481 (98%)  ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 27717.9 (100%) ; 36817 (100%)        ; 80845 (100%) ; 162 (100%) ; 9053972 (100%)    ; 215.0 (100%) ; 481 (100%) ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_poolk1_actk16_prelu_clamp_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 27717.9 (100%) ; 36817 (100%)        ; 80845 (100%) ; 162 (100%) ; 9053972 (100%)    ; 215.0 (100%) ; 481 (100%) ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 1547.9 (6%)    ; 2420 (7%)           ; 6750 (8%)    ; 8 (5%)     ; 262144 (3%)       ; 15.0 (7%)    ; 13 (3%)    ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 111.6 (0%)     ; 71 (0%)             ; 356 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 1434.4 (5%)    ; 2348 (6%)           ; 6377 (8%)    ; 8 (5%)     ; 262144 (3%)       ; 15.0 (7%)    ; 13 (3%)    ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.9 (0%)       ; 1 (0%)              ; 17 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.6 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.3 (0%)       ; 1 (0%)              ; 22 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.4 (0%)       ; 1 (0%)              ; 23 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0.9 (0%)       ; 0 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1.6 (0%)       ; 1 (0%)              ; 23 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.4 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.6 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.1 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 692.9 (2%)     ; 929 (3%)            ; 1784 (2%)    ; 0 (0%)     ; 159744 (2%)       ; 0.0 (0%)     ; 12 (2%)    ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 41.1 (0%)      ; 66 (0%)             ; 85 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 39.2 (0%)      ; 63 (0%)             ; 90 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 43.0 (0%)      ; 74 (0%)             ; 103 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 38.9 (0%)      ; 64 (0%)             ; 85 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 64 (0%)             ; 89 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 40.4 (0%)      ; 64 (0%)             ; 85 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 40.5 (0%)      ; 65 (0%)             ; 92 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 41.4 (0%)      ; 67 (0%)             ; 100 (0%)     ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.1 (0%)      ; 63 (0%)             ; 103 (0%)     ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 82.5 (0%)      ; 105 (0%)            ; 176 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 82.6 (0%)      ; 108 (0%)            ; 171 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 83.9 (0%)      ; 105 (0%)            ; 177 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 187.1 (1%)     ; 64 (0%)             ; 133 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 34.8 (0%)      ; 42 (0%)             ; 96 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.4 (0%)      ; 40 (0%)             ; 59 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 24.1 (0%)      ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.8 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.0 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4702.8 (17%)   ; 4957 (13%)          ; 10081 (12%)  ; 0 (0%)     ; 624128 (7%)       ; 96.0 (45%)   ; 38 (8%)    ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 752.0 (3%)     ; 890 (2%)            ; 1851 (2%)    ; 0 (0%)     ; 95744 (1%)        ; 7.0 (3%)     ; 6 (1%)     ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 941.6 (3%)     ; 798 (2%)            ; 1794 (2%)    ; 0 (0%)     ; 146944 (2%)       ; 28.0 (13%)   ; 8 (2%)     ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1114.2 (4%)    ; 946 (3%)            ; 2273 (3%)    ; 0 (0%)     ; 147968 (2%)       ; 36.0 (17%)   ; 9 (2%)     ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 710.6 (3%)     ; 946 (3%)            ; 1355 (2%)    ; 0 (0%)     ; 33280 (0%)        ; 4.0 (2%)     ; 2 (0%)     ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1109.6 (4%)    ; 1288 (3%)           ; 2706 (3%)    ; 0 (0%)     ; 200192 (2%)       ; 19.0 (9%)    ; 13 (3%)    ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 71.4 (0%)      ; 86 (0%)             ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (6%)    ; 0 (0%)     ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 9.4 (0%)       ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.6 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.2 (0%)       ; 7 (0%)              ; 10 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.0 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.0 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3705.9 (13%)   ; 5360 (15%)          ; 7871 (10%)   ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 12720.5 (46%)  ; 16894 (46%)         ; 39852 (49%)  ; 144 (89%)  ; 7664404 (85%)     ; 77.0 (36%)   ; 394 (82%)  ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.4 (0%)       ; 4 (0%)              ; 8 (0%)       ; 0 (0%)     ; 788 (0%)          ; 0.0 (0%)     ; 5 (1%)     ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.4 (0%)      ; 68 (0%)             ; 121 (0%)     ; 0 (0%)     ; 262144 (3%)       ; 0.0 (0%)     ; 13 (3%)    ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3712.9 (13%)   ; 5030 (14%)          ; 10432 (13%)  ; 0 (0%)     ; 5648384 (62%)     ; 29.0 (13%)   ; 280 (58%)  ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 7819.4 (28%)   ; 11533 (31%)         ; 22487 (28%)  ; 144 (89%)  ; 0 (0%)            ; 48.0 (22%)   ; 0 (0%)     ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 994.8 (4%)     ; 33 (0%)             ; 6518 (8%)    ; 0 (0%)     ; 1753088 (19%)     ; 0.0 (0%)     ; 96 (20%)   ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 150.1 (1%)     ; 225 (1%)            ; 286 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 1145.5 (4%)    ; 1551 (4%)           ; 2697 (3%)    ; 0 (0%)     ; 204800 (2%)       ; 6.0 (3%)     ; 13 (3%)    ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 30.5 (0%)      ; 6 (0%)              ; 149 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1114.0 (4%)    ; 1545 (4%)           ; 2541 (3%)    ; 0 (0%)     ; 204800 (2%)       ; 6.0 (3%)     ; 13 (3%)    ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 660.2 (2%)     ; 727 (2%)            ; 2411 (3%)    ; 10 (6%)    ; 73216 (1%)        ; 8.0 (4%)     ; 7 (1%)     ; dla_aux_softmax_top                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.0 (0%)       ; 3 (0%)              ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 649.6 (2%)     ; 723 (2%)            ; 2339 (3%)    ; 10 (6%)    ; 73216 (1%)        ; 8.0 (4%)     ; 7 (1%)     ; dla_aux_softmax_group                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 255.8 (1%)     ; 513 (1%)            ; 796 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 80.5 (0%)      ; 28 (0%)             ; 400 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 259.7 (1%)     ; 513 (1%)            ; 794 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 82.3 (0%)      ; 28 (0%)             ; 339 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.0 (0%)     ; 260 (1%)            ; 520 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.4 (0%)       ; 20 (0%)             ; 39 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 127.1 (0%)     ; 260 (1%)            ; 518 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.4 (0%)       ; 20 (0%)             ; 39 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 129.8 (0%)     ; 260 (1%)            ; 581 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 131.2 (0%)     ; 259 (1%)            ; 717 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 126.3 (0%)     ; 259 (1%)            ; 603 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 129.0 (0%)     ; 259 (1%)            ; 568 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260.4 (1%)     ; 259 (1%)            ; 601 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 136.0 (0%)     ; 261 (1%)            ; 574 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 203.2 (1%)     ; 263 (1%)            ; 940 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 141.2 (1%)     ; 260 (1%)            ; 595 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 128.7 (0%)     ; 261 (1%)            ; 592 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 130.4 (0%)     ; 261 (1%)            ; 730 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1617.9 (6%)    ; 2750 (7%)           ; 6793 (8%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 20.6 (0%)      ; 8 (0%)              ; 83 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                          ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Clocks                                                                               ;
+------------+-------------------------------------------+----------------------+------+
; Fmax       ; Clock Name                                ; Corner Delay Model   ; Note ;
+------------+-------------------------------------------+----------------------+------+
; 19.85 MHz  ; altera_reserved_tck                       ; Slow fix6 100C Model ;      ;
; 197.08 MHz ; pd|jtag_pll_0|altera_iopll_inst_outclk0   ; Slow fix6 0C Model   ;      ;
; 229.46 MHz ; pd|emif_0|emif_io96b_ddr4comp_0_0_usr_clk ; Slow fix6 0C Model   ;      ;
; 322.89 MHz ; pd|dla_pll_0|altera_iopll_inst_outclk0    ; Slow fix6a 0C Model  ;      ;
+------------+-------------------------------------------+----------------------+------+
