#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:35:21 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Apr 04 11:10:53 2017
# Process ID: 10596
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_7/pro7_1_fre_divider/pro7_1_fre_divider.runs/synth_1/freq_divider.rds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_7/pro7_1_fre_divider/pro7_1_fre_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source freq_divider.tcl
