Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Feb  8 00:07:26 2025
| Host              : hakam-MS-7D46 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file BD_wrapper_timing_summary_routed.rpt -pb BD_wrapper_timing_summary_routed.pb -rpx BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : BD_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.920        0.000                      0                40962        0.016        0.000                      0                40962        3.500        0.000                       0                 15408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.920        0.000                      0                40960        0.016        0.000                      0                40960        3.500        0.000                       0                 15408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.846        0.000                      0                    2        1.352        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.929ns (24.832%)  route 5.839ns (75.168%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.576ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.655     9.756    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.565    11.732    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[13]/C
                         clock pessimism              0.161    11.893    
                         clock uncertainty           -0.174    11.719    
    SLICE_X18Y45         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.676    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 1.929ns (24.828%)  route 5.840ns (75.171%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.576ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.656     9.757    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.565    11.732    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[14]/C
                         clock pessimism              0.161    11.893    
                         clock uncertainty           -0.174    11.719    
    SLICE_X18Y45         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.677    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.929ns (24.832%)  route 5.839ns (75.168%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.576ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.655     9.756    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.565    11.732    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y45         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[1]/C
                         clock pessimism              0.161    11.893    
                         clock uncertainty           -0.174    11.719    
    SLICE_X18Y45         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    11.676    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 1.929ns (24.912%)  route 5.814ns (75.087%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.576ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.629     9.731    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X19Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.563    11.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X19Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[8]/C
                         clock pessimism              0.161    11.891    
                         clock uncertainty           -0.174    11.717    
    SLICE_X19Y47         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    11.673    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.929ns (24.968%)  route 5.797ns (75.032%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 11.734 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.576ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.612     9.713    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.567    11.734    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X19Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[6]/C
                         clock pessimism              0.161    11.895    
                         clock uncertainty           -0.174    11.721    
    SLICE_X19Y46         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    11.677    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.929ns (24.968%)  route 5.797ns (75.032%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 11.734 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.576ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.612     9.713    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.567    11.734    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X19Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[2]/C
                         clock pessimism              0.161    11.895    
                         clock uncertainty           -0.174    11.721    
    SLICE_X19Y46         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    11.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 1.929ns (24.749%)  route 5.865ns (75.251%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.576ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.681     9.782    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.646    11.813    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X34Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[31]/C
                         clock pessimism              0.163    11.976    
                         clock uncertainty           -0.174    11.803    
    SLICE_X34Y47         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.761    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.929ns (25.023%)  route 5.780ns (74.977%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.576ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.595     9.697    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.566    11.733    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[7]/C
                         clock pessimism              0.161    11.894    
                         clock uncertainty           -0.174    11.720    
    SLICE_X18Y47         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.677    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.929ns (25.044%)  route 5.773ns (74.956%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.576ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     9.101 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1/O
                         net (fo=81, routed)          0.589     9.690    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.564    11.731    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y44         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[24]/C
                         clock pessimism              0.161    11.892    
                         clock uncertainty           -0.174    11.718    
    SLICE_X18Y44         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.675    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_data_reg[24]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 1.906ns (24.782%)  route 5.785ns (75.218%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.638ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.576ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.781     1.988    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/clock_uncore
    SLICE_X15Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.084 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0_reg/Q
                         net (fo=32, routed)          0.693     2.777    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_tag_hit_0
    SLICE_X12Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.955 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s2_partial_insn[6]_i_1/O
                         net (fo=10, routed)          0.560     3.515    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_icache_io_resp_bits_data[22]
    SLICE_X23Y44         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     3.600 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data[6]_i_3/O
                         net (fo=5, routed)           0.417     4.017    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_frontend_io_cpu_resp_bits_data[22]
    SLICE_X19Y49         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.184 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_rs_msb_0[4]_i_2/O
                         net (fo=21, routed)          0.407     4.590    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_data_reg[6]
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.768 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7/O
                         net (fo=21, routed)          0.254     5.022    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[20]_i_7_n_0
    SLICE_X26Y48         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     5.140 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2/O
                         net (fo=1, routed)           0.221     5.361    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.539 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_1/O
                         net (fo=34, routed)          0.549     6.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_inst[2]_i_6_0
    SLICE_X29Y57         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.171 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3/O
                         net (fo=3, routed)           0.232     6.402    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_typeTagOut[0]_i_3_n_0
    SLICE_X28Y58         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.465 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_toint_i_4/O
                         net (fo=11, routed)          0.244     6.709    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/fpuOpt/_fp_decoder_io_sigs_swap12
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     6.883 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_ctrl_ren2_i_1/O
                         net (fo=13, routed)          0.384     7.268    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/_fpuOpt_io_dec_ren2
    SLICE_X25Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.417 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/ex_ctrl_wxd_i_58/O
                         net (fo=1, routed)           0.313     7.730    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/nBufValid_i_7_3
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.794 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15/O
                         net (fo=2, routed)           0.158     7.952    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_15_n_0
    SLICE_X24Y59         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.015 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_3/O
                         net (fo=3, routed)           0.236     8.251    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_xcpt_ae_inst_reg_2
    SLICE_X26Y57         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     8.400 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/buf_replay_i_4/O
                         net (fo=2, routed)           0.343     8.743    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_ae_inst_reg_0
    SLICE_X27Y45         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     8.805 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_i_4/O
                         net (fo=11, routed)          0.173     8.978    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/_core_io_imem_resp_ready
    SLICE_X27Y44         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     9.078 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_btb_taken_i_1/O
                         net (fo=81, routed)          0.600     9.679    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_btb_taken_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.562    11.729    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X18Y47         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_data_reg[8]/C
                         clock pessimism              0.161    11.890    
                         clock uncertainty           -0.174    11.716    
    SLICE_X18Y47         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    11.674    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  1.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_2_pc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.095%)  route 0.142ns (55.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.575ns (routing 0.576ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.638ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.575     1.742    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X26Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_2_pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.812 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_2_pc_reg[22]/Q
                         net (fo=1, routed)           0.130     1.942    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_2_pc[22]
    SLICE_X31Y46         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.042     1.984 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc[22]_i_1/O
                         net (fo=1, routed)           0.012     1.996    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc[22]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.882     2.089    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/clock_uncore
    SLICE_X31Y46         FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[22]/C
                         clock pessimism             -0.163     1.926    
    SLICE_X31Y46         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     1.980    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA_D1/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB_D1/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC_D1/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD_D1/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.705%)  route 0.176ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.513ns (routing 0.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.638ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.513     1.680    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/clock_uncore
    SLICE_X3Y89          FDRE                                         r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.751 r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/enq_ptr_value_reg[2]/Q
                         net (fo=98, routed)          0.176     1.927    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/ADDRH2
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.764     1.971    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/WCLK
    SLICE_X1Y87          RAMD32                                       r  BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAME/CLK
                         clock pessimism             -0.156     1.815    
    SLICE_X1Y87          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.910    BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_ext/Memory_reg_0_7_56_69/RAME
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y19  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y20  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y21  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y22  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y19  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y20  BD_i/core/inst/chiptop/system/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y70   BD_i/core/inst/chiptop/system/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y70   BD_i/core/inst/chiptop/system/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      BD_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y70   BD_i/core/inst/chiptop/system/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y70   BD_i/core/inst/chiptop/system/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.124ns (4.429%)  route 2.676ns (95.571%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.638ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.576ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.743     1.950    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_uncore
    SLICE_X15Y75         FDCE                                         r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.046 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           1.351     3.397    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.425 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_bufg_place/O
                         net (fo=1146, routed)        1.325     4.750    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/_sbus_auto_fixedClockNode_anon_out_1_reset
    SLICE_X10Y108        FDCE                                         f  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.519    11.686    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/clock_uncore
    SLICE_X10Y108        FDCE                                         r  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.156    11.842    
                         clock uncertainty           -0.174    11.668    
    SLICE_X10Y108        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    11.596    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.124ns (4.443%)  route 2.667ns (95.557%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.638ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.576ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.743     1.950    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_uncore
    SLICE_X15Y75         FDCE                                         r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.046 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           1.351     3.397    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.425 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_bufg_place/O
                         net (fo=1146, routed)        1.316     4.741    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/_sbus_auto_fixedClockNode_anon_out_1_reset
    SLICE_X13Y79         FDCE                                         f  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.516    11.683    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/clock_uncore
    SLICE_X13Y79         FDCE                                         r  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.156    11.839    
                         clock uncertainty           -0.174    11.665    
    SLICE_X13Y79         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.593    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.056ns (4.085%)  route 1.315ns (95.915%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.365ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       0.880     0.991    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_uncore
    SLICE_X15Y75         FDCE                                         r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.030 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.636     1.666    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.683 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_bufg_place/O
                         net (fo=1146, routed)        0.679     2.362    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/_sbus_auto_fixedClockNode_anon_out_1_reset
    SLICE_X13Y79         FDCE                                         f  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       0.991     1.129    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/clock_uncore
    SLICE_X13Y79         FDCE                                         r  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism             -0.099     1.030    
    SLICE_X13Y79         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.010    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.056ns (4.070%)  route 1.320ns (95.930%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.365ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       0.880     0.991    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clock_uncore
    SLICE_X15Y75         FDCE                                         r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.030 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.636     1.666    BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.683 r  BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_bufg_place/O
                         net (fo=1146, routed)        0.684     2.367    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/_sbus_auto_fixedClockNode_anon_out_1_reset
    SLICE_X10Y108        FDCE                                         f  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       0.991     1.129    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/clock_uncore
    SLICE_X10Y108        FDCE                                         r  BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism             -0.099     1.030    
    SLICE_X10Y108        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.010    BD_i/core/inst/chiptop/system/clint_domain/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.357    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 3.063ns (83.977%)  route 0.584ns (16.023%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.576ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.616 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[7]
                         net (fo=1, routed)           0.031     3.647    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[47]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.602     1.769    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 3.062ns (83.973%)  route 0.584ns (16.027%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.576ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.615 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[5]
                         net (fo=1, routed)           0.031     3.646    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[45]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.602     1.769    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 3.046ns (83.879%)  route 0.585ns (16.121%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.576ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.599 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[6]
                         net (fo=1, routed)           0.032     3.631    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[46]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.602     1.769    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 3.008ns (83.130%)  route 0.610ns (16.870%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.582ns (routing 0.576ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.493 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.521    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     3.589 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[48]_i_1/CO[0]
                         net (fo=1, routed)           0.029     3.618    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[48]
    SLICE_X26Y139        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.582     1.749    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y139        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[48]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.609ns  (logic 3.026ns (83.836%)  route 0.583ns (16.164%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.576ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.579 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[4]
                         net (fo=1, routed)           0.030     3.609    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[44]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.602     1.769    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[44]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 3.021ns (83.767%)  route 0.585ns (16.233%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.598ns (routing 0.576ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.574 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.032     3.606    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[43]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.598     1.765    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.598ns  (logic 3.014ns (83.759%)  route 0.584ns (16.241%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.598ns (routing 0.576ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.567 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.031     3.598    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[41]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.598     1.765    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[41]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 3.040ns (84.529%)  route 0.556ns (15.471%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.593ns (routing 0.576ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.565 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[7]
                         net (fo=1, routed)           0.031     3.596    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[39]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.593     1.760    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 3.039ns (84.524%)  route 0.556ns (15.476%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.593ns (routing 0.576ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.564 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[5]
                         net (fo=1, routed)           0.031     3.595    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[37]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.593     1.760    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 3.003ns (83.686%)  route 0.585ns (16.314%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.598ns (routing 0.576ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     0.098 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.098    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     0.745 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.745    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.804 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.804    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.503 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.503    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.662 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.678    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[47]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     2.376 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.376    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     2.517 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.442     2.959    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[18]
    SLICE_X26Y135        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     3.133 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7/O
                         net (fo=1, routed)           0.011     3.144    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[23]_i_7_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.340 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.368    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[23]_i_1_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.391 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.419    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.442 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.470    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.556 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.032     3.588    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[42]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.598     1.765    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[42]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.501ns (83.297%)  route 0.100ns (16.703%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.044ns (routing 0.365ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[38])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<38>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<38>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[38])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<38>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_PCOUT[38])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[38]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[38]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[38]_ALU_OUT[25])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<25>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           0.092     0.560    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[42]
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     0.594 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.601    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[43]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.044     1.182    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[43]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.499ns (82.911%)  route 0.103ns (17.089%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.365ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<31>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<31>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_PCOUT[31])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[31]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[31]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[31]_ALU_OUT[16])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.088     0.556    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[33]
    SLICE_X26Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.571 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_8/O
                         net (fo=1, routed)           0.007     0.578    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_8_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.595 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.602    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[33]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.036     1.174    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[33]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.498ns (82.699%)  route 0.104ns (17.301%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.365ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[44])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[44]_PCOUT[44])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[44]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[44]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[44]_ALU_OUT[28])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.087     0.555    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[45]
    SLICE_X26Y138        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     0.569 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[47]_i_4/O
                         net (fo=1, routed)           0.009     0.578    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[47]_i_4_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.595 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.602    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[45]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.048     1.186    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[45]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.499ns (82.827%)  route 0.103ns (17.173%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.365ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<31>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<31>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_PCOUT[31])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[31]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[31]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[31]_ALU_OUT[14])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.087     0.555    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[31]
    SLICE_X26Y136        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.570 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[31]_i_2/O
                         net (fo=1, routed)           0.008     0.578    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[31]_i_2_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.595 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.602    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[31]
    SLICE_X26Y136        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.040     1.178    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y136        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.498ns (82.610%)  route 0.105ns (17.390%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.365ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[34])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<34>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<34>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[34])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<34>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_PCOUT[34])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[34]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[34]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[34]_ALU_OUT[19])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.090     0.558    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[36]
    SLICE_X26Y137        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     0.572 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_5/O
                         net (fo=1, routed)           0.007     0.579    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_5_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.596 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.603    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[36]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.040     1.178    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[36]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.497ns (82.305%)  route 0.107ns (17.695%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.365ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<31>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<31>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_PCOUT[31])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[31]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[31]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[31]_ALU_OUT[16])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.099     0.567    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[33]
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     0.597 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.604    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[34]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.036     1.174    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[34]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.498ns (82.471%)  route 0.106ns (17.529%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.365ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[29])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<29>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_PCOUT[29])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[29]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[29]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[29]_ALU_OUT[12])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.089     0.557    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[29]
    SLICE_X26Y136        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     0.571 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[31]_i_4/O
                         net (fo=1, routed)           0.009     0.580    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[31]_i_4_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.597 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.604    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[29]
    SLICE_X26Y136        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.040     1.178    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y136        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[29]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.498ns (82.471%)  route 0.106ns (17.529%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.365ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[34])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<34>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<34>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[34])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<34>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_PCOUT[34])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[34]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[34]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[34]_ALU_OUT[20])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.089     0.557    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[37]
    SLICE_X26Y137        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     0.571 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_4/O
                         net (fo=1, routed)           0.009     0.580    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b[39]_i_4_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.597 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.604    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[37]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.040     1.178    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[37]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.501ns (82.810%)  route 0.104ns (17.190%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.365ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[34])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<34>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<34>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[34])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<34>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_PCOUT[34])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[34]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[34]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[34]_ALU_OUT[17])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.096     0.564    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[34]
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     0.598 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.605    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[35]
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.036     1.174    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y137        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[35]/C

Slack:                    inf
  Source:                 BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.498ns (82.289%)  route 0.107ns (17.711%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.365ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y54        DSP_A_B_DATA                 0.000     0.000 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X2Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X2Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.066     0.085 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.085    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.012     0.097 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.097    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[44])
                                                      0.113     0.210 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     0.210    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[44]_PCOUT[44])
                                                      0.035     0.245 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1/DSP_OUTPUT_INST/PCOUT[44]
                         net (fo=1, routed)           0.001     0.246    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/PCIN[44]
    DSP48E2_X2Y55        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[44]_ALU_OUT[28])
                                                      0.192     0.438 f  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.438    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.030     0.468 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__0/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.099     0.567    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1__1[45]
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     0.598 r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[47]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.605    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/p_0_in[46]
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15443, routed)       1.048     1.186    BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/clock_uncore
    SLICE_X26Y138        FDRE                                         r  BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b_reg[46]/C





