{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513723156700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513723156708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 23:39:16 2017 " "Processing started: Tue Dec 19 23:39:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513723156708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723156708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723156708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513723157337 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513723157337 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1513723157337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-DATAFLOW " "Found design unit 1: halfadd-DATAFLOW" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172152 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723172152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-beh " "Found design unit 1: fulladd-beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172155 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723172155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x6_noext.vhd 6 1 " "Found 6 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x6_NoExt-Roorda " "Found design unit 1: dadda_tree_18x6_NoExt-Roorda" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dadda_tree_18x6_NoExt-approx " "Found design unit 2: dadda_tree_18x6_NoExt-approx" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dadda_tree_18x6_NoExt-approxCut " "Found design unit 3: dadda_tree_18x6_NoExt-approxCut" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadda_tree_18x6_NoExt-final " "Found design unit 4: dadda_tree_18x6_NoExt-final" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 664 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 dadda_tree_18x6_NoExt-final_cut " "Found design unit 5: dadda_tree_18x6_NoExt-final_cut" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 845 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x6_NoExt " "Found entity 1: dadda_tree_18x6_NoExt" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723172161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53_approx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53_approx-DATAFLOW " "Found design unit 1: compressor_53_approx-DATAFLOW" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172164 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53_approx " "Found entity 1: compressor_53_approx" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723172164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53-DATAFLOW " "Found design unit 1: compressor_53-DATAFLOW" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172166 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53 " "Found entity 1: compressor_53" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723172166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dadda_tree_18x6_NoExt " "Elaborating entity \"dadda_tree_18x6_NoExt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513723172215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha " "Elaborating entity \"halfadd\" for hierarchy \"halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:6:level2to1_ha_cond_first:level2to1_ha" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513723172255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compressor_42_approx.vhd 2 1 " "Using design file compressor_42_approx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_42_approx-DATAFLOW " "Found design unit 1: compressor_42_approx-DATAFLOW" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_42_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172268 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_42_approx " "Found entity 1: compressor_42_approx" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_42_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723172268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513723172268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_42_approx compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx " "Elaborating entity \"compressor_42_approx\" for hierarchy \"compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:8:level2to1_42approx_cond:level2to1_42approx" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513723172268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_53 compressor_53:\\level2to1:9:level2to1_53_cond_first:level2to1_53 " "Elaborating entity \"compressor_53\" for hierarchy \"compressor_53:\\level2to1:9:level2to1_53_cond_first:level2to1_53\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:9:level2to1_53_cond_first:level2to1_53" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513723172270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd compressor_53:\\level2to1:9:level2to1_53_cond_first:level2to1_53\|fulladd:f1 " "Elaborating entity \"fulladd\" for hierarchy \"compressor_53:\\level2to1:9:level2to1_53_cond_first:level2to1_53\|fulladd:f1\"" {  } { { "compressor_53.vhd" "f1" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513723172271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[0\] GND " "Pin \"out0\[0\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[1\] GND " "Pin \"out0\[1\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[2\] GND " "Pin \"out0\[2\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[3\] GND " "Pin \"out0\[3\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[4\] GND " "Pin \"out0\[4\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[5\] GND " "Pin \"out0\[5\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[6\] GND " "Pin \"out0\[6\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513723173132 "|dadda_tree_18x6_NoExt|out1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513723173132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513723173244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513723173703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513723173703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[0\] " "No output dependent on input pin \"in0\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[1\] " "No output dependent on input pin \"in0\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[2\] " "No output dependent on input pin \"in0\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[3\] " "No output dependent on input pin \"in0\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[4\] " "No output dependent on input pin \"in0\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[5\] " "No output dependent on input pin \"in0\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[11\] " "No output dependent on input pin \"in0\[11\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[12\] " "No output dependent on input pin \"in0\[12\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[13\] " "No output dependent on input pin \"in0\[13\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[14\] " "No output dependent on input pin \"in0\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[15\] " "No output dependent on input pin \"in0\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[16\] " "No output dependent on input pin \"in0\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[17\] " "No output dependent on input pin \"in0\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[0\] " "No output dependent on input pin \"in1\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[1\] " "No output dependent on input pin \"in1\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "No output dependent on input pin \"in1\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "No output dependent on input pin \"in1\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[4\] " "No output dependent on input pin \"in1\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[5\] " "No output dependent on input pin \"in1\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[13\] " "No output dependent on input pin \"in1\[13\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[14\] " "No output dependent on input pin \"in1\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[15\] " "No output dependent on input pin \"in1\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[16\] " "No output dependent on input pin \"in1\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[17\] " "No output dependent on input pin \"in1\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[0\] " "No output dependent on input pin \"in2\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[1\] " "No output dependent on input pin \"in2\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[2\] " "No output dependent on input pin \"in2\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[3\] " "No output dependent on input pin \"in2\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[4\] " "No output dependent on input pin \"in2\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[5\] " "No output dependent on input pin \"in2\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[15\] " "No output dependent on input pin \"in2\[15\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[16\] " "No output dependent on input pin \"in2\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[17\] " "No output dependent on input pin \"in2\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[0\] " "No output dependent on input pin \"in3\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[1\] " "No output dependent on input pin \"in3\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[2\] " "No output dependent on input pin \"in3\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[3\] " "No output dependent on input pin \"in3\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[4\] " "No output dependent on input pin \"in3\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[5\] " "No output dependent on input pin \"in3\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[17\] " "No output dependent on input pin \"in3\[17\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[0\] " "No output dependent on input pin \"in4\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[1\] " "No output dependent on input pin \"in4\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[2\] " "No output dependent on input pin \"in4\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[3\] " "No output dependent on input pin \"in4\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[4\] " "No output dependent on input pin \"in4\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[5\] " "No output dependent on input pin \"in4\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[6\] " "No output dependent on input pin \"in4\[6\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in4\[7\] " "No output dependent on input pin \"in4\[7\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[0\] " "No output dependent on input pin \"in5\[0\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[1\] " "No output dependent on input pin \"in5\[1\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[2\] " "No output dependent on input pin \"in5\[2\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[3\] " "No output dependent on input pin \"in5\[3\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[4\] " "No output dependent on input pin \"in5\[4\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[5\] " "No output dependent on input pin \"in5\[5\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[7\] " "No output dependent on input pin \"in5\[7\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[10\] " "No output dependent on input pin \"in5\[10\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[14\] " "No output dependent on input pin \"in5\[14\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in5\[16\] " "No output dependent on input pin \"in5\[16\]\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513723173813 "|dadda_tree_18x6_NoExt|in5[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513723173813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "108 " "Implemented 108 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513723173818 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513723173818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513723173818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513723173818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513723173898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 23:39:33 2017 " "Processing ended: Tue Dec 19 23:39:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513723173898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513723173898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513723173898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723173898 ""}
