Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 29 13:24:31 2020
| Host         : CorySP4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DNA_sequencer_control_sets_placed.rpt
| Design       : DNA_sequencer
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              57 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | detector/results[0][3]_i_1_n_0           |                           |                2 |              4 |
|  clk_IBUF_BUFG | detector/results[1][3]_i_1_n_0           |                           |                2 |              4 |
|  clk_IBUF_BUFG | detector/results[2][3]_i_1_n_0           |                           |                1 |              4 |
|  clk_IBUF_BUFG | reader/codon[0][0]_i_1_n_0               |                           |                1 |              4 |
|  clk_IBUF_BUFG | reader/codon[1][0]_i_1_n_0               |                           |                1 |              4 |
|  clk_IBUF_BUFG | reader/codon[2][0]_i_1_n_0               |                           |                1 |              4 |
|  clk_IBUF_BUFG | reader/codon[3][0]_i_1_n_0               |                           |                1 |              4 |
|  clk_IBUF_BUFG | reader/codon[4][0]_i_1_n_0               |                           |                1 |              4 |
|  clk_IBUF_BUFG | detector/count[3]_i_2_n_0                | detector/count[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | detector/dout_prev[3]_i_1_n_0            |                           |                1 |              4 |
|  clk_IBUF_BUFG | detector/FSM_sequential_state[3]_i_1_n_0 |                           |                3 |              4 |
|  clk_IBUF_BUFG | detector/results[3][3]_i_1_n_0           |                           |                1 |              4 |
|  clk_IBUF_BUFG | detector/results[4][3]_i_1_n_0           |                           |                1 |              4 |
|  clk_IBUF_BUFG | detector/results[5][3]_i_1_n_0           |                           |                2 |              4 |
|  clk_IBUF_BUFG | reader/addr[4]_i_1__0_n_0                |                           |                1 |              5 |
|  clk_IBUF_BUFG | detector/addr                            | detector/two_fs           |                8 |              8 |
|  clk_IBUF_BUFG |                                          |                           |                7 |             14 |
+----------------+------------------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    14 |
| 5      |                     1 |
| 8      |                     1 |
| 14     |                     1 |
+--------+-----------------------+


