{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650100666809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650100666809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 14:47:46 2022 " "Processing started: Sat Apr 16 14:47:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650100666809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100666809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100666809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650100666961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650100666962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_10_component-working " "Found design unit 1: sign_extender_10_component-working" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675052 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_10_component " "Found entity 1: sign_extender_10_component" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_7_component-working " "Found design unit 1: sign_extender_7_component-working" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675052 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_7_component " "Found entity 1: sign_extender_7_component" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7-working " "Found design unit 1: shifter_7-working" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675053 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7 " "Found entity 1: shifter_7" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-working " "Found design unit 1: shifter_1-working" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675053 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-working " "Found design unit 1: pc-working" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675054 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \"!\", or \"=>\" ins_inter.vhd(165) " "VHDL syntax error at ins_inter.vhd(165) near text \"<=\";  expecting \"!\", or \"=>\"" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"\" end of line inside a string ins_inter.vhd(253) " "VHDL syntax error at ins_inter.vhd(253) near text \"\"\" end of line inside a string" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 253 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" ins_inter.vhd(253) " "VHDL syntax error at ins_inter.vhd(253) near text \"end\";  expecting \";\"" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 253 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement ins_inter.vhd(263) " "VHDL syntax error at ins_inter.vhd(263) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 263 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement ins_inter.vhd(270) " "VHDL syntax error at ins_inter.vhd(270) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 270 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675054 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement ins_inter.vhd(279) " "VHDL syntax error at ins_inter.vhd(279) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 279 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675055 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" ins_inter.vhd(281) " "VHDL syntax error at ins_inter.vhd(281) near text \"case\";  expecting \"if\"" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 281 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_inter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ins_inter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675056 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-working " "Found design unit 1: mem-working" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675056 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-working " "Found design unit 1: registers-working" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675057 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-working " "Found design unit 1: alu-working" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675057 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temps.vhd 6 3 " "Found 6 design units, including 3 entities, in source file temps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_1-working " "Found design unit 1: temp_1-working" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 temp_2-working2 " "Found design unit 2: temp_2-working2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 temp_3-working3 " "Found design unit 3: temp_3-working3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_1 " "Found entity 1: temp_1" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_2 " "Found entity 2: temp_2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""} { "Info" "ISGN_ENTITY_NAME" "3 temp_3 " "Found entity 3: temp_3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-working " "Found design unit 1: ir-working" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650100675059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675059 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650100675121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 16 14:47:55 2022 " "Processing ended: Sat Apr 16 14:47:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650100675121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650100675121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650100675121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650100675121 ""}
