// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vuint16mf4_t test_vwabda_vv_u8mf8_tu(vuint16mf4_t vd, vint8mf8_t vs1,
                                     vint8mf8_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwabda_vv_u8mf4_tu(vuint16mf2_t vd, vint8mf4_t vs1,
                                     vint8mf4_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16m1_t test_vwabda_vv_u8mf2_tu(vuint16m1_t vd, vint8mf2_t vs1,
                                    vint8mf2_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16m2_t test_vwabda_vv_u8m1_tu(vuint16m2_t vd, vint8m1_t vs1, vint8m1_t vs2,
                                   size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16m4_t test_vwabda_vv_u8m2_tu(vuint16m4_t vd, vint8m2_t vs1, vint8m2_t vs2,
                                   size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16m8_t test_vwabda_vv_u8m4_tu(vuint16m8_t vd, vint8m4_t vs1, vint8m4_t vs2,
                                   size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwabda_vv_u16mf4_tu(vuint32mf2_t vd, vint16mf4_t vs1,
                                      vint16mf4_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint32m1_t test_vwabda_vv_u16mf2_tu(vuint32m1_t vd, vint16mf2_t vs1,
                                     vint16mf2_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint32m2_t test_vwabda_vv_u16m1_tu(vuint32m2_t vd, vint16m1_t vs1,
                                    vint16m1_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint32m4_t test_vwabda_vv_u16m2_tu(vuint32m4_t vd, vint16m2_t vs1,
                                    vint16m2_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint32m8_t test_vwabda_vv_u16m4_tu(vuint32m8_t vd, vint16m4_t vs1,
                                    vint16m4_t vs2, size_t vl) {
  return __riscv_vwabda_tu(vd, vs1, vs2, vl);
}

vuint16mf4_t test_vwabda_vv_u8mf8_tum(vbool64_t vm, vuint16mf4_t vd,
                                      vint8mf8_t vs1, vint8mf8_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwabda_vv_u8mf4_tum(vbool32_t vm, vuint16mf2_t vd,
                                      vint8mf4_t vs1, vint8mf4_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16m1_t test_vwabda_vv_u8mf2_tum(vbool16_t vm, vuint16m1_t vd,
                                     vint8mf2_t vs1, vint8mf2_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16m2_t test_vwabda_vv_u8m1_tum(vbool8_t vm, vuint16m2_t vd, vint8m1_t vs1,
                                    vint8m1_t vs2, size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16m4_t test_vwabda_vv_u8m2_tum(vbool4_t vm, vuint16m4_t vd, vint8m2_t vs1,
                                    vint8m2_t vs2, size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16m8_t test_vwabda_vv_u8m4_tum(vbool2_t vm, vuint16m8_t vd, vint8m4_t vs1,
                                    vint8m4_t vs2, size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwabda_vv_u16mf4_tum(vbool64_t vm, vuint32mf2_t vd,
                                       vint16mf4_t vs1, vint16mf4_t vs2,
                                       size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint32m1_t test_vwabda_vv_u16mf2_tum(vbool32_t vm, vuint32m1_t vd,
                                      vint16mf2_t vs1, vint16mf2_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint32m2_t test_vwabda_vv_u16m1_tum(vbool16_t vm, vuint32m2_t vd,
                                     vint16m1_t vs1, vint16m1_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint32m4_t test_vwabda_vv_u16m2_tum(vbool8_t vm, vuint32m4_t vd,
                                     vint16m2_t vs1, vint16m2_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint32m8_t test_vwabda_vv_u16m4_tum(vbool4_t vm, vuint32m8_t vd,
                                     vint16m4_t vs1, vint16m4_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_tum(vm, vd, vs1, vs2, vl);
}

vuint16mf4_t test_vwabda_vv_u8mf8_tumu(vbool64_t vm, vuint16mf4_t vd,
                                       vint8mf8_t vs1, vint8mf8_t vs2,
                                       size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwabda_vv_u8mf4_tumu(vbool32_t vm, vuint16mf2_t vd,
                                       vint8mf4_t vs1, vint8mf4_t vs2,
                                       size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16m1_t test_vwabda_vv_u8mf2_tumu(vbool16_t vm, vuint16m1_t vd,
                                      vint8mf2_t vs1, vint8mf2_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16m2_t test_vwabda_vv_u8m1_tumu(vbool8_t vm, vuint16m2_t vd, vint8m1_t vs1,
                                     vint8m1_t vs2, size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16m4_t test_vwabda_vv_u8m2_tumu(vbool4_t vm, vuint16m4_t vd, vint8m2_t vs1,
                                     vint8m2_t vs2, size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16m8_t test_vwabda_vv_u8m4_tumu(vbool2_t vm, vuint16m8_t vd, vint8m4_t vs1,
                                     vint8m4_t vs2, size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwabda_vv_u16mf4_tumu(vbool64_t vm, vuint32mf2_t vd,
                                        vint16mf4_t vs1, vint16mf4_t vs2,
                                        size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint32m1_t test_vwabda_vv_u16mf2_tumu(vbool32_t vm, vuint32m1_t vd,
                                       vint16mf2_t vs1, vint16mf2_t vs2,
                                       size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint32m2_t test_vwabda_vv_u16m1_tumu(vbool16_t vm, vuint32m2_t vd,
                                      vint16m1_t vs1, vint16m1_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint32m4_t test_vwabda_vv_u16m2_tumu(vbool8_t vm, vuint32m4_t vd,
                                      vint16m2_t vs1, vint16m2_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint32m8_t test_vwabda_vv_u16m4_tumu(vbool4_t vm, vuint32m8_t vd,
                                      vint16m4_t vs1, vint16m4_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_tumu(vm, vd, vs1, vs2, vl);
}

vuint16mf4_t test_vwabda_vv_u8mf8_mu(vbool64_t vm, vuint16mf4_t vd,
                                     vint8mf8_t vs1, vint8mf8_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwabda_vv_u8mf4_mu(vbool32_t vm, vuint16mf2_t vd,
                                     vint8mf4_t vs1, vint8mf4_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint16m1_t test_vwabda_vv_u8mf2_mu(vbool16_t vm, vuint16m1_t vd,
                                    vint8mf2_t vs1, vint8mf2_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint16m2_t test_vwabda_vv_u8m1_mu(vbool8_t vm, vuint16m2_t vd, vint8m1_t vs1,
                                   vint8m1_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint16m4_t test_vwabda_vv_u8m2_mu(vbool4_t vm, vuint16m4_t vd, vint8m2_t vs1,
                                   vint8m2_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint16m8_t test_vwabda_vv_u8m4_mu(vbool2_t vm, vuint16m8_t vd, vint8m4_t vs1,
                                   vint8m4_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwabda_vv_u16mf4_mu(vbool64_t vm, vuint32mf2_t vd,
                                      vint16mf4_t vs1, vint16mf4_t vs2,
                                      size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint32m1_t test_vwabda_vv_u16mf2_mu(vbool32_t vm, vuint32m1_t vd,
                                     vint16mf2_t vs1, vint16mf2_t vs2,
                                     size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint32m2_t test_vwabda_vv_u16m1_mu(vbool16_t vm, vuint32m2_t vd,
                                    vint16m1_t vs1, vint16m1_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint32m4_t test_vwabda_vv_u16m2_mu(vbool8_t vm, vuint32m4_t vd, vint16m2_t vs1,
                                    vint16m2_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}

vuint32m8_t test_vwabda_vv_u16m4_mu(vbool4_t vm, vuint32m8_t vd, vint16m4_t vs1,
                                    vint16m4_t vs2, size_t vl) {
  return __riscv_vwabda_mu(vm, vd, vs1, vs2, vl);
}
