proc main(uint128 a0_0, uint128 a1_0, uint128 a2_0, uint128 a3_0, uint64 scalar_0) =
{ true && and [a0_0 <u 324518553658426726783156020576256@128, a1_0 <u 324518553658426726783156020576256@128, a2_0 <u 324518553658426726783156020576256@128, a3_0 <u 324518553658426726783156020576256@128, scalar_0 <u 8@64] }
vpc v2_1@uint128 scalar_0;
mul v3_1 a0_0 v2_1;
mul v5_1 v2_1 a1_0;
mul v7_1 v2_1 a2_0;
mul v9_1 v2_1 a3_0;
{ v3_1 + (v5_1 * 18446744073709551616) + (v7_1 * 340282366920938463463374607431768211456) + (v9_1 * 6277101735386680763835789423207666416102355444464034512896) = (a0_0 + (a1_0 * 18446744073709551616) + (a2_0 * 340282366920938463463374607431768211456) + (a3_0 * 6277101735386680763835789423207666416102355444464034512896)) * scalar_0 (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && true }