5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd for1.vcd -o for1.cdd -v for1.v
3 0 main main for1.v 1 21
2 1 9 f000f a 1 1c 0 0 i
2 2 9 b000b 0 1 400 0 0 a
2 3 9 b000f a 37 2e 1 2
2 4 7 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 5 7 60006 0 1 400 0 0 i
2 6 7 60008 1 37 1006 4 5
2 7 7 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 8 7 b000b b 1 1c 0 0 i
2 9 7 b000e b d 2029e 7 8 1 0 1002
2 10 7 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 11 7 130013 a 1 1c 0 0 i
2 12 7 130015 a 6 20298 10 11 32 0 7faa aa aa aa aa aa aa aa
2 13 7 110011 0 1 400 0 0 i
2 14 7 b0011 a 37 602a 12 13
2 15 11 50008 1 0 20004 0 0 3 1 0
2 16 11 10001 0 1 400 0 0 i
2 17 11 10008 1 37 6 15 16
1 i 0 3 3000b 32 16 ffaa aa aa aa aa aa aa aa
1 a 0 4 3000b 3 16 772a
4 17 0 0
4 14 9 9
4 3 14 14
4 9 3 17
4 6 9 9
