Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jul 29 11:05:39 2021
| Host         : pc running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file test_ethernet_ddr3_fido_control_sets_placed.rpt
| Design       : test_ethernet_ddr3_fido
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   454 |
|    Minimum number of control sets                        |   370 |
|    Addition due to synthesis replication                 |    84 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1317 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   454 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |    90 |
| >= 6 to < 8        |    51 |
| >= 8 to < 10       |    44 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     8 |
| >= 16              |   173 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3801 |         1108 |
| No           | No                    | Yes                    |             201 |           64 |
| No           | Yes                   | No                     |            1564 |          584 |
| Yes          | No                    | No                     |            4285 |         1226 |
| Yes          | No                    | Yes                    |             114 |           31 |
| Yes          | Yes                   | No                     |            1758 |          560 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                       | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                       | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                         | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                               | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                        | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~PHY_RXC_IBUF_BUFG                              |                                                                                                                                                                                                                                                          | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                 |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/txen_i_2_n_0                                                                                                                                                                                                                                 | ipsend_inst/txen_i_1_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/txer_i_1_n_0                                                                                                                                                                                                                                 | ipsend_inst/txen_i_1_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | deepfifo_inst/rst                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                         | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                1 |              1 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                    | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/j[7]_i_2_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                         |                2 |              2 |         1.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 |                                                                                                                                                                                                                                                          | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                 |                1 |              2 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                               | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                              |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out4                         |                                                                                                                                                                                                                                                          | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                         |                2 |              3 |         1.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                              | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_1[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                4 |              4 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2_n_0                                                                                                                                     | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                 | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                       | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                     |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                             | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_3[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_1[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                              | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                    | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                           |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/igp_cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                     | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                      |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                            |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                            |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__4_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                           | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/j[7]_i_2_n_0                                                                                                                                                                                                                                 | ipsend_inst/j[7]_i_1_n_0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                  |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                              | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                   | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_1[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                     |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                          |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                       | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                             |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                            |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                            |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                        | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                 | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                        | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                4 |              5 |         1.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                  |                1 |              5 |         5.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/i[7]_i_2_n_0                                                                                                                                                                                                                                 | ipsend_inst/i[7]_i_1_n_0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                4 |              5 |         1.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                  |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                        | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                              |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/check_buffer[20]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                  | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                               |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                       | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                1 |              5 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rstdiv0_sync_r1_reg_rep__16                                                                                                                               |                4 |              5 |         1.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                     |                3 |              5 |         1.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                  |                2 |              6 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                   | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                                         | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                                                                                  |                2 |              6 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                              | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_1                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                            | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  iprecieve_inst/fifo_dac_wr_clk                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                 |                1 |              6 |         6.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                  |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                 |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                           |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                          |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                 | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                 |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                  | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                               | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                   | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                 | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                4 |              6 |         1.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                        |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                              | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                   | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                5 |              6 |         1.20 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_2[0]                                                                                                                                                             |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                    | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                             | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                1 |              6 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                 | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                      |                2 |              6 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                      |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                    | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                  |                2 |              7 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                    |                2 |              7 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                        | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                     | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                         |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/alg_state[7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/dataout[7]_i_1_n_0                                                                                                                                                                                                                           | ipsend_inst/txen_i_1_n_0                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                         | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                3 |              8 |         2.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                4 |              8 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              8 |         4.00 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/fifo_dac_data[7]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                       |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out4                         | DAC_DATA[7]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                1 |              8 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                   | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
| ~PHY_RXC_IBUF_BUFG                              |                                                                                                                                                                                                                                                          | iprecieve_inst/rx_state[7]_i_1_n_0                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out2                         |                                                                                                                                                                                                                                                          | ipsend_inst/tx_state[7]_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                               |                7 |              8 |         1.14 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                     |                2 |              9 |         4.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                 | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                                                |                3 |              9 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                 |                4 |              9 |         2.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                            |                3 |              9 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                         |                2 |              9 |         4.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                   | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                              |                3 |              9 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                              |                7 |              9 |         1.29 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                       |                2 |              9 |         4.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                       | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                              |                2 |              9 |         4.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                              | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                         |                3 |              9 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                 |                4 |              9 |         2.25 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                          |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                           | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                 |                3 |             10 |         3.33 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                               | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                 |                4 |             11 |         2.75 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                   | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                         |                2 |             11 |         5.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                   | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                               |                3 |             11 |         3.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |                2 |             11 |         5.50 |
|  iprecieve_inst/fifo_dac_wr_clk                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                            |                2 |             11 |         5.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                       |                5 |             12 |         2.40 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_2                                                                                                                                                                |                3 |             12 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                         |                7 |             12 |         1.71 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                8 |             12 |         1.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                             | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_2                                                                                                                                                                |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                      | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                       | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                    | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                 |                4 |             12 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                            |                4 |             13 |         3.25 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                    |                4 |             13 |         3.25 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                       |                7 |             13 |         1.86 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                 |                9 |             13 |         1.44 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                          |                3 |             14 |         4.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                           | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                             |                4 |             14 |         3.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                   | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                            |                4 |             15 |         3.75 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  pll_inst/inst/clk_out3                         |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                               |                2 |             15 |         7.50 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/state_counter[15]_i_2_n_0                                                                                                                                                                                                                 | iprecieve_inst/state_counter[15]_i_1_n_0                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                    |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/icmp_header[0][15]_i_2_n_0                                                                                                                                                                                                                   | ipsend_inst/icmp_header[0][15]_i_1_n_0                                                                                                                                                                                                  |                7 |             16 |         2.29 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/eth_type[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                8 |             16 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                         | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                            |                6 |             16 |         2.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                                |               11 |             16 |         1.45 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/Tlen_ICMP                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/eth_header[13][7]_i_1_n_0                                                                                                                                                                                                                    | ipsend_inst/ip_header[0][15]_i_1_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |         8.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/check_buffer[15]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                       |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/ip_header[2][15]_i_2_n_0                                                                                                                                                                                                                     | ipsend_inst/ip_header[2][15]_i_1_n_0                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                 |                8 |             16 |         2.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                              |               11 |             19 |         1.73 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                         |                9 |             20 |         2.22 |
|  pll_inst/inst/clk_out4                         | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                               | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                         |                5 |             20 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                            | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                         |                6 |             20 |         3.33 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | deepfifo_inst/from_ram_burst_pos[19]_i_1_n_0                                                                                                                                                                                                             | deepfifo_inst/to_ram_burst_pos[19]_i_1_n_0                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | deepfifo_inst/to_ram_burst_pos[19]_i_2_n_0                                                                                                                                                                                                               | deepfifo_inst/to_ram_burst_pos[19]_i_1_n_0                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                    | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                             |                5 |             20 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[1]                                                                                                                                                              |                8 |             20 |         2.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                               | fifo_post_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                |                4 |             21 |         5.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | deepfifo_inst/from_ram_burst_pos[19]_i_1_n_0                                                                                                                                                                                                             | deepfifo_inst/axi_araddr[7]_i_1_n_0                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | deepfifo_inst/to_ram_burst_pos[19]_i_2_n_0                                                                                                                                                                                                               | deepfifo_inst/axi_awaddr[7]_i_1_n_0                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                      |                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                    |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                             |                9 |             23 |         2.56 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                           | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                     | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[1]                                                                                                                                                             |                5 |             24 |         4.80 |
| ~pll_inst/inst/clk_out2                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                   |               14 |             25 |         1.79 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                   | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |                5 |             25 |         5.00 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                             | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                                                |               13 |             26 |         2.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                                |               10 |             30 |         3.00 |
| ~PHY_RXC_IBUF_BUFG                              | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | fifo_pre_512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                 |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/sender_ip[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
| ~pll_inst/inst/clk_out2                         | ipsend_inst/crcen                                                                                                                                                                                                                                        | ipsend_inst/crcre                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  pll_inst/inst/clk_out1                         |                                                                                                                                                                                                                                                          | count                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                |               13 |             33 |         2.54 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                 | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                |               12 |             33 |         2.75 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                 |               12 |             33 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  iprecieve_inst/fifo_dac_wr_clk                 |                                                                                                                                                                                                                                                          | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |               10 |             34 |         3.40 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                 |               23 |             34 |         1.48 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                         |               14 |             36 |         2.57 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                        |               13 |             36 |         2.77 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                                 |               12 |             37 |         3.08 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/mymac                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                              |               16 |             45 |         2.81 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               20 |             47 |         2.35 |
|  pll_inst/inst/clk_out4                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             47 |         3.92 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                                                 |               16 |             48 |         3.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                                                 |               20 |             48 |         2.40 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/eth_src[47]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/sender_mac[47]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             48 |         3.20 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/UDP_temp                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/ip_header[0][15]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             48 |         2.67 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/UDP_SP[15]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/IP4_type[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             56 |         4.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                          |               13 |             64 |         4.92 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |         2.32 |
| ~PHY_RXC_IBUF_BUFG                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             71 |         4.18 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                   |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                |               29 |             91 |         3.14 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                  |               34 |             93 |         2.74 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                      | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                |               26 |             95 |         3.65 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/IPv4_layer_t                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |             96 |         3.43 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/arp_reply[41][7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             96 |         3.84 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                  |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                |               35 |             98 |         2.80 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                   |               36 |             98 |         2.72 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | ipsend_inst/eth_tx_dbg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 | iprecieve_inst/eth_rx_dbg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                               |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | deepfifo_inst/bypass_mode                                                                                                                                                                                                               |               32 |            108 |         3.38 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/ARP_layer                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |            112 |         4.87 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/eth_header[13][7]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               37 |            113 |         3.05 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                            |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               49 |            128 |         2.61 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               30 |            129 |         4.30 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                             |                                                                                                                                                                                                                                         |               46 |            129 |         2.80 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                          |                                                                                                                                                                                                                                         |               54 |            144 |         2.67 |
|  iprecieve_inst/fifo_dac_wr_clk                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            170 |         4.15 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_fifo.fifo_out_data_r_reg[6]                                                                                                                           |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK | ddr3_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/ICMP_layer_t                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |              117 |            472 |         4.03 |
| ~PHY_RXC_IBUF_BUFG                              | iprecieve_inst/ICMP_data[479]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |              121 |            480 |         3.97 |
|  pll_inst/inst/clk_out2                         | ipsend_inst/icmp_header[1][31]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              122 |            480 |         3.93 |
|  ipsend_inst/eth_tx_dbg_i_1_n_0                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              277 |           1115 |         4.03 |
|  ddr3_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              730 |           2387 |         3.27 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


