{
	"author": [
		"Matthias Beck",
		"Olivier Barondeau",
		"Martin Kaibel",
		"Frank Poehl",
		"Xijiang Lin",
		"Ron Press"
	],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/BeckBKPLP05",
	"doi": "10.1109/DATE.2005.199",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.199",
	"pages": "56-61",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"logic",
		"design",
		"for",
		"on",
		"chip",
		"test",
		"clock",
		"generat",
		"implement",
		"detail",
		"and",
		"impact",
		"on",
		"delay",
		"test",
		"qualiti"
	],
	"tag": [
		"design",
		"generative",
		"implementation",
		"logic",
		"quality"
	],
	"title": "Logic Design for On-Chip Test Clock Generation â€” Implementation Details and Impact on Delay Test Quality",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}