21
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../../../../../source/verilog/i2c_top.v" 55 I2C_Top
~A 1 "./../../../../../source/verilog/i2c_top.v" 55 I2C_Top
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/ack_gen.vhd" 62 ack_gen
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 71 behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_arb_blk.vhd" 54 Arbitrator
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_arb_blk.vhd" 67 Arch_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 140 clk_reset
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/clk_reset.vhd" 66 behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_cnt_blk.vhd" 57 Counter_Block
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_cnt_blk.vhd" 71 Count_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_clk_blk.vhd" 54 I2C_Clock_Generator
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_clk_blk.vhd" 67 Clk_Gen_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_main_blk.vhd" 56 I2C_Main
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_main_blk.vhd" 90 I2C_Main_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/i2c_slave.vhd" 60 i2c_slave
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 229 behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_int_blk.vhd" 52 Int_Ctrl_Block
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_int_blk.vhd" 66 Int_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_mpu_blk.vhd" 55 MPU_to_I2C
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_mpu_blk.vhd" 83 MPU_to_I2C_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 986 pullup
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/pullup.vhd" 58 beh
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 138 Start_Detect
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 147 Start_Det_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 54 Start_Generator
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 64 Start_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 297 Stop_Detect
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 306 Stop_Det_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 213 Stop_Generator
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" 223 Stop_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_synch_blk.vhd" 62 Synch_Block
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_synch_blk.vhd" 71 Synch_Behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 1892 top_test_bench
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench.vhd" 62 behave
~E 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" 1020 up_model
~A 1 "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/up_model.vhd" 71 behave
