

================================================================
== Vitis HLS Report for 'fc6_hls'
================================================================
* Date:           Fri Dec 13 17:23:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_fc6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3826|     3826|  38.260 us|  38.260 us|  3827|  3827|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241   |fc6_hls_Pipeline_VITIS_LOOP_24_2   |      367|      367|  3.670 us|  3.670 us|  367|  367|       no|
        |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252  |fc6_hls_Pipeline_VITIS_LOOP_24_21  |      367|      367|  3.670 us|  3.670 us|  367|  367|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     3825|     3825|       765|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     5|    4311|    3987|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     534|    -|
|Register         |        -|     -|     832|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     5|    5143|    5025|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |BIAS_m_axi_U                                  |BIAS_m_axi                         |        4|   0|  830|  694|    0|
    |CTRL_BUS_s_axi_U                              |CTRL_BUS_s_axi                     |        0|   0|   36|   40|    0|
    |INPUT_r_m_axi_U                               |INPUT_r_m_axi                      |        4|   0|  830|  694|    0|
    |OUTPUT_r_m_axi_U                              |OUTPUT_r_m_axi                     |        4|   0|  830|  694|    0|
    |WEIGHTS_m_axi_U                               |WEIGHTS_m_axi                      |        4|   0|  830|  694|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|  310|  552|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U15            |fadd_32ns_32ns_32_4_full_dsp_1     |        0|   2|  227|  214|    0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241   |fc6_hls_Pipeline_VITIS_LOOP_24_2   |        0|   0|  145|  135|    0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252  |fc6_hls_Pipeline_VITIS_LOOP_24_21  |        0|   0|  145|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U16             |fmul_32ns_32ns_32_3_max_dsp_1      |        0|   3|  128|  135|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |       16|   5| 4311| 3987|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_501_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln24_1_fu_354_p2  |         +|   0|  0|  21|          14|           9|
    |add_ln24_2_fu_364_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln24_fu_339_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln32_1_fu_406_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_2_fu_451_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_3_fu_476_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_381_p2    |         +|   0|  0|  71|          64|          64|
    |sub_ln24_fu_329_p2    |         -|   0|  0|  21|          14|          14|
    |icmp_ln18_fu_299_p2   |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state13_io   |        or|   0|  0|   2|           1|           1|
    |ap_block_state22      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io    |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_441_p2     |        or|   0|  0|   6|           6|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 504|         429|         419|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR        |   14|          3|   64|        192|
    |BIAS_blk_n_AR      |    9|          2|    1|          2|
    |BIAS_blk_n_R       |    9|          2|    1|          2|
    |INPUT_r_ARADDR     |   20|          4|   64|        256|
    |INPUT_r_ARLEN      |   20|          4|   32|        128|
    |INPUT_r_ARVALID    |   20|          4|    1|          4|
    |INPUT_r_RREADY     |   14|          3|    1|          3|
    |INPUT_r_blk_n_AR   |    9|          2|    1|          2|
    |OUTPUT_r_AWADDR    |   14|          3|   64|        192|
    |OUTPUT_r_WDATA     |   14|          3|   32|         96|
    |OUTPUT_r_blk_n_AW  |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B   |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_W   |    9|          2|    1|          2|
    |WEIGHTS_ARADDR     |   26|          5|   64|        320|
    |WEIGHTS_ARLEN      |   20|          4|   32|        128|
    |WEIGHTS_ARVALID    |   20|          4|    1|          4|
    |WEIGHTS_RREADY     |   14|          3|    1|          3|
    |WEIGHTS_blk_n_AR   |    9|          2|    1|          2|
    |ap_NS_fsm          |  152|         33|    1|         33|
    |grp_fu_263_ce      |   20|          4|    1|          4|
    |grp_fu_263_p0      |   26|          5|   32|        160|
    |grp_fu_263_p1      |   26|          5|   32|        160|
    |grp_fu_681_ce      |   14|          3|    1|          3|
    |grp_fu_681_p0      |   14|          3|   32|         96|
    |grp_fu_681_p1      |   14|          3|   32|         96|
    |n_fu_128           |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  534|        112|  498|       1900|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |BIAS_addr_1_read_reg_668                                   |  32|   0|   32|          0|
    |BIAS_addr_1_reg_633                                        |  64|   0|   64|          0|
    |BIAS_addr_read_reg_650                                     |  32|   0|   32|          0|
    |BIAS_addr_reg_615                                          |  64|   0|   64|          0|
    |INPUT_r_addr_reg_601                                       |  64|   0|   64|          0|
    |OUTPUT_r_addr_1_reg_639                                    |  64|   0|   64|          0|
    |OUTPUT_r_addr_reg_621                                      |  64|   0|   64|          0|
    |ap_CS_fsm                                                  |  32|   0|   32|          0|
    |bias_read_reg_571                                          |  64|   0|   64|          0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |n_fu_128                                                   |   4|   0|    4|          0|
    |output_r_read_reg_565                                      |  64|   0|   64|          0|
    |reg_267                                                    |  32|   0|   32|          0|
    |trunc_ln24_1_reg_609                                       |  62|   0|   62|          0|
    |trunc_ln24_2_reg_627                                       |  62|   0|   62|          0|
    |trunc_ln_reg_595                                           |  62|   0|   62|          0|
    |weights_read_reg_577                                       |  64|   0|   64|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 832|   0|  832|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 33 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_r"   --->   Operation 34 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_r"   --->   Operation 35 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_r"   --->   Operation 36 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 39 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:5]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 120, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1200, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 59 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 60 'getelementptr' 'INPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln18 = store i4 0, i4 %n" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 61 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 62 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%n_1 = load i4 %n" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 63 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_ult  i4 %n_1, i4 10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 64 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.end20, void %VITIS_LOOP_24_2.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %n_1, i9 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 66 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i13 %shl_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 67 'zext' 'zext_ln24' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln24_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %n_1, i5 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 68 'bitconcatenate' 'shl_ln24_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i9 %shl_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 69 'zext' 'zext_ln24_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.82ns)   --->   "%sub_ln24 = sub i14 %zext_ln24, i14 %zext_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 70 'sub' 'sub_ln24' <Predicate = (icmp_ln18)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i14 %sub_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 71 'sext' 'sext_ln24_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln24 = add i64 %sext_ln24_3, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 72 'add' 'add_ln24' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 73 'partselect' 'trunc_ln24_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.83ns)   --->   "%add_ln24_1 = add i14 %sub_ln24, i14 480" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 74 'add' 'add_ln24_1' <Predicate = (icmp_ln18)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i14 %add_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 75 'zext' 'zext_ln24_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln24_2 = add i64 %zext_ln24_2, i64 %weights_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 76 'add' 'add_ln24_2' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 77 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %shl_ln1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 78 'zext' 'zext_ln32' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.08ns)   --->   "%add_ln32 = add i64 %zext_ln32, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 79 'add' 'add_ln32' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 80 'partselect' 'trunc_ln1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 81 'sext' 'sext_ln32' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 82 'getelementptr' 'BIAS_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln32_1 = add i64 %zext_ln32, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 83 'add' 'add_ln32_1' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_1, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 84 'partselect' 'trunc_ln32_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i62 %trunc_ln32_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 85 'sext' 'sext_ln32_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln32_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 86 'getelementptr' 'OUTPUT_r_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln24_2, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 87 'partselect' 'trunc_ln24_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln32 = or i6 %shl_ln1, i6 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 88 'or' 'or_ln32' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %or_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 89 'zext' 'zext_ln32_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln32_2 = add i64 %zext_ln32_1, i64 %bias_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 90 'add' 'add_ln32_2' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_2, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 91 'partselect' 'trunc_ln32_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i62 %trunc_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 92 'sext' 'sext_ln32_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%BIAS_addr_1 = getelementptr i32 %BIAS, i64 %sext_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 93 'getelementptr' 'BIAS_addr_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.08ns)   --->   "%add_ln32_3 = add i64 %zext_ln32_1, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 94 'add' 'add_ln32_3' <Predicate = (icmp_ln18)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_3, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 95 'partselect' 'trunc_ln32_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i62 %trunc_ln32_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 96 'sext' 'sext_ln32_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_1 = getelementptr i32 %OUTPUT_r, i64 %sext_ln32_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 97 'getelementptr' 'OUTPUT_r_addr_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %n_1, i4 2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 98 'add' 'add_ln18' <Predicate = (icmp_ln18)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %n" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 99 'store' 'store_ln18' <Predicate = (icmp_ln18)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:34]   --->   Operation 100 'ret' 'ret_ln34' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 101 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i62 %trunc_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 102 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 103 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [8/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 104 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 105 [8/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 105 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 106 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %OUTPUT_r_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 106 'writereq' 'OUTPUT_r_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 108 [7/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 108 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 109 [7/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 109 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 110 [1/1] (7.30ns)   --->   "%OUTPUT_r_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %OUTPUT_r_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 110 'writereq' 'OUTPUT_r_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 112 [6/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 112 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 113 [6/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 113 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 114 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [5/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 115 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 116 [5/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 116 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 117 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [4/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 118 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [4/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 119 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 121 [3/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 121 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [3/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 122 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [2/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 124 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [2/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 125 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 126 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 127 [1/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 127 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/8] (7.30ns)   --->   "%BIAS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 128 'readreq' 'BIAS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fc6_hls_Pipeline_VITIS_LOOP_24_2, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_1, i32 %sum_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 129 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln24 = call void @fc6_hls_Pipeline_VITIS_LOOP_24_2, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_1, i32 %sum_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 130 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 131 [1/1] (7.30ns)   --->   "%BIAS_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %BIAS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 131 'read' 'BIAS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 132 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %BIAS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 133 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_loc_load, i32 %bitcast_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 134 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 135 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i62 %trunc_ln24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 136 'sext' 'sext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i32 %WEIGHTS, i64 %sext_ln24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 137 'getelementptr' 'WEIGHTS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 138 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 139 [8/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 139 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 140 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_loc_load, i32 %bitcast_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 140 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 141 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 142 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 142 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 143 [7/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 143 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 144 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_loc_load, i32 %bitcast_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 144 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 145 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 146 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 146 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 147 [6/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 147 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 148 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %sum_loc_load, i32 %bitcast_ln32" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 148 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 149 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 150 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 150 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 151 [5/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 151 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %add1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 152 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %OUTPUT_r_addr, i32 %bitcast_ln32_1, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 153 'write' 'write_ln32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 154 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 154 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 155 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 155 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 156 [4/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 156 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 157 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 157 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 158 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 158 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 159 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 159 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [3/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 160 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 161 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 161 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 162 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 162 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 163 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 163 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 164 [2/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 164 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 165 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 165 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 166 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 166 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 167 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr_1, i32 120" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 167 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 168 [1/8] (7.30ns)   --->   "%BIAS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %BIAS_addr_1, i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 168 'readreq' 'BIAS_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 169 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 169 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 170 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fc6_hls_Pipeline_VITIS_LOOP_24_21, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_2, i32 %sum_2_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 170 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 171 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 171 'writeresp' 'OUTPUT_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 172 [1/2] (0.00ns)   --->   "%call_ln24 = call void @fc6_hls_Pipeline_VITIS_LOOP_24_21, i32 %WEIGHTS, i32 %INPUT_r, i62 %trunc_ln, i62 %trunc_ln24_2, i32 %sum_2_loc" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24]   --->   Operation 172 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 173 [1/1] (7.30ns)   --->   "%BIAS_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %BIAS_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 173 'read' 'BIAS_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 174 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %BIAS_addr_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 175 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [4/4] (6.43ns)   --->   "%add15_1 = fadd i32 %sum_2_loc_load, i32 %bitcast_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 176 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 177 [3/4] (6.43ns)   --->   "%add15_1 = fadd i32 %sum_2_loc_load, i32 %bitcast_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 177 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 178 [2/4] (6.43ns)   --->   "%add15_1 = fadd i32 %sum_2_loc_load, i32 %bitcast_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 178 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 179 [1/4] (6.43ns)   --->   "%add15_1 = fadd i32 %sum_2_loc_load, i32 %bitcast_ln32_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 179 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %add15_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 180 'bitcast' 'bitcast_ln32_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %OUTPUT_r_addr_1, i32 %bitcast_ln32_3, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 181 'write' 'write_ln32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 182 [5/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 182 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 183 [4/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 183 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 184 [3/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 184 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 185 [2/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 185 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 187 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/5] (7.30ns)   --->   "%OUTPUT_r_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:32]   --->   Operation 188 'writeresp' 'OUTPUT_r_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_24_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18]   --->   Operation 189 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 011111111111111111111111111111111]
output_r_read          (read             ) [ 001111111111111111111111111111111]
bias_read              (read             ) [ 001111111111111111111111111111111]
weights_read           (read             ) [ 001111111111111111111111111111111]
input_r_read           (read             ) [ 000000000000000000000000000000000]
sum_2_loc              (alloca           ) [ 001111111111111111111111111111111]
sum_loc                (alloca           ) [ 001111111111111111111111111111111]
spectopmodule_ln5      (spectopmodule    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 001111111111111111111111111111111]
sext_ln24              (sext             ) [ 000000000000000000000000000000000]
INPUT_r_addr           (getelementptr    ) [ 001111111111111111111111111111111]
store_ln18             (store            ) [ 000000000000000000000000000000000]
br_ln18                (br               ) [ 000000000000000000000000000000000]
n_1                    (load             ) [ 000000000000000000000000000000000]
icmp_ln18              (icmp             ) [ 001111111111111111111111111111111]
br_ln18                (br               ) [ 000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln24              (zext             ) [ 000000000000000000000000000000000]
shl_ln24_1             (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln24_1            (zext             ) [ 000000000000000000000000000000000]
sub_ln24               (sub              ) [ 000000000000000000000000000000000]
sext_ln24_3            (sext             ) [ 000000000000000000000000000000000]
add_ln24               (add              ) [ 000000000000000000000000000000000]
trunc_ln24_1           (partselect       ) [ 000111111111100000000000000000000]
add_ln24_1             (add              ) [ 000000000000000000000000000000000]
zext_ln24_2            (zext             ) [ 000000000000000000000000000000000]
add_ln24_2             (add              ) [ 000000000000000000000000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln32              (zext             ) [ 000000000000000000000000000000000]
add_ln32               (add              ) [ 000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 000000000000000000000000000000000]
sext_ln32              (sext             ) [ 000000000000000000000000000000000]
BIAS_addr              (getelementptr    ) [ 000111111111100000000000000000000]
add_ln32_1             (add              ) [ 000000000000000000000000000000000]
trunc_ln32_1           (partselect       ) [ 000000000000000000000000000000000]
sext_ln32_1            (sext             ) [ 000000000000000000000000000000000]
OUTPUT_r_addr          (getelementptr    ) [ 000111111111111111111110000000000]
trunc_ln24_2           (partselect       ) [ 000111111111111111111110000000000]
or_ln32                (or               ) [ 000000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 000000000000000000000000000000000]
add_ln32_2             (add              ) [ 000000000000000000000000000000000]
trunc_ln32_2           (partselect       ) [ 000000000000000000000000000000000]
sext_ln32_2            (sext             ) [ 000000000000000000000000000000000]
BIAS_addr_1            (getelementptr    ) [ 000111111111111111111110000000000]
add_ln32_3             (add              ) [ 000000000000000000000000000000000]
trunc_ln32_3           (partselect       ) [ 000000000000000000000000000000000]
sext_ln32_3            (sext             ) [ 000000000000000000000000000000000]
OUTPUT_r_addr_1        (getelementptr    ) [ 000111111111111111111111111111111]
add_ln18               (add              ) [ 000000000000000000000000000000000]
store_ln18             (store            ) [ 000000000000000000000000000000000]
ret_ln34               (ret              ) [ 000000000000000000000000000000000]
sext_ln24_1            (sext             ) [ 000000000000000000000000000000000]
WEIGHTS_addr           (getelementptr    ) [ 000011111110000000000000000000000]
OUTPUT_r_addr_req      (writereq         ) [ 000000000000000000000000000000000]
OUTPUT_r_addr_1_req    (writereq         ) [ 000000000000000000000000000000000]
empty                  (readreq          ) [ 000000000000000000000000000000000]
empty_23               (readreq          ) [ 000000000000000000000000000000000]
BIAS_load_req          (readreq          ) [ 000000000000000000000000000000000]
call_ln24              (call             ) [ 000000000000000000000000000000000]
BIAS_addr_read         (read             ) [ 000000000000010000000000000000000]
sum_loc_load           (load             ) [ 000000000000001110000000000000000]
bitcast_ln32           (bitcast          ) [ 000000000000001110000000000000000]
sext_ln24_2            (sext             ) [ 000000000000000000000000000000000]
WEIGHTS_addr_1         (getelementptr    ) [ 000000000000001111111000000000000]
add1                   (fadd             ) [ 000000000000000001000000000000000]
bitcast_ln32_1         (bitcast          ) [ 000000000000000000000000000000000]
write_ln32             (write            ) [ 000000000000000000000000000000000]
empty_24               (readreq          ) [ 000000000000000000000000000000000]
empty_25               (readreq          ) [ 000000000000000000000000000000000]
BIAS_load_1_req        (readreq          ) [ 000000000000000000000000000000000]
OUTPUT_r_addr_resp     (writeresp        ) [ 000000000000000000000000000000000]
call_ln24              (call             ) [ 000000000000000000000000000000000]
BIAS_addr_1_read       (read             ) [ 000000000000000000000001000000000]
sum_2_loc_load         (load             ) [ 000000000000000000000000111000000]
bitcast_ln32_2         (bitcast          ) [ 000000000000000000000000111000000]
add15_1                (fadd             ) [ 000000000000000000000000000100000]
bitcast_ln32_3         (bitcast          ) [ 000000000000000000000000000000000]
write_ln32             (write            ) [ 000000000000000000000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000000000000000000000]
OUTPUT_r_addr_1_resp   (writeresp        ) [ 000000000000000000000000000000000]
br_ln18                (br               ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="WEIGHTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc6_hls_Pipeline_VITIS_LOOP_24_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc6_hls_Pipeline_VITIS_LOOP_24_21"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="n_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_2_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sum_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_r_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bias_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weights_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_r_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 empty_24/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_readreq_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_req/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_writeresp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_req/3 OUTPUT_r_addr_resp/18 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_writeresp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_r_addr_1_req/4 OUTPUT_r_addr_1_resp/28 "/>
</bind>
</comp>

<comp id="199" class="1004" name="BIAS_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="10"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_read/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_readreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_25/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_readreq_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="11"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_load_1_req/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln32_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="15"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="1" slack="0"/>
<pin id="223" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/17 "/>
</bind>
</comp>

<comp id="227" class="1004" name="BIAS_addr_1_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="20"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_1_read/22 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln32_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="25"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="0"/>
<pin id="237" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/27 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="62" slack="10"/>
<pin id="246" dir="0" index="4" bw="62" slack="9"/>
<pin id="247" dir="0" index="5" bw="32" slack="10"/>
<pin id="248" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="62" slack="20"/>
<pin id="257" dir="0" index="4" bw="62" slack="19"/>
<pin id="258" dir="0" index="5" bw="32" slack="20"/>
<pin id="259" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/21 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/13 add15_1/23 sum_1/6 sum_1/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add15_1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="62" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln24_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="62" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="INPUT_r_addr_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln18_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="n_1_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln18_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="13" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln24_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln24_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln24_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln24_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln24_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="1"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln24_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="62" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln24_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln24_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln24_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="1"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln32_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln32_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="1"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="62" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln32_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="62" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="BIAS_addr_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln32_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="1"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln32_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="62" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln32_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="62" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="OUTPUT_r_addr_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln24_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="62" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln32_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln32_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln32_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="1"/>
<pin id="454" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln32_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="7" slack="0"/>
<pin id="461" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_2/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln32_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="62" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="BIAS_addr_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln32_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="1"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln32_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_3/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln32_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="OUTPUT_r_addr_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln18_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln18_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="1"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln24_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="62" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="WEIGHTS_addr_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sum_loc_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="12"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="bitcast_ln32_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/13 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln24_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="62" slack="11"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="WEIGHTS_addr_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_1/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bitcast_ln32_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_1/17 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sum_2_loc_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="22"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/23 "/>
</bind>
</comp>

<comp id="549" class="1004" name="bitcast_ln32_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_2/23 "/>
</bind>
</comp>

<comp id="553" class="1004" name="bitcast_ln32_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_3/27 "/>
</bind>
</comp>

<comp id="558" class="1005" name="n_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="565" class="1005" name="output_r_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="bias_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="weights_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="sum_2_loc_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="20"/>
<pin id="585" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="589" class="1005" name="sum_loc_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="10"/>
<pin id="591" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="595" class="1005" name="trunc_ln_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="62" slack="10"/>
<pin id="597" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="601" class="1005" name="INPUT_r_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="INPUT_r_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln24_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="62" slack="1"/>
<pin id="611" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="BIAS_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="OUTPUT_r_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="trunc_ln24_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="62" slack="11"/>
<pin id="629" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="BIAS_addr_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="11"/>
<pin id="635" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="BIAS_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="OUTPUT_r_addr_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="WEIGHTS_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="BIAS_addr_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="bitcast_ln32_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="663" class="1005" name="WEIGHTS_addr_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="BIAS_addr_1_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_1_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="bitcast_ln32_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="684" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="102" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="106" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="110" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="102" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="112" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="114" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="226"><net_src comp="116" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="231"><net_src comp="110" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="112" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="114" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="240"><net_src comp="116" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="249"><net_src comp="108" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="260"><net_src comp="118" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="270"><net_src comp="263" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="158" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="76" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="78" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="80" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="82" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="84" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="296" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="296" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="90" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="313" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="329" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="92" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="94" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="296" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="96" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="4" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="377" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="74" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="364" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="369" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="98" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="469"><net_src comp="456" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="4" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="447" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="494"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="6" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="296" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="519"><net_src comp="2" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="537"><net_src comp="2" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="543"><net_src comp="267" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="556"><net_src comp="267" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="561"><net_src comp="128" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="568"><net_src comp="140" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="574"><net_src comp="146" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="580"><net_src comp="152" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="586"><net_src comp="132" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="592"><net_src comp="136" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="598"><net_src comp="271" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="604"><net_src comp="285" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="612"><net_src comp="344" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="618"><net_src comp="400" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="624"><net_src comp="425" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="630"><net_src comp="431" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="636"><net_src comp="470" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="642"><net_src comp="495" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="648"><net_src comp="515" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="653"><net_src comp="199" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="661"><net_src comp="526" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="666"><net_src comp="533" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="671"><net_src comp="227" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="679"><net_src comp="549" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {3 4 17 18 19 20 21 22 27 28 29 30 31 32 }
 - Input state : 
	Port: fc6_hls : INPUT_r | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fc6_hls : WEIGHTS | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fc6_hls : BIAS | {3 4 5 6 7 8 9 10 12 13 14 15 16 17 18 19 20 22 }
	Port: fc6_hls : input_r_r | {1 }
	Port: fc6_hls : weights_r | {1 }
	Port: fc6_hls : bias_r | {1 }
	Port: fc6_hls : output_r_r | {1 }
  - Chain level:
	State 1
		sext_ln24 : 1
		INPUT_r_addr : 2
		store_ln18 : 1
	State 2
		icmp_ln18 : 1
		br_ln18 : 2
		shl_ln : 1
		zext_ln24 : 2
		shl_ln24_1 : 1
		zext_ln24_1 : 2
		sub_ln24 : 3
		sext_ln24_3 : 4
		add_ln24 : 5
		trunc_ln24_1 : 6
		add_ln24_1 : 4
		zext_ln24_2 : 5
		add_ln24_2 : 6
		shl_ln1 : 1
		zext_ln32 : 2
		add_ln32 : 3
		trunc_ln1 : 4
		sext_ln32 : 5
		BIAS_addr : 6
		add_ln32_1 : 3
		trunc_ln32_1 : 4
		sext_ln32_1 : 5
		OUTPUT_r_addr : 6
		trunc_ln24_2 : 7
		or_ln32 : 2
		zext_ln32_1 : 2
		add_ln32_2 : 3
		trunc_ln32_2 : 4
		sext_ln32_2 : 5
		BIAS_addr_1 : 6
		add_ln32_3 : 3
		trunc_ln32_3 : 4
		sext_ln32_3 : 5
		OUTPUT_r_addr_1 : 6
		add_ln18 : 1
		store_ln18 : 2
	State 3
		WEIGHTS_addr : 1
		empty_23 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add1 : 1
		WEIGHTS_addr_1 : 1
		empty_25 : 2
	State 14
	State 15
	State 16
	State 17
		write_ln32 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		add15_1 : 1
	State 24
	State 25
	State 26
	State 27
		write_ln32 : 1
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241 |    5    |  1.281  |   715   |   404   |
|          | grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252 |    5    |  1.281  |   715   |   404   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln24_fu_339               |    0    |    0    |    0    |    71   |
|          |               add_ln24_1_fu_354              |    0    |    0    |    0    |    21   |
|          |               add_ln24_2_fu_364              |    0    |    0    |    0    |    71   |
|    add   |                add_ln32_fu_381               |    0    |    0    |    0    |    71   |
|          |               add_ln32_1_fu_406              |    0    |    0    |    0    |    71   |
|          |               add_ln32_2_fu_451              |    0    |    0    |    0    |    71   |
|          |               add_ln32_3_fu_476              |    0    |    0    |    0    |    71   |
|          |                add_ln18_fu_501               |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_263                  |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_681                  |    3    |    0    |   128   |   135   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    sub   |                sub_ln24_fu_329               |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln18_fu_299               |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           output_r_read_read_fu_140          |    0    |    0    |    0    |    0    |
|          |             bias_read_read_fu_146            |    0    |    0    |    0    |    0    |
|   read   |           weights_read_read_fu_152           |    0    |    0    |    0    |    0    |
|          |           input_r_read_read_fu_158           |    0    |    0    |    0    |    0    |
|          |          BIAS_addr_read_read_fu_199          |    0    |    0    |    0    |    0    |
|          |         BIAS_addr_1_read_read_fu_227         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              grp_readreq_fu_164              |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_171              |    0    |    0    |    0    |    0    |
|  readreq |              grp_readreq_fu_178              |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_204              |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_211              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_185             |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_192             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln32_write_fu_218           |    0    |    0    |    0    |    0    |
|          |            write_ln32_write_fu_232           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln_fu_271               |    0    |    0    |    0    |    0    |
|          |              trunc_ln24_1_fu_344             |    0    |    0    |    0    |    0    |
|          |               trunc_ln1_fu_386               |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln32_1_fu_411             |    0    |    0    |    0    |    0    |
|          |              trunc_ln24_2_fu_431             |    0    |    0    |    0    |    0    |
|          |              trunc_ln32_2_fu_456             |    0    |    0    |    0    |    0    |
|          |              trunc_ln32_3_fu_481             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln24_fu_281               |    0    |    0    |    0    |    0    |
|          |              sext_ln24_3_fu_335              |    0    |    0    |    0    |    0    |
|          |               sext_ln32_fu_396               |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln32_1_fu_421              |    0    |    0    |    0    |    0    |
|          |              sext_ln32_2_fu_466              |    0    |    0    |    0    |    0    |
|          |              sext_ln32_3_fu_491              |    0    |    0    |    0    |    0    |
|          |              sext_ln24_1_fu_512              |    0    |    0    |    0    |    0    |
|          |              sext_ln24_2_fu_530              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 shl_ln_fu_305                |    0    |    0    |    0    |    0    |
|bitconcatenate|               shl_ln24_1_fu_317              |    0    |    0    |    0    |    0    |
|          |                shl_ln1_fu_369                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln24_fu_313               |    0    |    0    |    0    |    0    |
|          |              zext_ln24_1_fu_325              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln24_2_fu_360              |    0    |    0    |    0    |    0    |
|          |               zext_ln32_fu_377               |    0    |    0    |    0    |    0    |
|          |              zext_ln32_1_fu_447              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln32_fu_441                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    15   |  2.562  |   1785  |   1648  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|BIAS_addr_1_read_reg_668|   32   |
|   BIAS_addr_1_reg_633  |   32   |
| BIAS_addr_read_reg_650 |   32   |
|    BIAS_addr_reg_615   |   32   |
|  INPUT_r_addr_reg_601  |   32   |
| OUTPUT_r_addr_1_reg_639|   32   |
|  OUTPUT_r_addr_reg_621 |   32   |
| WEIGHTS_addr_1_reg_663 |   32   |
|  WEIGHTS_addr_reg_645  |   32   |
|    bias_read_reg_571   |   64   |
| bitcast_ln32_2_reg_676 |   32   |
|  bitcast_ln32_reg_658  |   32   |
|        n_reg_558       |    4   |
|  output_r_read_reg_565 |   64   |
|         reg_267        |   32   |
|    sum_2_loc_reg_583   |   32   |
|     sum_loc_reg_589    |   32   |
|  trunc_ln24_1_reg_609  |   62   |
|  trunc_ln24_2_reg_627  |   62   |
|    trunc_ln_reg_595    |   62   |
|  weights_read_reg_577  |   64   |
+------------------------+--------+
|          Total         |   830  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_171  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_185 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_192 |  p0  |   2  |   1  |    2   |
|  grp_readreq_fu_204  |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_263      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_263      |  p1  |   4  |  32  |   128  ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   324  ||   2.66  ||    47   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    2   |  1785  |  1648  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   47   |
|  Register |    -   |    -   |   830  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    5   |  2615  |  1695  |
+-----------+--------+--------+--------+--------+
