
Project-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f7c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08008150  08008150  00018150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008228  08008228  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08008228  08008228  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008228  08008228  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008228  08008228  00018228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800822c  0800822c  0001822c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08008230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000079c  20000068  08008298  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000804  08008298  00020804  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091a7  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd1  00000000  00000000  0002923f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000680  00000000  00000000  0002a210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e8  00000000  00000000  0002a890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002193b  00000000  00000000  0002ae78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007596  00000000  00000000  0004c7b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7425  00000000  00000000  00053d49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011b16e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000255c  00000000  00000000  0011b1c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008134 	.word	0x08008134

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08008134 	.word	0x08008134

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8000c2e:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
uint8_t transmit;
uint8_t receive;

double temperature = 0;
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 238c 	strd	r2, r3, [r7, #560]	; 0x230
unsigned int samples = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
const int n_samples = 60;
 8000c42:	233c      	movs	r3, #60	; 0x3c
 8000c44:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228

uint8_t buffer[32]; // for circular buffer
uint8_t buffer2[32]; // for circular buffer
uint8_t received[32]; // for circular buffer

stm = STM32446enable(); // stm object
 8000c48:	4cbb      	ldr	r4, [pc, #748]	; (8000f38 <main+0x310>)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f002 f95f 	bl	8002f10 <STM32446enable>
 8000c52:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000c56:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8000c62:	461a      	mov	r2, r3
 8000c64:	f005 fe00 	bl	8006868 <memcpy>
stm.inic.peripheral();
 8000c68:	4bb3      	ldr	r3, [pc, #716]	; (8000f38 <main+0x310>)
 8000c6a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8000c6e:	4798      	blx	r3
portinic();
 8000c70:	f000 fa0a 	bl	8001088 <portinic>
tim9inic();
 8000c74:	f000 fa2a 	bl	80010cc <tim9inic>

func = FUNCenable();
 8000c78:	4cb0      	ldr	r4, [pc, #704]	; (8000f3c <main+0x314>)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f000 fdc3 	bl	8001808 <FUNCenable>
 8000c82:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000c86:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	461a      	mov	r2, r3
 8000c92:	f005 fde9 	bl	8006868 <memcpy>
PINA = EXPLODEenable();
 8000c96:	4caa      	ldr	r4, [pc, #680]	; (8000f40 <main+0x318>)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 fd20 	bl	80016e0 <EXPLODEenable>
 8000ca0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000ca4:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000cb6:	4ca3      	ldr	r4, [pc, #652]	; (8000f44 <main+0x31c>)
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f000 fd10 	bl	80016e0 <EXPLODEenable>
 8000cc0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000cc4:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000cc8:	461d      	mov	r5, r3
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000cd6:	4c9c      	ldr	r4, [pc, #624]	; (8000f48 <main+0x320>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f000 fd00 	bl	80016e0 <EXPLODEenable>
 8000ce0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000ce4:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000ce8:	461d      	mov	r5, r3
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000cf6:	4c95      	ldr	r4, [pc, #596]	; (8000f4c <main+0x324>)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 fc2b 	bl	800155c <CIRCBUFFenable>
 8000d06:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000d0a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
circ2 = CIRCBUFFenable(32, buffer2);
 8000d1c:	4c8c      	ldr	r4, [pc, #560]	; (8000f50 <main+0x328>)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8000d24:	2120      	movs	r1, #32
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fc18 	bl	800155c <CIRCBUFFenable>
 8000d2c:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000d30:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000d34:	461d      	mov	r5, r3
 8000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	6023      	str	r3, [r4, #0]

count1 = 0;
 8000d42:	4b84      	ldr	r3, [pc, #528]	; (8000f54 <main+0x32c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000d48:	4b83      	ldr	r3, [pc, #524]	; (8000f58 <main+0x330>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000d4e:	4b83      	ldr	r3, [pc, #524]	; (8000f5c <main+0x334>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000d54:	4b78      	ldr	r3, [pc, #480]	; (8000f38 <main+0x310>)
 8000d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4b77      	ldr	r3, [pc, #476]	; (8000f38 <main+0x310>)
 8000d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d5e:	f103 0214 	add.w	r2, r3, #20
 8000d62:	4c7f      	ldr	r4, [pc, #508]	; (8000f60 <main+0x338>)
 8000d64:	4638      	mov	r0, r7
 8000d66:	2300      	movs	r3, #0
 8000d68:	9301      	str	r3, [sp, #4]
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2302      	movs	r3, #2
 8000d70:	f000 fad8 	bl	8001324 <HC595enable>
 8000d74:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000d78:	f5a3 7210 	sub.w	r2, r3, #576	; 0x240
 8000d7c:	4623      	mov	r3, r4
 8000d7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d80:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000d84:	4b6c      	ldr	r3, [pc, #432]	; (8000f38 <main+0x310>)
 8000d86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d88:	4c76      	ldr	r4, [pc, #472]	; (8000f64 <main+0x33c>)
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fc68 	bl	8002664 <LCD0enable>
 8000d94:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000d98:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000d9c:	461d      	mov	r5, r3
 8000d9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000daa:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000dae:	4b62      	ldr	r3, [pc, #392]	; (8000f38 <main+0x310>)
 8000db0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000db4:	4798      	blx	r3
stm.adc1.single.temp();
 8000db6:	4b60      	ldr	r3, [pc, #384]	; (8000f38 <main+0x310>)
 8000db8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dbc:	4798      	blx	r3
stm.adc1.single.start();
 8000dbe:	4b5e      	ldr	r3, [pc, #376]	; (8000f38 <main+0x310>)
 8000dc0:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8000dc4:	4798      	blx	r3

stm.usart1.inic(8, 16, 1, 115200);
 8000dc6:	4b5c      	ldr	r3, [pc, #368]	; (8000f38 <main+0x310>)
 8000dc8:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8000dcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dd0:	ed9f 0b53 	vldr	d0, [pc, #332]	; 8000f20 <main+0x2f8>
 8000dd4:	2110      	movs	r1, #16
 8000dd6:	2008      	movs	r0, #8
 8000dd8:	4798      	blx	r3
stm.usart1.transmit();
 8000dda:	4b57      	ldr	r3, [pc, #348]	; (8000f38 <main+0x310>)
 8000ddc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8000de0:	4798      	blx	r3
stm.usart1.receive();
 8000de2:	4b55      	ldr	r3, [pc, #340]	; (8000f38 <main+0x310>)
 8000de4:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8000de8:	4798      	blx	r3

/***************************** TEST STUFF START *******************************/
/*****************************  TEST STUFF END  *******************************/

for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
{// COMMON
zone = workspace & 7;
 8000df6:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224

if(zone == 0)
 8000e02:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d11b      	bne.n	8000e42 <main+0x21a>
{// PREAMBLE PREAMBLE COMMON

	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000e0a:	4b4d      	ldr	r3, [pc, #308]	; (8000f40 <main+0x318>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4a4a      	ldr	r2, [pc, #296]	; (8000f38 <main+0x310>)
 8000e10:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e12:	6912      	ldr	r2, [r2, #16]
 8000e14:	4611      	mov	r1, r2
 8000e16:	484a      	ldr	r0, [pc, #296]	; (8000f40 <main+0x318>)
 8000e18:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000e1a:	4b4a      	ldr	r3, [pc, #296]	; (8000f44 <main+0x31c>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	4a46      	ldr	r2, [pc, #280]	; (8000f38 <main+0x310>)
 8000e20:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000e22:	6912      	ldr	r2, [r2, #16]
 8000e24:	4611      	mov	r1, r2
 8000e26:	4847      	ldr	r0, [pc, #284]	; (8000f44 <main+0x31c>)
 8000e28:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000e2a:	4b47      	ldr	r3, [pc, #284]	; (8000f48 <main+0x320>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a42      	ldr	r2, [pc, #264]	; (8000f38 <main+0x310>)
 8000e30:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000e32:	6912      	ldr	r2, [r2, #16]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4844      	ldr	r0, [pc, #272]	; (8000f48 <main+0x320>)
 8000e38:	4798      	blx	r3
	lcd.reboot();
 8000e3a:	4b4a      	ldr	r3, [pc, #296]	; (8000f64 <main+0x33c>)
 8000e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3e:	4798      	blx	r3
	// Detect for all workspaces only once

	continue;
 8000e40:	e114      	b.n	800106c <main+0x444>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 8000e42:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	f000 8107 	beq.w	800105a <main+0x432>

	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8000e4c:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	f040 808d 	bne.w	8000f70 <main+0x348>
{// workspace 2 ADC1 TEMPERATURE

	lcd.gotoxy(1,0);
 8000e56:	4b43      	ldr	r3, [pc, #268]	; (8000f64 <main+0x33c>)
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	4798      	blx	r3
	if(samples < n_samples){
 8000e60:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8000e64:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d217      	bcs.n	8000e9c <main+0x274>
		temperature += stm.adc1.single.read();
 8000e6c:	4b32      	ldr	r3, [pc, #200]	; (8000f38 <main+0x310>)
 8000e6e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000e72:	4798      	blx	r3
 8000e74:	ec53 2b10 	vmov	r2, r3, d0
 8000e78:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 8000e7c:	f7ff fa26 	bl	80002cc <__adddf3>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	e9c7 238c 	strd	r2, r3, [r7, #560]	; 0x230
		stm.adc1.single.restart();
 8000e88:	4b2b      	ldr	r3, [pc, #172]	; (8000f38 <main+0x310>)
 8000e8a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000e8e:	4798      	blx	r3
		samples++;
 8000e90:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8000e94:	3301      	adds	r3, #1
 8000e96:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	}

	continue;
 8000e9a:	e0e7      	b.n	800106c <main+0x444>
		temperature /= n_samples;
 8000e9c:	f8d7 0228 	ldr.w	r0, [r7, #552]	; 0x228
 8000ea0:	f7ff fb60 	bl	8000564 <__aeabi_i2d>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	460b      	mov	r3, r1
 8000ea8:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 8000eac:	f7ff fcee 	bl	800088c <__aeabi_ddiv>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	e9c7 238c 	strd	r2, r3, [r7, #560]	; 0x230
		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000eb8:	a31b      	add	r3, pc, #108	; (adr r3, 8000f28 <main+0x300>)
 8000eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ebe:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 8000ec2:	f7ff fce3 	bl	800088c <__aeabi_ddiv>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	460b      	mov	r3, r1
 8000eca:	4610      	mov	r0, r2
 8000ecc:	4619      	mov	r1, r3
 8000ece:	a318      	add	r3, pc, #96	; (adr r3, 8000f30 <main+0x308>)
 8000ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed4:	f7ff f9f8 	bl	80002c8 <__aeabi_dsub>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	460b      	mov	r3, r1
 8000edc:	4610      	mov	r0, r2
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f04f 0200 	mov.w	r2, #0
 8000ee4:	4b20      	ldr	r3, [pc, #128]	; (8000f68 <main+0x340>)
 8000ee6:	f7ff f9f1 	bl	80002cc <__adddf3>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	e9c7 238c 	strd	r2, r3, [r7, #560]	; 0x230
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8000ef2:	4b1c      	ldr	r3, [pc, #112]	; (8000f64 <main+0x33c>)
 8000ef4:	699c      	ldr	r4, [r3, #24]
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <main+0x314>)
 8000ef8:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8000efc:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	; 0x230
 8000f00:	f7ff fe72 	bl	8000be8 <__aeabi_d2uiz>
 8000f04:	4603      	mov	r3, r0
 8000f06:	22df      	movs	r2, #223	; 0xdf
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4818      	ldr	r0, [pc, #96]	; (8000f6c <main+0x344>)
 8000f0c:	47a8      	blx	r5
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2106      	movs	r1, #6
 8000f12:	4618      	mov	r0, r3
 8000f14:	47a0      	blx	r4
		samples=0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	continue;
 8000f1c:	e0a6      	b.n	800106c <main+0x444>
 8000f1e:	bf00      	nop
 8000f20:	00000000 	.word	0x00000000
 8000f24:	3ff00000 	.word	0x3ff00000
 8000f28:	cccccccd 	.word	0xcccccccd
 8000f2c:	4008cccc 	.word	0x4008cccc
 8000f30:	c6318c63 	.word	0xc6318c63
 8000f34:	40730318 	.word	0x40730318
 8000f38:	20000084 	.word	0x20000084
 8000f3c:	20000240 	.word	0x20000240
 8000f40:	200002d0 	.word	0x200002d0
 8000f44:	200002ec 	.word	0x200002ec
 8000f48:	20000308 	.word	0x20000308
 8000f4c:	2000035c 	.word	0x2000035c
 8000f50:	20000380 	.word	0x20000380
 8000f54:	200003a4 	.word	0x200003a4
 8000f58:	200003a6 	.word	0x200003a6
 8000f5c:	200003a8 	.word	0x200003a8
 8000f60:	20000324 	.word	0x20000324
 8000f64:	20000330 	.word	0x20000330
 8000f68:	40390000 	.word	0x40390000
 8000f6c:	08008150 	.word	0x08008150
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8000f70:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d160      	bne.n	800103a <main+0x412>
{// workspace 3 USART1 TX RX

	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 8000f78:	4b3f      	ldr	r3, [pc, #252]	; (8001078 <main+0x450>)
 8000f7a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d010      	beq.n	8000faa <main+0x382>

		transmit = circ.get(&circ);
 8000f88:	4b3c      	ldr	r3, [pc, #240]	; (800107c <main+0x454>)
 8000f8a:	695b      	ldr	r3, [r3, #20]
 8000f8c:	483b      	ldr	r0, [pc, #236]	; (800107c <main+0x454>)
 8000f8e:	4798      	blx	r3
 8000f90:	4603      	mov	r3, r0
 8000f92:	f887 3223 	strb.w	r3, [r7, #547]	; 0x223
		if(transmit)
 8000f96:	f897 3223 	ldrb.w	r3, [r7, #547]	; 0x223
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <main+0x382>
			stm.usart1.reg->DR = transmit;
 8000f9e:	4b36      	ldr	r3, [pc, #216]	; (8001078 <main+0x450>)
 8000fa0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000fa4:	f897 2223 	ldrb.w	r2, [r7, #547]	; 0x223
 8000fa8:	605a      	str	r2, [r3, #4]

	}

	if(stm.usart1.reg->SR & (1 << 5)){ // RXNE: Read data register not empty
 8000faa:	4b33      	ldr	r3, [pc, #204]	; (8001078 <main+0x450>)
 8000fac:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0320 	and.w	r3, r3, #32
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d051      	beq.n	800105e <main+0x436>
		receive = stm.usart1.reg->DR;
 8000fba:	4b2f      	ldr	r3, [pc, #188]	; (8001078 <main+0x450>)
 8000fbc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f887 3222 	strb.w	r3, [r7, #546]	; 0x222
		if(receive){
 8000fc6:	f897 3222 	ldrb.w	r3, [r7, #546]	; 0x222
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d02a      	beq.n	8001024 <main+0x3fc>
			circ2.put(&circ2, receive);
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <main+0x458>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	f897 2222 	ldrb.w	r2, [r7, #546]	; 0x222
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4829      	ldr	r0, [pc, #164]	; (8001080 <main+0x458>)
 8000fda:	4798      	blx	r3

			if(receive == 13 ){
 8000fdc:	f897 3222 	ldrb.w	r3, [r7, #546]	; 0x222
 8000fe0:	2b0d      	cmp	r3, #13
 8000fe2:	d11f      	bne.n	8001024 <main+0x3fc>
				circ2.getstr(&circ2, received);
 8000fe4:	4b26      	ldr	r3, [pc, #152]	; (8001080 <main+0x458>)
 8000fe6:	6a1b      	ldr	r3, [r3, #32]
 8000fe8:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8000fec:	4611      	mov	r1, r2
 8000fee:	4824      	ldr	r0, [pc, #144]	; (8001080 <main+0x458>)
 8000ff0:	4798      	blx	r3
				lcd.gotoxy(1,6);
 8000ff2:	4b24      	ldr	r3, [pc, #144]	; (8001084 <main+0x45c>)
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	2106      	movs	r1, #6
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	4798      	blx	r3
				received[strlen((char*)received)-1] = '\0'; //remove enter key [13]
 8000ffc:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff f905 	bl	8000210 <strlen>
 8001006:	4603      	mov	r3, r0
 8001008:	3b01      	subs	r3, #1
 800100a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800100e:	443b      	add	r3, r7
 8001010:	2200      	movs	r2, #0
 8001012:	f803 2c80 	strb.w	r2, [r3, #-128]
				lcd.string_size((char*)received, 14);
 8001016:	4b1b      	ldr	r3, [pc, #108]	; (8001084 <main+0x45c>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 800101e:	210e      	movs	r1, #14
 8001020:	4610      	mov	r0, r2
 8001022:	4798      	blx	r3
			}

		}
		stm.usart1.reg->SR &=  ~(1 << 5);
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <main+0x450>)
 8001026:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <main+0x450>)
 800102e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8001032:	f022 0220 	bic.w	r2, r2, #32
 8001036:	601a      	str	r2, [r3, #0]
	}

	continue;
 8001038:	e011      	b.n	800105e <main+0x436>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 800103a:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800103e:	2b04      	cmp	r3, #4
 8001040:	d00f      	beq.n	8001062 <main+0x43a>
{// workspace 4
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 8001042:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8001046:	2b05      	cmp	r3, #5
 8001048:	d00d      	beq.n	8001066 <main+0x43e>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 800104a:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800104e:	2b06      	cmp	r3, #6
 8001050:	d00b      	beq.n	800106a <main+0x442>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 8001052:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8001056:	2b07      	cmp	r3, #7
 8001058:	e008      	b.n	800106c <main+0x444>
	continue;
 800105a:	bf00      	nop
 800105c:	e006      	b.n	800106c <main+0x444>
	continue;
 800105e:	bf00      	nop
 8001060:	e004      	b.n	800106c <main+0x444>
	continue;
 8001062:	bf00      	nop
 8001064:	e002      	b.n	800106c <main+0x444>
	continue;
 8001066:	bf00      	nop
 8001068:	e000      	b.n	800106c <main+0x444>
	continue;
 800106a:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 800106c:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8001070:	3301      	adds	r3, #1
 8001072:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
zone = workspace & 7;
 8001076:	e6be      	b.n	8000df6 <main+0x1ce>
 8001078:	20000084 	.word	0x20000084
 800107c:	2000035c 	.word	0x2000035c
 8001080:	20000380 	.word	0x20000380
 8001084:	20000330 	.word	0x20000330

08001088 <portinic>:
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/

void portinic(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <portinic+0x40>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001092:	4b0d      	ldr	r3, [pc, #52]	; (80010c8 <portinic+0x40>)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	f042 0207 	orr.w	r2, r2, #7
 800109a:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <portinic+0x40>)
 800109e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a0:	2105      	movs	r1, #5
 80010a2:	2001      	movs	r0, #1
 80010a4:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <portinic+0x40>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010aa:	2105      	movs	r1, #5
 80010ac:	2000      	movs	r0, #0
 80010ae:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <portinic+0x40>)
 80010b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010b4:	210d      	movs	r1, #13
 80010b6:	2000      	movs	r0, #0
 80010b8:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 80010ba:	4b03      	ldr	r3, [pc, #12]	; (80010c8 <portinic+0x40>)
 80010bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80010be:	210d      	movs	r1, #13
 80010c0:	2001      	movs	r0, #1
 80010c2:	4798      	blx	r3
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000084 	.word	0x20000084

080010cc <tim9inic>:

/******************************************************************************/

void tim9inic(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 80010d0:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <tim9inic+0x7c>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010d6:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <tim9inic+0x7c>)
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010de:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 80010e0:	4b19      	ldr	r3, [pc, #100]	; (8001148 <tim9inic+0x7c>)
 80010e2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <tim9inic+0x7c>)
 80010ea:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80010ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80010f2:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <tim9inic+0x7c>)
 80010f6:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80010fa:	f24b 12df 	movw	r2, #45535	; 0xb1df
 80010fe:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 8001100:	4b11      	ldr	r3, [pc, #68]	; (8001148 <tim9inic+0x7c>)
 8001102:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001106:	f641 526a 	movw	r2, #7530	; 0x1d6a
 800110a:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 800110c:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <tim9inic+0x7c>)
 800110e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001112:	2214      	movs	r2, #20
 8001114:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <tim9inic+0x7c>)
 8001118:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <tim9inic+0x7c>)
 8001120:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001124:	f042 0203 	orr.w	r2, r2, #3
 8001128:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 800112a:	4b07      	ldr	r3, [pc, #28]	; (8001148 <tim9inic+0x7c>)
 800112c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <tim9inic+0x7c>)
 8001134:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001138:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 800113c:	601a      	str	r2, [r3, #0]
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	20000084 	.word	0x20000084

0800114c <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001150:	4b36      	ldr	r3, [pc, #216]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001152:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d050      	beq.n	8001202 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001160:	4b32      	ldr	r3, [pc, #200]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001162:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001166:	691a      	ldr	r2, [r3, #16]
 8001168:	4b30      	ldr	r3, [pc, #192]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 800116a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	611a      	str	r2, [r3, #16]

		if(dir){
 8001174:	4b2e      	ldr	r3, [pc, #184]	; (8001230 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d01e      	beq.n	80011ba <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 800117e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001180:	2020      	movs	r0, #32
 8001182:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001184:	4b2b      	ldr	r3, [pc, #172]	; (8001234 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4a2b      	ldr	r2, [pc, #172]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800118a:	f992 1000 	ldrsb.w	r1, [r2]
 800118e:	b2ca      	uxtb	r2, r1
 8001190:	3a01      	subs	r2, #1
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	b250      	sxtb	r0, r2
 8001196:	4a28      	ldr	r2, [pc, #160]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001198:	7010      	strb	r0, [r2, #0]
 800119a:	2201      	movs	r2, #1
 800119c:	408a      	lsls	r2, r1
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	43d2      	mvns	r2, r2
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	4610      	mov	r0, r2
 80011a6:	4798      	blx	r3
			if(count1 < 0)
 80011a8:	4b23      	ldr	r3, [pc, #140]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80011aa:	f993 3000 	ldrsb.w	r3, [r3]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da21      	bge.n	80011f6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
 80011b8:	e01d      	b.n	80011f6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80011bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011be:	2020      	movs	r0, #32
 80011c0:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 80011c2:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	4a1c      	ldr	r2, [pc, #112]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80011c8:	f992 1000 	ldrsb.w	r1, [r2]
 80011cc:	b2ca      	uxtb	r2, r1
 80011ce:	3201      	adds	r2, #1
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	b250      	sxtb	r0, r2
 80011d4:	4a18      	ldr	r2, [pc, #96]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80011d6:	7010      	strb	r0, [r2, #0]
 80011d8:	2201      	movs	r2, #1
 80011da:	408a      	lsls	r2, r1
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	43d2      	mvns	r2, r2
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	4610      	mov	r0, r2
 80011e4:	4798      	blx	r3
			if(count1 > 7)
 80011e6:	4b14      	ldr	r3, [pc, #80]	; (8001238 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80011e8:	f993 3000 	ldrsb.w	r3, [r3]
 80011ec:	2b07      	cmp	r3, #7
 80011ee:	dd02      	ble.n	80011f6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	3301      	adds	r3, #1
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001200:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001204:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001208:	691b      	ldr	r3, [r3, #16]
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d009      	beq.n	8001226 <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001214:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001218:	691a      	ldr	r2, [r3, #16]
 800121a:	4b04      	ldr	r3, [pc, #16]	; (800122c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 800121c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8001220:	f022 0202 	bic.w	r2, r2, #2
 8001224:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000084 	.word	0x20000084
 8001230:	200003a8 	.word	0x200003a8
 8001234:	20000324 	.word	0x20000324
 8001238:	200003a4 	.word	0x200003a4
 800123c:	200003a6 	.word	0x200003a6

08001240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001248:	4a14      	ldr	r2, [pc, #80]	; (800129c <_sbrk+0x5c>)
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <_sbrk+0x60>)
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001254:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <_sbrk+0x64>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d102      	bne.n	8001262 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800125c:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <_sbrk+0x64>)
 800125e:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <_sbrk+0x68>)
 8001260:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <_sbrk+0x64>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	429a      	cmp	r2, r3
 800126e:	d207      	bcs.n	8001280 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001270:	f005 fad0 	bl	8006814 <__errno>
 8001274:	4603      	mov	r3, r0
 8001276:	220c      	movs	r2, #12
 8001278:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
 800127e:	e009      	b.n	8001294 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001280:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <_sbrk+0x64>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001286:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <_sbrk+0x64>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4413      	add	r3, r2
 800128e:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <_sbrk+0x64>)
 8001290:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001292:	68fb      	ldr	r3, [r7, #12]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20020000 	.word	0x20020000
 80012a0:	00000400 	.word	0x00000400
 80012a4:	200003ac 	.word	0x200003ac
 80012a8:	20000808 	.word	0x20000808

080012ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <SystemInit+0x20>)
 80012b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <SystemInit+0x20>)
 80012b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001308 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012d4:	480d      	ldr	r0, [pc, #52]	; (800130c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012d6:	490e      	ldr	r1, [pc, #56]	; (8001310 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012d8:	4a0e      	ldr	r2, [pc, #56]	; (8001314 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0b      	ldr	r2, [pc, #44]	; (8001318 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012ec:	4c0b      	ldr	r4, [pc, #44]	; (800131c <LoopFillZerobss+0x26>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012fa:	f7ff ffd7 	bl	80012ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fe:	f005 fa8f 	bl	8006820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001302:	f7ff fc91 	bl	8000c28 <main>
  bx  lr    
 8001306:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001308:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800130c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001310:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001314:	08008230 	.word	0x08008230
  ldr r2, =_sbss
 8001318:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800131c:	20000804 	.word	0x20000804

08001320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001320:	e7fe      	b.n	8001320 <ADC_IRQHandler>
	...

08001324 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001324:	b490      	push	{r4, r7}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001332:	4a38      	ldr	r2, [pc, #224]	; (8001414 <HC595enable+0xf0>)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001338:	4a37      	ldr	r2, [pc, #220]	; (8001418 <HC595enable+0xf4>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 800133e:	4a37      	ldr	r2, [pc, #220]	; (800141c <HC595enable+0xf8>)
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001344:	4a36      	ldr	r2, [pc, #216]	; (8001420 <HC595enable+0xfc>)
 8001346:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800134a:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 800134c:	4a35      	ldr	r2, [pc, #212]	; (8001424 <HC595enable+0x100>)
 800134e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001352:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001354:	4b2f      	ldr	r3, [pc, #188]	; (8001414 <HC595enable+0xf0>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	78fb      	ldrb	r3, [r7, #3]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	2103      	movs	r1, #3
 8001360:	4099      	lsls	r1, r3
 8001362:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	2003      	movs	r0, #3
 800136a:	fa00 f303 	lsl.w	r3, r0, r3
 800136e:	4319      	orrs	r1, r3
 8001370:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	2003      	movs	r0, #3
 8001378:	fa00 f303 	lsl.w	r3, r0, r3
 800137c:	430b      	orrs	r3, r1
 800137e:	43db      	mvns	r3, r3
 8001380:	4619      	mov	r1, r3
 8001382:	4b24      	ldr	r3, [pc, #144]	; (8001414 <HC595enable+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	400a      	ands	r2, r1
 8001388:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 800138a:	4b22      	ldr	r3, [pc, #136]	; (8001414 <HC595enable+0xf0>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	2101      	movs	r1, #1
 8001396:	4099      	lsls	r1, r3
 8001398:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	2001      	movs	r0, #1
 80013a0:	fa00 f303 	lsl.w	r3, r0, r3
 80013a4:	4319      	orrs	r1, r3
 80013a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	2001      	movs	r0, #1
 80013ae:	fa00 f303 	lsl.w	r3, r0, r3
 80013b2:	430b      	orrs	r3, r1
 80013b4:	4619      	mov	r1, r3
 80013b6:	4b17      	ldr	r3, [pc, #92]	; (8001414 <HC595enable+0xf0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <HC595enable+0xf4>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	78fb      	ldrb	r3, [r7, #3]
 80013c6:	2101      	movs	r1, #1
 80013c8:	4099      	lsls	r1, r3
 80013ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013ce:	2001      	movs	r0, #1
 80013d0:	fa00 f303 	lsl.w	r3, r0, r3
 80013d4:	4319      	orrs	r1, r3
 80013d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013da:	2001      	movs	r0, #1
 80013dc:	fa00 f303 	lsl.w	r3, r0, r3
 80013e0:	430b      	orrs	r3, r1
 80013e2:	43db      	mvns	r3, r3
 80013e4:	4619      	mov	r1, r3
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <HC595enable+0xf4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	400a      	ands	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <HC595enable+0x104>)
 80013f0:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <HC595enable+0x108>)
 80013f4:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <HC595enable+0x10c>)
 80013f8:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	461c      	mov	r4, r3
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001406:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	3720      	adds	r7, #32
 800140e:	46bd      	mov	sp, r7
 8001410:	bc90      	pop	{r4, r7}
 8001412:	4770      	bx	lr
 8001414:	200003b0 	.word	0x200003b0
 8001418:	200003b4 	.word	0x200003b4
 800141c:	200003b8 	.word	0x200003b8
 8001420:	200003b9 	.word	0x200003b9
 8001424:	200003ba 	.word	0x200003ba
 8001428:	08001435 	.word	0x08001435
 800142c:	080014cd 	.word	0x080014cd
 8001430:	08001511 	.word	0x08001511

08001434 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
	if (bool)
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d00d      	beq.n	8001460 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <HC595_shift_bit+0x90>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	4619      	mov	r1, r3
 8001450:	2301      	movs	r3, #1
 8001452:	408b      	lsls	r3, r1
 8001454:	4619      	mov	r1, r3
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	e00d      	b.n	800147c <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8001460:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HC595_shift_bit+0x90>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	4619      	mov	r1, r3
 800146c:	2301      	movs	r3, #1
 800146e:	408b      	lsls	r3, r1
 8001470:	43db      	mvns	r3, r3
 8001472:	4619      	mov	r1, r3
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	400a      	ands	r2, r1
 800147a:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 800147c:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <HC595_shift_bit+0x8c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <HC595_shift_bit+0x94>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	4619      	mov	r1, r3
 8001488:	2301      	movs	r3, #1
 800148a:	408b      	lsls	r3, r1
 800148c:	4619      	mov	r1, r3
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	430a      	orrs	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 8001496:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <HC595_shift_bit+0x8c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <HC595_shift_bit+0x94>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	2301      	movs	r3, #1
 80014a4:	408b      	lsls	r3, r1
 80014a6:	43db      	mvns	r3, r3
 80014a8:	4619      	mov	r1, r3
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HC595_shift_bit+0x8c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	400a      	ands	r2, r1
 80014b0:	601a      	str	r2, [r3, #0]
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	200003b4 	.word	0x200003b4
 80014c4:	200003b8 	.word	0x200003b8
 80014c8:	200003b9 	.word	0x200003b9

080014cc <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	73fb      	strb	r3, [r7, #15]
 80014da:	e00f      	b.n	80014fc <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	2201      	movs	r2, #1
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	b25a      	sxtb	r2, r3
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	4013      	ands	r3, r2
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff9f 	bl	8001434 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	3301      	adds	r3, #1
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	2b07      	cmp	r3, #7
 8001500:	d9ec      	bls.n	80014dc <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001502:	f000 f805 	bl	8001510 <HC595_shift_out>
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HC595_shift_out+0x44>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <HC595_shift_out+0x48>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	4619      	mov	r1, r3
 8001520:	2301      	movs	r3, #1
 8001522:	408b      	lsls	r3, r1
 8001524:	4619      	mov	r1, r3
 8001526:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <HC595_shift_out+0x44>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	430a      	orrs	r2, r1
 800152c:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HC595_shift_out+0x44>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HC595_shift_out+0x48>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	2301      	movs	r3, #1
 800153c:	408b      	lsls	r3, r1
 800153e:	43db      	mvns	r3, r3
 8001540:	4619      	mov	r1, r3
 8001542:	4b04      	ldr	r3, [pc, #16]	; (8001554 <HC595_shift_out+0x44>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	400a      	ands	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	200003b4 	.word	0x200003b4
 8001558:	200003ba 	.word	0x200003ba

0800155c <CIRCBUFFenable>:
void CIRC_freset(void);
void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 800155c:	b4b0      	push	{r4, r5, r7}
 800155e:	b08f      	sub	sp, #60	; 0x3c
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	460b      	mov	r3, r1
 8001566:	607a      	str	r2, [r7, #4]
 8001568:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <CIRCBUFFenable+0x5c>)
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	61bb      	str	r3, [r7, #24]
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 8001580:	7afb      	ldrb	r3, [r7, #11]
 8001582:	3b01      	subs	r3, #1
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	4413      	add	r3, r2
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 800158a:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <CIRCBUFFenable+0x60>)
 800158c:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 800158e:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <CIRCBUFFenable+0x64>)
 8001590:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.putstr = CIRC_putstr;
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <CIRCBUFFenable+0x68>)
 8001594:	633b      	str	r3, [r7, #48]	; 0x30
	circ.getstr = CIRC_getstr;
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <CIRCBUFFenable+0x6c>)
 8001598:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	461d      	mov	r5, r3
 800159e:	f107 0414 	add.w	r4, r7, #20
 80015a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015aa:	6823      	ldr	r3, [r4, #0]
 80015ac:	602b      	str	r3, [r5, #0]
}
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	373c      	adds	r7, #60	; 0x3c
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bcb0      	pop	{r4, r5, r7}
 80015b6:	4770      	bx	lr
 80015b8:	200003bb 	.word	0x200003bb
 80015bc:	080015cd 	.word	0x080015cd
 80015c0:	0800161f 	.word	0x0800161f
 80015c4:	0800166b 	.word	0x0800166b
 80015c8:	080016ab 	.word	0x080016ab

080015cc <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d103      	bne.n	80015ec <CIRC_get+0x20>
		next = circ->orig;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	e002      	b.n	80015f2 <CIRC_get+0x26>
	}else{
		next = tail + 1;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	3301      	adds	r3, #1
 80015f0:	60bb      	str	r3, [r7, #8]
	}

	if( tail == circ->head ){
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d103      	bne.n	8001604 <CIRC_get+0x38>
		*tail = 0; // flag null
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e004      	b.n	800160e <CIRC_get+0x42>
	}else{
		circ->tail = next;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	601a      	str	r2, [r3, #0]
		tail = next;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	781b      	ldrb	r3, [r3, #0]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	68ba      	ldr	r2, [r7, #8]
 8001636:	429a      	cmp	r2, r3
 8001638:	d103      	bne.n	8001642 <CIRC_put+0x24>
		next = circ->orig;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e002      	b.n	8001648 <CIRC_put+0x2a>
	}else{
		next = head + 1;
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	3301      	adds	r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	429a      	cmp	r2, r3
 8001650:	d005      	beq.n	800165e <CIRC_put+0x40>
		;
	}else{
		*next = data;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	78fa      	ldrb	r2, [r7, #3]
 8001656:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	605a      	str	r2, [r3, #4]
	}
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <CIRC_putstr>:

void CIRC_putstr(struct circ_buf_template* circ, const char* str){
 800166a:	b590      	push	{r4, r7, lr}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; ){
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	e00a      	b.n	8001690 <CIRC_putstr+0x26>
		CIRC_put(circ, str[i++]);
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	73fa      	strb	r2, [r7, #15]
 8001680:	461a      	mov	r2, r3
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	4413      	add	r3, r2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	4619      	mov	r1, r3
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffc7 	bl	800161e <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; ){
 8001690:	7bfc      	ldrb	r4, [r7, #15]
 8001692:	6838      	ldr	r0, [r7, #0]
 8001694:	f7fe fdbc 	bl	8000210 <strlen>
 8001698:	4603      	mov	r3, r0
 800169a:	3301      	adds	r3, #1
 800169c:	429c      	cmp	r4, r3
 800169e:	d3ec      	bcc.n	800167a <CIRC_putstr+0x10>
	}
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd90      	pop	{r4, r7, pc}

080016aa <CIRC_getstr>:

void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str){
 80016aa:	b590      	push	{r4, r7, lr}
 80016ac:	b085      	sub	sp, #20
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; (str[i++] = CIRC_get(circ))  ; );
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	bf00      	nop
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	73fa      	strb	r2, [r7, #15]
 80016c0:	461a      	mov	r2, r3
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	189c      	adds	r4, r3, r2
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ff80 	bl	80015cc <CIRC_get>
 80016cc:	4603      	mov	r3, r0
 80016ce:	7023      	strb	r3, [r4, #0]
 80016d0:	7823      	ldrb	r3, [r4, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f1      	bne.n	80016ba <CIRC_getstr+0x10>
}
 80016d6:	bf00      	nop
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd90      	pop	{r4, r7, pc}

080016e0 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 80016e0:	b4b0      	push	{r4, r5, r7}
 80016e2:	b08b      	sub	sp, #44	; 0x2c
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 80016f0:	4b08      	ldr	r3, [pc, #32]	; (8001714 <EXPLODEenable+0x34>)
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	461d      	mov	r5, r3
 80016f8:	f107 040c 	add.w	r4, r7, #12
 80016fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001700:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001704:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	372c      	adds	r7, #44	; 0x2c
 800170c:	46bd      	mov	sp, r7
 800170e:	bcb0      	pop	{r4, r5, r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	08001719 	.word	0x08001719

08001718 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	601a      	str	r2, [r3, #0]
	self->XF = x;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 f819 	bl	8001768 <EXPLODEhh>
 8001736:	4602      	mov	r2, r0
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f000 f824 	bl	800178a <EXPLODEll>
 8001742:	4602      	mov	r2, r0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f830 	bl	80017ae <EXPLODElh>
 800174e:	4602      	mov	r2, r0
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 f840 	bl	80017da <EXPLODEhl>
 800175a:	4602      	mov	r2, r0
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	615a      	str	r2, [r3, #20]
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4013      	ands	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
	return i;
 800177c:	68fb      	ldr	r3, [r7, #12]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 800178a:	b480      	push	{r7}
 800178c:	b085      	sub	sp, #20
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4313      	orrs	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
	return ~i;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	43db      	mvns	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b085      	sub	sp, #20
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4053      	eors	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	4013      	ands	r3, r2
 80017ca:	60fb      	str	r3, [r7, #12]
	return i;
 80017cc:	68fb      	ldr	r3, [r7, #12]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 80017da:	b480      	push	{r7}
 80017dc:	b085      	sub	sp, #20
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4053      	eors	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	4013      	ands	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]
	return i;
 80017f8:	68fb      	ldr	r3, [r7, #12]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b0a6      	sub	sp, #152	; 0x98
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 8001810:	4b2e      	ldr	r3, [pc, #184]	; (80018cc <FUNCenable+0xc4>)
 8001812:	2200      	movs	r2, #0
 8001814:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 8001818:	4b2d      	ldr	r3, [pc, #180]	; (80018d0 <FUNCenable+0xc8>)
 800181a:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 800181c:	4b2d      	ldr	r3, [pc, #180]	; (80018d4 <FUNCenable+0xcc>)
 800181e:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 8001820:	4b2d      	ldr	r3, [pc, #180]	; (80018d8 <FUNCenable+0xd0>)
 8001822:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 8001824:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <FUNCenable+0xd4>)
 8001826:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 8001828:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <FUNCenable+0xd8>)
 800182a:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 800182c:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <FUNCenable+0xdc>)
 800182e:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 8001830:	4b2d      	ldr	r3, [pc, #180]	; (80018e8 <FUNCenable+0xe0>)
 8001832:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <FUNCenable+0xe4>)
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <FUNCenable+0xe8>)
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 800183c:	4b2d      	ldr	r3, [pc, #180]	; (80018f4 <FUNCenable+0xec>)
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 8001840:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <FUNCenable+0xf0>)
 8001842:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 8001844:	4b2d      	ldr	r3, [pc, #180]	; (80018fc <FUNCenable+0xf4>)
 8001846:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 8001848:	4b2d      	ldr	r3, [pc, #180]	; (8001900 <FUNCenable+0xf8>)
 800184a:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 800184c:	4b2d      	ldr	r3, [pc, #180]	; (8001904 <FUNCenable+0xfc>)
 800184e:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <FUNCenable+0x100>)
 8001852:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 8001854:	4b2d      	ldr	r3, [pc, #180]	; (800190c <FUNCenable+0x104>)
 8001856:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 8001858:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <FUNCenable+0x108>)
 800185a:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 800185c:	4b2d      	ldr	r3, [pc, #180]	; (8001914 <FUNCenable+0x10c>)
 800185e:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <FUNCenable+0x110>)
 8001862:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 8001864:	4b2d      	ldr	r3, [pc, #180]	; (800191c <FUNCenable+0x114>)
 8001866:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 8001868:	4b2d      	ldr	r3, [pc, #180]	; (8001920 <FUNCenable+0x118>)
 800186a:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 800186c:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <FUNCenable+0x11c>)
 800186e:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 8001870:	4b2d      	ldr	r3, [pc, #180]	; (8001928 <FUNCenable+0x120>)
 8001872:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 8001874:	4b2d      	ldr	r3, [pc, #180]	; (800192c <FUNCenable+0x124>)
 8001876:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 8001878:	4b2d      	ldr	r3, [pc, #180]	; (8001930 <FUNCenable+0x128>)
 800187a:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 800187c:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <FUNCenable+0x12c>)
 800187e:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 8001880:	4b2d      	ldr	r3, [pc, #180]	; (8001938 <FUNCenable+0x130>)
 8001882:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 8001884:	4b2d      	ldr	r3, [pc, #180]	; (800193c <FUNCenable+0x134>)
 8001886:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 8001888:	4b2d      	ldr	r3, [pc, #180]	; (8001940 <FUNCenable+0x138>)
 800188a:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 800188c:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <FUNCenable+0x13c>)
 800188e:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 8001890:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <FUNCenable+0x140>)
 8001892:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 8001896:	4b2d      	ldr	r3, [pc, #180]	; (800194c <FUNCenable+0x144>)
 8001898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 800189c:	4b2c      	ldr	r3, [pc, #176]	; (8001950 <FUNCenable+0x148>)
 800189e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 80018a2:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <FUNCenable+0x14c>)
 80018a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 80018a8:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <FUNCenable+0x150>)
 80018aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 80018ae:	4b2b      	ldr	r3, [pc, #172]	; (800195c <FUNCenable+0x154>)
 80018b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	2290      	movs	r2, #144	; 0x90
 80018be:	4619      	mov	r1, r3
 80018c0:	f004 ffd2 	bl	8006868 <memcpy>
}
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	3798      	adds	r7, #152	; 0x98
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200003bc 	.word	0x200003bc
 80018d0:	08002095 	.word	0x08002095
 80018d4:	080020c3 	.word	0x080020c3
 80018d8:	08001961 	.word	0x08001961
 80018dc:	080019e5 	.word	0x080019e5
 80018e0:	08001a0f 	.word	0x08001a0f
 80018e4:	08001a49 	.word	0x08001a49
 80018e8:	08001aab 	.word	0x08001aab
 80018ec:	08001bf1 	.word	0x08001bf1
 80018f0:	08001c95 	.word	0x08001c95
 80018f4:	08001b5d 	.word	0x08001b5d
 80018f8:	08001d2d 	.word	0x08001d2d
 80018fc:	08001d8d 	.word	0x08001d8d
 8001900:	08001db7 	.word	0x08001db7
 8001904:	08001df1 	.word	0x08001df1
 8001908:	08001e4d 	.word	0x08001e4d
 800190c:	08001e71 	.word	0x08001e71
 8001910:	08001e9b 	.word	0x08001e9b
 8001914:	08001edd 	.word	0x08001edd
 8001918:	08001f21 	.word	0x08001f21
 800191c:	08001f71 	.word	0x08001f71
 8001920:	08001fb5 	.word	0x08001fb5
 8001924:	08001fe9 	.word	0x08001fe9
 8001928:	0800205d 	.word	0x0800205d
 800192c:	0800211f 	.word	0x0800211f
 8001930:	08002151 	.word	0x08002151
 8001934:	08002195 	.word	0x08002195
 8001938:	080021e3 	.word	0x080021e3
 800193c:	0800221d 	.word	0x0800221d
 8001940:	08002341 	.word	0x08002341
 8001944:	080024bd 	.word	0x080024bd
 8001948:	08002549 	.word	0x08002549
 800194c:	0800256d 	.word	0x0800256d
 8001950:	08002591 	.word	0x08002591
 8001954:	080025c9 	.word	0x080025c9
 8001958:	08002601 	.word	0x08002601
 800195c:	08002629 	.word	0x08002629

08001960 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 8001960:	b580      	push	{r7, lr}
 8001962:	b088      	sub	sp, #32
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	4613      	mov	r3, r2
 800196c:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fde7 	bl	8000544 <__aeabi_ui2d>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	ec43 2b11 	vmov	d1, r2, r3
 800197e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80019d8 <FUNCmayia+0x78>
 8001982:	f005 fcbb 	bl	80072fc <pow>
 8001986:	ec51 0b10 	vmov	r0, r1, d0
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <FUNCmayia+0x80>)
 8001990:	f7fe fc9a 	bl	80002c8 <__aeabi_dsub>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f924 	bl	8000be8 <__aeabi_d2uiz>
 80019a0:	4603      	mov	r3, r0
 80019a2:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	4013      	ands	r3, r2
 80019aa:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	4013      	ands	r3, r2
 80019b2:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4053      	eors	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	4013      	ands	r3, r2
 80019c2:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	409a      	lsls	r2, r3
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	4313      	orrs	r3, r2
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3720      	adds	r7, #32
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	00000000 	.word	0x00000000
 80019dc:	40000000 	.word	0x40000000
 80019e0:	3ff00000 	.word	0x3ff00000

080019e4 <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	60fb      	str	r3, [r7, #12]
	*px = *py;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	601a      	str	r2, [r3, #0]
	*py = temp;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	601a      	str	r2, [r3, #0]
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b085      	sub	sp, #20
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8001a1c:	e002      	b.n	8001a24 <FUNCcopy+0x16>
		++i;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	3301      	adds	r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	441a      	add	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	440b      	add	r3, r1
 8001a30:	7812      	ldrb	r2, [r2, #0]
 8001a32:	701a      	strb	r2, [r3, #0]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f1      	bne.n	8001a1e <FUNCcopy+0x10>
}
 8001a3a:	bf00      	nop
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	e015      	b.n	8001a88 <FUNCsqueeze+0x40>
		if (s[i] != c)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d00a      	beq.n	8001a82 <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	441a      	add	r2, r3
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	1c59      	adds	r1, r3, #1
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	440b      	add	r3, r1
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1e3      	bne.n	8001a5c <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
}
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b087      	sub	sp, #28
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	0fda      	lsrs	r2, r3, #31
 8001ab8:	4413      	add	r3, r2
 8001aba:	105b      	asrs	r3, r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e042      	b.n	8001b46 <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	e036      	b.n	8001b34 <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	e01d      	b.n	8001b0c <FUNCshellsort+0x62>
				temp = v[j];
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	441a      	add	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	440b      	add	r3, r1
 8001af0:	6812      	ldr	r2, [r2, #0]
 8001af2:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	4413      	add	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	4413      	add	r3, r2
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	db0d      	blt.n	8001b2e <FUNCshellsort+0x84>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	68f9      	ldr	r1, [r7, #12]
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	440b      	add	r3, r1
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	440b      	add	r3, r1
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dcd0      	bgt.n	8001ad0 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	3301      	adds	r3, #1
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbc4      	blt.n	8001ac6 <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	0fda      	lsrs	r2, r3, #31
 8001b40:	4413      	add	r3, r2
 8001b42:	105b      	asrs	r3, r3, #1
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	dcb9      	bgt.n	8001ac0 <FUNCshellsort+0x16>
			}
}
 8001b4c:	bf00      	nop
 8001b4e:	bf00      	nop
 8001b50:	371c      	adds	r7, #28
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	da02      	bge.n	8001b74 <FUNCi32toa+0x18>
	n = -n; // make n positive
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	425b      	negs	r3, r3
 8001b72:	607b      	str	r3, [r7, #4]
	i = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <FUNCi32toa+0x8c>)
 8001b7c:	fb83 1302 	smull	r1, r3, r3, r2
 8001b80:	1099      	asrs	r1, r3, #2
 8001b82:	17d3      	asrs	r3, r2, #31
 8001b84:	1ac9      	subs	r1, r1, r3
 8001b86:	460b      	mov	r3, r1
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	1ad1      	subs	r1, r2, r3
 8001b90:	b2ca      	uxtb	r2, r1
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	1c59      	adds	r1, r3, #1
 8001b96:	73f9      	strb	r1, [r7, #15]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	4b12      	ldr	r3, [pc, #72]	; (8001bec <FUNCi32toa+0x90>)
 8001ba2:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a10      	ldr	r2, [pc, #64]	; (8001be8 <FUNCi32toa+0x8c>)
 8001ba8:	fb82 1203 	smull	r1, r2, r2, r3
 8001bac:	1092      	asrs	r2, r2, #2
 8001bae:	17db      	asrs	r3, r3, #31
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	607b      	str	r3, [r7, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	dcde      	bgt.n	8001b78 <FUNCi32toa+0x1c>
	if (sign < 0)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	da06      	bge.n	8001bce <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	73fa      	strb	r2, [r7, #15]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <FUNCi32toa+0x90>)
 8001bca:	212d      	movs	r1, #45	; 0x2d
 8001bcc:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	4a06      	ldr	r2, [pc, #24]	; (8001bec <FUNCi32toa+0x90>)
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001bd6:	4805      	ldr	r0, [pc, #20]	; (8001bec <FUNCi32toa+0x90>)
 8001bd8:	f000 fa73 	bl	80020c2 <Reverse>
	return FUNCstr;
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <FUNCi32toa+0x90>)
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	66666667 	.word	0x66666667
 8001bec:	200003bc 	.word	0x200003bc

08001bf0 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	81bb      	strh	r3, [r7, #12]
 8001bfe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	da03      	bge.n	8001c0e <FUNCi16toa+0x1e>
		n = -n; // make n positive
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	425b      	negs	r3, r3
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	80fb      	strh	r3, [r7, #6]
	i = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8001c12:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c16:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <FUNCi16toa+0x9c>)
 8001c18:	fb83 1302 	smull	r1, r3, r3, r2
 8001c1c:	1099      	asrs	r1, r3, #2
 8001c1e:	17d3      	asrs	r3, r2, #31
 8001c20:	1ac9      	subs	r1, r1, r3
 8001c22:	460b      	mov	r3, r1
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	440b      	add	r3, r1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	1c59      	adds	r1, r3, #1
 8001c34:	73f9      	strb	r1, [r7, #15]
 8001c36:	4619      	mov	r1, r3
 8001c38:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <FUNCi16toa+0xa0>)
 8001c40:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8001c42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c46:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <FUNCi16toa+0x9c>)
 8001c48:	fb82 1203 	smull	r1, r2, r2, r3
 8001c4c:	1092      	asrs	r2, r2, #2
 8001c4e:	17db      	asrs	r3, r3, #31
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	80fb      	strh	r3, [r7, #6]
 8001c54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	dcda      	bgt.n	8001c12 <FUNCi16toa+0x22>
	if (sign < 0)
 8001c5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	da06      	bge.n	8001c72 <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	73fa      	strb	r2, [r7, #15]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <FUNCi16toa+0xa0>)
 8001c6e:	212d      	movs	r1, #45	; 0x2d
 8001c70:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <FUNCi16toa+0xa0>)
 8001c76:	2100      	movs	r1, #0
 8001c78:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001c7a:	4805      	ldr	r0, [pc, #20]	; (8001c90 <FUNCi16toa+0xa0>)
 8001c7c:	f000 fa21 	bl	80020c2 <Reverse>
	return FUNCstr;
 8001c80:	4b03      	ldr	r3, [pc, #12]	; (8001c90 <FUNCi16toa+0xa0>)
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	66666667 	.word	0x66666667
 8001c90:	200003bc 	.word	0x200003bc

08001c94 <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	73fb      	strb	r3, [r7, #15]
 8001ca2:	88fa      	ldrh	r2, [r7, #6]
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <FUNCui16toa+0x90>)
 8001ca6:	fba3 1302 	umull	r1, r3, r3, r2
 8001caa:	08d9      	lsrs	r1, r3, #3
 8001cac:	460b      	mov	r3, r1
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	1c59      	adds	r1, r3, #1
 8001cbe:	73f9      	strb	r1, [r7, #15]
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <FUNCui16toa+0x94>)
 8001cca:	545a      	strb	r2, [r3, r1]
 8001ccc:	e014      	b.n	8001cf8 <FUNCui16toa+0x64>
 8001cce:	88fa      	ldrh	r2, [r7, #6]
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <FUNCui16toa+0x90>)
 8001cd2:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd6:	08d9      	lsrs	r1, r3, #3
 8001cd8:	460b      	mov	r3, r1
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	1c59      	adds	r1, r3, #1
 8001cea:	73f9      	strb	r1, [r7, #15]
 8001cec:	4619      	mov	r1, r3
 8001cee:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <FUNCui16toa+0x94>)
 8001cf6:	545a      	strb	r2, [r3, r1]
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <FUNCui16toa+0x90>)
 8001cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001d00:	08db      	lsrs	r3, r3, #3
 8001d02:	80fb      	strh	r3, [r7, #6]
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1e1      	bne.n	8001cce <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	4a06      	ldr	r2, [pc, #24]	; (8001d28 <FUNCui16toa+0x94>)
 8001d0e:	2100      	movs	r1, #0
 8001d10:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <FUNCui16toa+0x94>)
 8001d14:	f000 f9d5 	bl	80020c2 <Reverse>
	return FUNCstr;
 8001d18:	4b03      	ldr	r3, [pc, #12]	; (8001d28 <FUNCui16toa+0x94>)
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	cccccccd 	.word	0xcccccccd
 8001d28:	200003bc 	.word	0x200003bc

08001d2c <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f9ad 	bl	8002094 <StringLength>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	e014      	b.n	8001d6c <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	4413      	add	r3, r2
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b20      	cmp	r3, #32
 8001d4c:	d00b      	beq.n	8001d66 <FUNCtrim+0x3a>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	4413      	add	r3, r2
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b09      	cmp	r3, #9
 8001d58:	d005      	beq.n	8001d66 <FUNCtrim+0x3a>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	4413      	add	r3, r2
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b0a      	cmp	r3, #10
 8001d64:	d106      	bne.n	8001d74 <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	dae7      	bge.n	8001d42 <FUNCtrim+0x16>
 8001d72:	e000      	b.n	8001d76 <FUNCtrim+0x4a>
			break;
 8001d74:	bf00      	nop
	s[n + 1] = '\0';
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
	return n;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	dd02      	ble.n	8001da4 <FUNCpmax+0x18>
		biggest = a1;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	e001      	b.n	8001da8 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8001da8:	68fb      	ldr	r3, [r7, #12]
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b085      	sub	sp, #20
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
 8001dbe:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 8001dc0:	e00c      	b.n	8001ddc <FUNCgcd+0x26>
		temp = u % v;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	fb93 f2f2 	sdiv	r2, r3, r2
 8001dca:	6839      	ldr	r1, [r7, #0]
 8001dcc:	fb01 f202 	mul.w	r2, r1, r2
 8001dd0:	1a9b      	subs	r3, r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
		u = v;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	607b      	str	r3, [r7, #4]
		v = temp;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1ef      	bne.n	8001dc2 <FUNCgcd+0xc>
	}
	return u;
 8001de2:	687b      	ldr	r3, [r7, #4]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 8001df0:	b480      	push	{r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
 8001e00:	e011      	b.n	8001e26 <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	3b30      	subs	r3, #48	; 0x30
 8001e0c:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4613      	mov	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	461a      	mov	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	3301      	adds	r3, #1
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b2f      	cmp	r3, #47	; 0x2f
 8001e30:	d905      	bls.n	8001e3e <FUNCstrToInt+0x4e>
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	4413      	add	r3, r2
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b39      	cmp	r3, #57	; 0x39
 8001e3c:	d9e1      	bls.n	8001e02 <FUNCstrToInt+0x12>
	}
	return result;
 8001e3e:	693b      	ldr	r3, [r7, #16]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	371c      	adds	r7, #28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	460a      	mov	r2, r1
 8001e56:	71fb      	strb	r3, [r7, #7]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 8001e5c:	79fa      	ldrb	r2, [r7, #7]
 8001e5e:	79bb      	ldrb	r3, [r7, #6]
 8001e60:	4013      	ands	r3, r2
 8001e62:	b2db      	uxtb	r3, r3
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	e002      	b.n	8001e84 <FUNCticks+0x14>
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3301      	adds	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d3f8      	bcc.n	8001e7e <FUNCticks+0xe>
	return count;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 8001e9a:	b480      	push	{r7}
 8001e9c:	b085      	sub	sp, #20
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00a      	beq.n	8001ec2 <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	425b      	negs	r3, r3
 8001eb0:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	425b      	negs	r3, r3
 8001ebc:	60fb      	str	r3, [r7, #12]
    return value;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	e006      	b.n	8001ed0 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ec8:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	60fb      	str	r3, [r7, #12]
    return value;
 8001ece:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00b      	beq.n	8001f06 <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	425b      	negs	r3, r3
 8001ef2:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001efa:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	425b      	negs	r3, r3
 8001f00:	60fb      	str	r3, [r7, #12]
    return value;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	e006      	b.n	8001f14 <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f0c:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	60fb      	str	r3, [r7, #12]
    return value;
 8001f12:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	2201      	movs	r2, #1
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4013      	ands	r3, r2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d008      	beq.n	8001f5a <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	e003      	b.n	8001f62 <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8001f62:	687b      	ldr	r3, [r7, #4]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	4a0c      	ldr	r2, [pc, #48]	; (8001fb0 <FUNCdec2bcd+0x40>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	08db      	lsrs	r3, r3, #3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	011b      	lsls	r3, r3, #4
 8001f88:	b2d8      	uxtb	r0, r3
 8001f8a:	79fa      	ldrb	r2, [r7, #7]
 8001f8c:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <FUNCdec2bcd+0x40>)
 8001f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f92:	08d9      	lsrs	r1, r3, #3
 8001f94:	460b      	mov	r3, r1
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	4403      	add	r3, r0
 8001fa2:	b2db      	uxtb	r3, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	cccccccd 	.word	0xcccccccd

08001fb4 <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	0092      	lsls	r2, r2, #2
 8001fc8:	4413      	add	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	b2db      	uxtb	r3, r3
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8001ff2:	4a19      	ldr	r2, [pc, #100]	; (8002058 <FUNCresizestr+0x70>)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	e01f      	b.n	8002042 <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	4413      	add	r3, r2
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10d      	bne.n	800202a <FUNCresizestr+0x42>
			for(; i < size; i++){
 800200e:	e007      	b.n	8002020 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002010:	4a11      	ldr	r2, [pc, #68]	; (8002058 <FUNCresizestr+0x70>)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4413      	add	r3, r2
 8002016:	2220      	movs	r2, #32
 8002018:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	3301      	adds	r3, #1
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	dbf3      	blt.n	8002010 <FUNCresizestr+0x28>
			}
			break;
 8002028:	e00f      	b.n	800204a <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	4413      	add	r3, r2
 8002030:	7819      	ldrb	r1, [r3, #0]
 8002032:	4a09      	ldr	r2, [pc, #36]	; (8002058 <FUNCresizestr+0x70>)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4413      	add	r3, r2
 8002038:	460a      	mov	r2, r1
 800203a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3301      	adds	r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	dbdb      	blt.n	8002002 <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 800204a:	4b03      	ldr	r3, [pc, #12]	; (8002058 <FUNCresizestr+0x70>)
}
 800204c:	4618      	mov	r0, r3
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	200003bc 	.word	0x200003bc

0800205c <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	69b9      	ldr	r1, [r7, #24]
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	1a8a      	subs	r2, r1, r2
 8002076:	fb03 f202 	mul.w	r2, r3, r2
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	1acb      	subs	r3, r1, r3
 8002080:	fb92 f2f3 	sdiv	r2, r2, r3
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	4413      	add	r3, r2
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	e002      	b.n	80020a8 <StringLength+0x14>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3301      	adds	r3, #1
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1f6      	bne.n	80020a2 <StringLength+0xe>
	return count;
 80020b4:	68fb      	ldr	r3, [r7, #12]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff ffe0 	bl	8002094 <StringLength>
 80020d4:	4603      	mov	r3, r0
 80020d6:	3b01      	subs	r3, #1
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e017      	b.n	800210c <Reverse+0x4a>
		c = s[i];
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	441a      	add	r2, r3
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	440b      	add	r3, r1
 80020f2:	7812      	ldrb	r2, [r2, #0]
 80020f4:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	4413      	add	r3, r2
 80020fc:	7bfa      	ldrb	r2, [r7, #15]
 80020fe:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	3301      	adds	r3, #1
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	3b01      	subs	r3, #1
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	429a      	cmp	r2, r3
 8002112:	dbe3      	blt.n	80020dc <Reverse+0x1a>
	}
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	4603      	mov	r3, r0
 8002126:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	b2da      	uxtb	r2, r3
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	091b      	lsrs	r3, r3, #4
 8002134:	b2db      	uxtb	r3, r3
 8002136:	4619      	mov	r1, r3
 8002138:	0089      	lsls	r1, r1, #2
 800213a:	440b      	add	r3, r1
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	b2db      	uxtb	r3, r3
 8002140:	4413      	add	r3, r2
 8002142:	b2db      	uxtb	r3, r3
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a0d      	ldr	r2, [pc, #52]	; (8002190 <FUNCbin2bcd+0x40>)
 800215c:	fba2 2303 	umull	r2, r3, r2, r3
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	011b      	lsls	r3, r3, #4
 8002166:	b2d8      	uxtb	r0, r3
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <FUNCbin2bcd+0x40>)
 800216c:	fba3 2301 	umull	r2, r3, r3, r1
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	1aca      	subs	r2, r1, r3
 800217c:	b2d3      	uxtb	r3, r2
 800217e:	4403      	add	r3, r0
 8002180:	b2db      	uxtb	r3, r3
}
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	cccccccd 	.word	0xcccccccd

08002194 <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	da05      	bge.n	80021b2 <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 80021a6:	463a      	mov	r2, r7
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fc19 	bl	80019e4 <FUNCswap>
	if (!b){
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d10f      	bne.n	80021d8 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 80021b8:	e003      	b.n	80021c2 <FUNCgcd1+0x2e>
			a = b;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	607b      	str	r3, [r7, #4]
			b = r;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80021ca:	fb01 f202 	mul.w	r2, r1, r2
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f0      	bne.n	80021ba <FUNCgcd1+0x26>
		}
	}	
	return b;
 80021d8:	683b      	ldr	r3, [r7, #0]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	460a      	mov	r2, r1
 80021ec:	71fb      	strb	r3, [r7, #7]
 80021ee:	4613      	mov	r3, r2
 80021f0:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 80021f2:	79fa      	ldrb	r2, [r7, #7]
 80021f4:	79bb      	ldrb	r3, [r7, #6]
 80021f6:	fa42 f303 	asr.w	r3, r2, r3
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <FUNCpincheck+0x26>
		lh = 1;
 8002202:	2301      	movs	r3, #1
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	e001      	b.n	800220c <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	73fb      	strb	r3, [r7, #15]
	return lh;
 800220c:	7bfb      	ldrb	r3, [r7, #15]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3b01      	subs	r3, #1
 800222a:	2201      	movs	r2, #1
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	e015      	b.n	8002264 <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4013      	ands	r3, r2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d005      	beq.n	800224e <FUNCprint_binary+0x32>
 8002242:	4a10      	ldr	r2, [pc, #64]	; (8002284 <FUNCprint_binary+0x68>)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	4413      	add	r3, r2
 8002248:	2231      	movs	r2, #49	; 0x31
 800224a:	701a      	strb	r2, [r3, #0]
 800224c:	e004      	b.n	8002258 <FUNCprint_binary+0x3c>
 800224e:	4a0d      	ldr	r2, [pc, #52]	; (8002284 <FUNCprint_binary+0x68>)
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	4413      	add	r3, r2
 8002254:	2230      	movs	r2, #48	; 0x30
 8002256:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	085b      	lsrs	r3, r3, #1
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	3301      	adds	r3, #1
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1e6      	bne.n	8002238 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 800226a:	4a06      	ldr	r2, [pc, #24]	; (8002284 <FUNCprint_binary+0x68>)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	4413      	add	r3, r2
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <FUNCprint_binary+0x68>)
}
 8002276:	4618      	mov	r0, r3
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	200003bc 	.word	0x200003bc

08002288 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002288:	b480      	push	{r7}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	4613      	mov	r3, r2
 8002294:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4b27      	ldr	r3, [pc, #156]	; (800233c <FUNCintinvstr+0xb4>)
 800229e:	fb83 1302 	smull	r1, r3, r3, r2
 80022a2:	1099      	asrs	r1, r3, #2
 80022a4:	17d3      	asrs	r3, r2, #31
 80022a6:	1ac9      	subs	r1, r1, r3
 80022a8:	460b      	mov	r3, r1
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	1ad1      	subs	r1, r2, r3
 80022b2:	b2ca      	uxtb	r2, r1
 80022b4:	7dfb      	ldrb	r3, [r7, #23]
 80022b6:	1c59      	adds	r1, r3, #1
 80022b8:	75f9      	strb	r1, [r7, #23]
 80022ba:	4619      	mov	r1, r3
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	440b      	add	r3, r1
 80022c0:	3230      	adds	r2, #48	; 0x30
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	701a      	strb	r2, [r3, #0]
 80022c6:	e015      	b.n	80022f4 <FUNCintinvstr+0x6c>
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4b1c      	ldr	r3, [pc, #112]	; (800233c <FUNCintinvstr+0xb4>)
 80022cc:	fb83 1302 	smull	r1, r3, r3, r2
 80022d0:	1099      	asrs	r1, r3, #2
 80022d2:	17d3      	asrs	r3, r2, #31
 80022d4:	1ac9      	subs	r1, r1, r3
 80022d6:	460b      	mov	r3, r1
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	1ad1      	subs	r1, r2, r3
 80022e0:	b2ca      	uxtb	r2, r1
 80022e2:	7dfb      	ldrb	r3, [r7, #23]
 80022e4:	1c59      	adds	r1, r3, #1
 80022e6:	75f9      	strb	r1, [r7, #23]
 80022e8:	4619      	mov	r1, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	440b      	add	r3, r1
 80022ee:	3230      	adds	r2, #48	; 0x30
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4a11      	ldr	r2, [pc, #68]	; (800233c <FUNCintinvstr+0xb4>)
 80022f8:	fb82 1203 	smull	r1, r2, r2, r3
 80022fc:	1092      	asrs	r2, r2, #2
 80022fe:	17db      	asrs	r3, r3, #31
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	dcde      	bgt.n	80022c8 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 800230a:	e007      	b.n	800231c <FUNCintinvstr+0x94>
 800230c:	7dfb      	ldrb	r3, [r7, #23]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	75fa      	strb	r2, [r7, #23]
 8002312:	461a      	mov	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4413      	add	r3, r2
 8002318:	2230      	movs	r2, #48	; 0x30
 800231a:	701a      	strb	r2, [r3, #0]
 800231c:	7dfa      	ldrb	r2, [r7, #23]
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	429a      	cmp	r2, r3
 8002322:	d3f3      	bcc.n	800230c <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002324:	7dfb      	ldrb	r3, [r7, #23]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	4413      	add	r3, r2
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
	return k;
 800232e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002330:	4618      	mov	r0, r3
 8002332:	371c      	adds	r7, #28
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	66666667 	.word	0x66666667

08002340 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002340:	b5b0      	push	{r4, r5, r7, lr}
 8002342:	b08a      	sub	sp, #40	; 0x28
 8002344:	af00      	add	r7, sp, #0
 8002346:	ed87 0b02 	vstr	d0, [r7, #8]
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002360:	f7fe fbdc 	bl	8000b1c <__aeabi_dcmplt>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d008      	beq.n	800237c <FUNCftoa+0x3c>
		n = -num; sign = -1;
 800236a:	68bc      	ldr	r4, [r7, #8]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002372:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002376:	23ff      	movs	r3, #255	; 0xff
 8002378:	77bb      	strb	r3, [r7, #30]
 800237a:	e005      	b.n	8002388 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 800237c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002380:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002384:	2301      	movs	r3, #1
 8002386:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002388:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800238c:	f7fe fc2c 	bl	8000be8 <__aeabi_d2uiz>
 8002390:	4603      	mov	r3, r0
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69b8      	ldr	r0, [r7, #24]
 8002396:	f7fe f8d5 	bl	8000544 <__aeabi_ui2d>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023a2:	f7fd ff91 	bl	80002c8 <__aeabi_dsub>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	2201      	movs	r2, #1
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff ff67 	bl	8002288 <FUNCintinvstr>
 80023ba:	4603      	mov	r3, r0
 80023bc:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 80023be:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	da08      	bge.n	80023d8 <FUNCftoa+0x98>
 80023c6:	7ffb      	ldrb	r3, [r7, #31]
 80023c8:	1c5a      	adds	r2, r3, #1
 80023ca:	77fa      	strb	r2, [r7, #31]
 80023cc:	461a      	mov	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4413      	add	r3, r2
 80023d2:	222d      	movs	r2, #45	; 0x2d
 80023d4:	701a      	strb	r2, [r3, #0]
 80023d6:	e007      	b.n	80023e8 <FUNCftoa+0xa8>
 80023d8:	7ffb      	ldrb	r3, [r7, #31]
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	77fa      	strb	r2, [r7, #31]
 80023de:	461a      	mov	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	2220      	movs	r2, #32
 80023e6:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 80023e8:	7ffb      	ldrb	r3, [r7, #31]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	4413      	add	r3, r2
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff fe65 	bl	80020c2 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 80023f8:	78fb      	ldrb	r3, [r7, #3]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d030      	beq.n	8002460 <FUNCftoa+0x120>
 80023fe:	78fb      	ldrb	r3, [r7, #3]
 8002400:	2b06      	cmp	r3, #6
 8002402:	d82d      	bhi.n	8002460 <FUNCftoa+0x120>
		res[k++] = '.';
 8002404:	7ffb      	ldrb	r3, [r7, #31]
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	77fa      	strb	r2, [r7, #31]
 800240a:	461a      	mov	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4413      	add	r3, r2
 8002410:	222e      	movs	r2, #46	; 0x2e
 8002412:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8002414:	78fb      	ldrb	r3, [r7, #3]
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe f894 	bl	8000544 <__aeabi_ui2d>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	ec43 2b11 	vmov	d1, r2, r3
 8002424:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80024b0 <FUNCftoa+0x170>
 8002428:	f004 ff68 	bl	80072fc <pow>
 800242c:	ec51 0b10 	vmov	r0, r1, d0
 8002430:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002434:	f7fe f900 	bl	8000638 <__aeabi_dmul>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4610      	mov	r0, r2
 800243e:	4619      	mov	r1, r3
 8002440:	f7fe fbaa 	bl	8000b98 <__aeabi_d2iz>
 8002444:	7ffb      	ldrb	r3, [r7, #31]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	4413      	add	r3, r2
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	4619      	mov	r1, r3
 800244e:	f7ff ff1b 	bl	8002288 <FUNCintinvstr>
		Reverse(res + k);
 8002452:	7ffb      	ldrb	r3, [r7, #31]
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	4413      	add	r3, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fe32 	bl	80020c2 <Reverse>
 800245e:	e021      	b.n	80024a4 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002460:	7ffb      	ldrb	r3, [r7, #31]
 8002462:	1c5a      	adds	r2, r3, #1
 8002464:	77fa      	strb	r2, [r7, #31]
 8002466:	461a      	mov	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4413      	add	r3, r2
 800246c:	222e      	movs	r2, #46	; 0x2e
 800246e:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <FUNCftoa+0x178>)
 8002476:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800247a:	f7fe f8dd 	bl	8000638 <__aeabi_dmul>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f7fe fb87 	bl	8000b98 <__aeabi_d2iz>
 800248a:	7ffb      	ldrb	r3, [r7, #31]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	4413      	add	r3, r2
 8002490:	2202      	movs	r2, #2
 8002492:	4619      	mov	r1, r3
 8002494:	f7ff fef8 	bl	8002288 <FUNCintinvstr>
		Reverse(res + k);
 8002498:	7ffb      	ldrb	r3, [r7, #31]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fe0f 	bl	80020c2 <Reverse>
	}
	return res;
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bdb0      	pop	{r4, r5, r7, pc}
 80024ae:	bf00      	nop
 80024b0:	00000000 	.word	0x00000000
 80024b4:	40240000 	.word	0x40240000
 80024b8:	40590000 	.word	0x40590000

080024bc <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 80024c4:	2300      	movs	r3, #0
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
 80024ca:	4a1e      	ldr	r2, [pc, #120]	; (8002544 <FUNCdectohex+0x88>)
 80024cc:	2100      	movs	r1, #0
 80024ce:	54d1      	strb	r1, [r2, r3]
 80024d0:	e02c      	b.n	800252c <FUNCdectohex+0x70>
		remainder = num % 16;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	425a      	negs	r2, r3
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	f002 020f 	and.w	r2, r2, #15
 80024de:	bf58      	it	pl
 80024e0:	4253      	negpl	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2b09      	cmp	r3, #9
 80024e8:	dc0b      	bgt.n	8002502 <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	1c59      	adds	r1, r3, #1
 80024f2:	73f9      	strb	r1, [r7, #15]
 80024f4:	4619      	mov	r1, r3
 80024f6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	4b11      	ldr	r3, [pc, #68]	; (8002544 <FUNCdectohex+0x88>)
 80024fe:	545a      	strb	r2, [r3, r1]
 8002500:	e00a      	b.n	8002518 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	7bfb      	ldrb	r3, [r7, #15]
 8002508:	1c59      	adds	r1, r3, #1
 800250a:	73f9      	strb	r1, [r7, #15]
 800250c:	4619      	mov	r1, r3
 800250e:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8002512:	b2da      	uxtb	r2, r3
 8002514:	4b0b      	ldr	r3, [pc, #44]	; (8002544 <FUNCdectohex+0x88>)
 8002516:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002518:	7bfb      	ldrb	r3, [r7, #15]
 800251a:	4a0a      	ldr	r2, [pc, #40]	; (8002544 <FUNCdectohex+0x88>)
 800251c:	2100      	movs	r1, #0
 800251e:	54d1      	strb	r1, [r2, r3]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	da00      	bge.n	8002528 <FUNCdectohex+0x6c>
 8002526:	330f      	adds	r3, #15
 8002528:	111b      	asrs	r3, r3, #4
 800252a:	607b      	str	r3, [r7, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1cf      	bne.n	80024d2 <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 8002532:	4804      	ldr	r0, [pc, #16]	; (8002544 <FUNCdectohex+0x88>)
 8002534:	f7ff fdc5 	bl	80020c2 <Reverse>
	return FUNCstr;
 8002538:	4b02      	ldr	r3, [pc, #8]	; (8002544 <FUNCdectohex+0x88>)
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200003bc 	.word	0x200003bc

08002548 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8002550:	793b      	ldrb	r3, [r7, #4]
 8002552:	b29b      	uxth	r3, r3
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	b29a      	uxth	r2, r3
 8002558:	797b      	ldrb	r3, [r7, #5]
 800255a:	b29b      	uxth	r3, r3
 800255c:	4313      	orrs	r3, r2
 800255e:	b29b      	uxth	r3, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8002574:	797b      	ldrb	r3, [r7, #5]
 8002576:	b29b      	uxth	r3, r3
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	b29a      	uxth	r2, r3
 800257c:	793b      	ldrb	r3, [r7, #4]
 800257e:	b29b      	uxth	r3, r3
 8002580:	4313      	orrs	r3, r2
 8002582:	b29b      	uxth	r3, r3
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	b29b      	uxth	r3, r3
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	723b      	strb	r3, [r7, #8]
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	727b      	strb	r3, [r7, #9]
	return reg;
 80025aa:	893b      	ldrh	r3, [r7, #8]
 80025ac:	81bb      	strh	r3, [r7, #12]
 80025ae:	2300      	movs	r3, #0
 80025b0:	7b3a      	ldrb	r2, [r7, #12]
 80025b2:	f362 0307 	bfi	r3, r2, #0, #8
 80025b6:	7b7a      	ldrb	r2, [r7, #13]
 80025b8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 80025d2:	88fb      	ldrh	r3, [r7, #6]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	727b      	strb	r3, [r7, #9]
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	723b      	strb	r3, [r7, #8]
	return reg;
 80025e2:	893b      	ldrh	r3, [r7, #8]
 80025e4:	81bb      	strh	r3, [r7, #12]
 80025e6:	2300      	movs	r3, #0
 80025e8:	7b3a      	ldrb	r2, [r7, #12]
 80025ea:	f362 0307 	bfi	r3, r2, #0, #8
 80025ee:	7b7a      	ldrb	r2, [r7, #13]
 80025f0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 800260a:	88fb      	ldrh	r3, [r7, #6]
 800260c:	021b      	lsls	r3, r3, #8
 800260e:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	0a1b      	lsrs	r3, r3, #8
 8002614:	b29a      	uxth	r2, r3
 8002616:	89fb      	ldrh	r3, [r7, #14]
 8002618:	4313      	orrs	r3, r2
 800261a:	b29b      	uxth	r3, r3
}
 800261c:	4618      	mov	r0, r3
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 8002628:	b40f      	push	{r0, r1, r2, r3}
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	215f      	movs	r1, #95	; 0x5f
 800263c:	4808      	ldr	r0, [pc, #32]	; (8002660 <FUNCprint+0x38>)
 800263e:	f004 f99f 	bl	8006980 <vsniprintf>
 8002642:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	da01      	bge.n	800264e <FUNCprint+0x26>
		return NULL;
 800264a:	2300      	movs	r3, #0
 800264c:	e000      	b.n	8002650 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 800264e:	4b04      	ldr	r3, [pc, #16]	; (8002660 <FUNCprint+0x38>)
}
 8002650:	4618      	mov	r0, r3
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800265a:	b004      	add	sp, #16
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	200003bc 	.word	0x200003bc

08002664 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 8002664:	b5b0      	push	{r4, r5, r7, lr}
 8002666:	b0fe      	sub	sp, #504	; 0x1f8
 8002668:	af00      	add	r7, sp, #0
 800266a:	f8c7 01c4 	str.w	r0, [r7, #452]	; 0x1c4
 800266e:	f8c7 11c0 	str.w	r1, [r7, #448]	; 0x1c0
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 8002672:	4c25      	ldr	r4, [pc, #148]	; (8002708 <LCD0enable+0xa4>)
 8002674:	463b      	mov	r3, r7
 8002676:	4618      	mov	r0, r3
 8002678:	f000 fc4a 	bl	8002f10 <STM32446enable>
 800267c:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8002680:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002684:	4620      	mov	r0, r4
 8002686:	4619      	mov	r1, r3
 8002688:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 800268c:	461a      	mov	r2, r3
 800268e:	f004 f8eb 	bl	8006868 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 8002692:	4a1e      	ldr	r2, [pc, #120]	; (800270c <LCD0enable+0xa8>)
 8002694:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002698:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 800269a:	4b1d      	ldr	r3, [pc, #116]	; (8002710 <LCD0enable+0xac>)
 800269c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.read = LCD0_read;
 80026a0:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <LCD0enable+0xb0>)
 80026a2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.BF = LCD0_BF;
 80026a6:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <LCD0enable+0xb4>)
 80026a8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.putch = LCD0_putch;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	; (800271c <LCD0enable+0xb8>)
 80026ae:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.getch = LCD0_getch;
 80026b2:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <LCD0enable+0xbc>)
 80026b4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	lcd0.string = LCD0_string; // RAW
 80026b8:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <LCD0enable+0xc0>)
 80026ba:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	lcd0.string_size = LCD0_string_size; // RAW
 80026be:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <LCD0enable+0xc4>)
 80026c0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
	lcd0.hspace = LCD0_hspace;
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <LCD0enable+0xc8>)
 80026c6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
	lcd0.clear = LCD0_clear;
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <LCD0enable+0xcc>)
 80026cc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
	lcd0.gotoxy = LCD0_gotoxy;
 80026d0:	4b18      	ldr	r3, [pc, #96]	; (8002734 <LCD0enable+0xd0>)
 80026d2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
	lcd0.reboot = LCD0_reboot;
 80026d6:	4b18      	ldr	r3, [pc, #96]	; (8002738 <LCD0enable+0xd4>)
 80026d8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
	//LCD INIC
	LCD0_inic();
 80026dc:	f000 f82e 	bl	800273c <LCD0_inic>
	//
	return lcd0;
 80026e0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80026e4:	461d      	mov	r5, r3
 80026e6:	f507 74e6 	add.w	r4, r7, #460	; 0x1cc
 80026ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026f2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80026f6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80026fa:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 80026fe:	f507 77fc 	add.w	r7, r7, #504	; 0x1f8
 8002702:	46bd      	mov	sp, r7
 8002704:	bdb0      	pop	{r4, r5, r7, pc}
 8002706:	bf00      	nop
 8002708:	2000041c 	.word	0x2000041c
 800270c:	200005d8 	.word	0x200005d8
 8002710:	080028d5 	.word	0x080028d5
 8002714:	08002b25 	.word	0x08002b25
 8002718:	08002cf9 	.word	0x08002cf9
 800271c:	08002d51 	.word	0x08002d51
 8002720:	08002d33 	.word	0x08002d33
 8002724:	08002d71 	.word	0x08002d71
 8002728:	08002d9f 	.word	0x08002d9f
 800272c:	08002dfb 	.word	0x08002dfb
 8002730:	08002e21 	.word	0x08002e21
 8002734:	08002e41 	.word	0x08002e41
 8002738:	08002ecd 	.word	0x08002ecd

0800273c <LCD0_inic>:
void LCD0_inic(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 8002742:	4b61      	ldr	r3, [pc, #388]	; (80028c8 <LCD0_inic+0x18c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b5f      	ldr	r3, [pc, #380]	; (80028c8 <LCD0_inic+0x18c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002750:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 8002752:	4b5d      	ldr	r3, [pc, #372]	; (80028c8 <LCD0_inic+0x18c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b5b      	ldr	r3, [pc, #364]	; (80028c8 <LCD0_inic+0x18c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 0215 	orr.w	r2, r2, #21
 8002760:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 8002762:	4b59      	ldr	r3, [pc, #356]	; (80028c8 <LCD0_inic+0x18c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <LCD0_inic+0x18c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002770:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 8002772:	4b55      	ldr	r3, [pc, #340]	; (80028c8 <LCD0_inic+0x18c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68da      	ldr	r2, [r3, #12]
 8002778:	4b53      	ldr	r3, [pc, #332]	; (80028c8 <LCD0_inic+0x18c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8002780:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 8002782:	4b51      	ldr	r3, [pc, #324]	; (80028c8 <LCD0_inic+0x18c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4b4f      	ldr	r3, [pc, #316]	; (80028c8 <LCD0_inic+0x18c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002790:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8002792:	4b4d      	ldr	r3, [pc, #308]	; (80028c8 <LCD0_inic+0x18c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	4b4b      	ldr	r3, [pc, #300]	; (80028c8 <LCD0_inic+0x18c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80027a0:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 80027a2:	4b49      	ldr	r3, [pc, #292]	; (80028c8 <LCD0_inic+0x18c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	4b47      	ldr	r3, [pc, #284]	; (80028c8 <LCD0_inic+0x18c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027b0:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80027b2:	4b45      	ldr	r3, [pc, #276]	; (80028c8 <LCD0_inic+0x18c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	4a43      	ldr	r2, [pc, #268]	; (80028c8 <LCD0_inic+0x18c>)
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027c4:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80027c6:	4b40      	ldr	r3, [pc, #256]	; (80028c8 <LCD0_inic+0x18c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4a3e      	ldr	r2, [pc, #248]	; (80028c8 <LCD0_inic+0x18c>)
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 80027d4:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80027d8:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 80027da:	4b3b      	ldr	r3, [pc, #236]	; (80028c8 <LCD0_inic+0x18c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	f003 0308 	and.w	r3, r3, #8
 80027e4:	4a39      	ldr	r2, [pc, #228]	; (80028cc <LCD0_inic+0x190>)
 80027e6:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 80027e8:	4b39      	ldr	r3, [pc, #228]	; (80028d0 <LCD0_inic+0x194>)
 80027ea:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80027ee:	2014      	movs	r0, #20
 80027f0:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80027f2:	2100      	movs	r1, #0
 80027f4:	2038      	movs	r0, #56	; 0x38
 80027f6:	f000 f86d 	bl	80028d4 <LCD0_write>
	stm.systick.delay_10us(4);
 80027fa:	4b35      	ldr	r3, [pc, #212]	; (80028d0 <LCD0_inic+0x194>)
 80027fc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002800:	2004      	movs	r0, #4
 8002802:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002804:	2100      	movs	r1, #0
 8002806:	2038      	movs	r0, #56	; 0x38
 8002808:	f000 f864 	bl	80028d4 <LCD0_write>
	stm.systick.delay_10us(10);
 800280c:	4b30      	ldr	r3, [pc, #192]	; (80028d0 <LCD0_inic+0x194>)
 800280e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002812:	200a      	movs	r0, #10
 8002814:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002816:	2100      	movs	r1, #0
 8002818:	2038      	movs	r0, #56	; 0x38
 800281a:	f000 f85b 	bl	80028d4 <LCD0_write>
	stm.systick.delay_10us(4);
 800281e:	4b2c      	ldr	r3, [pc, #176]	; (80028d0 <LCD0_inic+0x194>)
 8002820:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002824:	2004      	movs	r0, #4
 8002826:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 8002828:	2100      	movs	r1, #0
 800282a:	2028      	movs	r0, #40	; 0x28
 800282c:	f000 f852 	bl	80028d4 <LCD0_write>
	stm.systick.delay_10us(4);
 8002830:	4b27      	ldr	r3, [pc, #156]	; (80028d0 <LCD0_inic+0x194>)
 8002832:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002836:	2004      	movs	r0, #4
 8002838:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 800283a:	2100      	movs	r1, #0
 800283c:	2028      	movs	r0, #40	; 0x28
 800283e:	f000 f849 	bl	80028d4 <LCD0_write>
	stm.systick.delay_10us(4);
 8002842:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <LCD0_inic+0x194>)
 8002844:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002848:	2004      	movs	r0, #4
 800284a:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 800284c:	2302      	movs	r3, #2
 800284e:	71fb      	strb	r3, [r7, #7]
 8002850:	e032      	b.n	80028b8 <LCD0_inic+0x17c>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 8002852:	2100      	movs	r1, #0
 8002854:	2028      	movs	r0, #40	; 0x28
 8002856:	f000 f83d 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 800285a:	f000 fa4d 	bl	8002cf8 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 800285e:	2100      	movs	r1, #0
 8002860:	2028      	movs	r0, #40	; 0x28
 8002862:	f000 f837 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 8002866:	f000 fa47 	bl	8002cf8 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 800286a:	2100      	movs	r1, #0
 800286c:	200c      	movs	r0, #12
 800286e:	f000 f831 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 8002872:	f000 fa41 	bl	8002cf8 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 8002876:	2100      	movs	r1, #0
 8002878:	200c      	movs	r0, #12
 800287a:	f000 f82b 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 800287e:	f000 fa3b 	bl	8002cf8 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 8002882:	2100      	movs	r1, #0
 8002884:	2001      	movs	r0, #1
 8002886:	f000 f825 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 800288a:	f000 fa35 	bl	8002cf8 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 800288e:	2100      	movs	r1, #0
 8002890:	2001      	movs	r0, #1
 8002892:	f000 f81f 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 8002896:	f000 fa2f 	bl	8002cf8 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 800289a:	2100      	movs	r1, #0
 800289c:	2006      	movs	r0, #6
 800289e:	f000 f819 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 80028a2:	f000 fa29 	bl	8002cf8 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80028a6:	2100      	movs	r1, #0
 80028a8:	2006      	movs	r0, #6
 80028aa:	f000 f813 	bl	80028d4 <LCD0_write>
		LCD0_BF();
 80028ae:	f000 fa23 	bl	8002cf8 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	3b01      	subs	r3, #1
 80028b6:	71fb      	strb	r3, [r7, #7]
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1c9      	bne.n	8002852 <LCD0_inic+0x116>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 80028be:	bf00      	nop
 80028c0:	bf00      	nop
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	200005d8 	.word	0x200005d8
 80028cc:	200005dc 	.word	0x200005dc
 80028d0:	2000041c 	.word	0x2000041c

080028d4 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	460a      	mov	r2, r1
 80028de:	71fb      	strb	r3, [r7, #7]
 80028e0:	4613      	mov	r3, r2
 80028e2:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 80028e4:	4b8d      	ldr	r3, [pc, #564]	; (8002b1c <LCD0_write+0x248>)
 80028e6:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80028ea:	4a8d      	ldr	r2, [pc, #564]	; (8002b20 <LCD0_write+0x24c>)
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	2101      	movs	r1, #1
 80028f0:	4610      	mov	r0, r2
 80028f2:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80028f4:	88bb      	ldrh	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <LCD0_write+0x38>
 80028fa:	4b88      	ldr	r3, [pc, #544]	; (8002b1c <LCD0_write+0x248>)
 80028fc:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002900:	4a87      	ldr	r2, [pc, #540]	; (8002b20 <LCD0_write+0x24c>)
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	2100      	movs	r1, #0
 8002906:	4610      	mov	r0, r2
 8002908:	4798      	blx	r3
 800290a:	e007      	b.n	800291c <LCD0_write+0x48>
 800290c:	4b83      	ldr	r3, [pc, #524]	; (8002b1c <LCD0_write+0x248>)
 800290e:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002912:	4a83      	ldr	r2, [pc, #524]	; (8002b20 <LCD0_write+0x24c>)
 8002914:	6812      	ldr	r2, [r2, #0]
 8002916:	2100      	movs	r1, #0
 8002918:	4610      	mov	r0, r2
 800291a:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 800291c:	4b80      	ldr	r3, [pc, #512]	; (8002b20 <LCD0_write+0x24c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b7f      	ldr	r3, [pc, #508]	; (8002b20 <LCD0_write+0x24c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800292a:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 800292c:	4b7c      	ldr	r3, [pc, #496]	; (8002b20 <LCD0_write+0x24c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4b7b      	ldr	r3, [pc, #492]	; (8002b20 <LCD0_write+0x24c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 800293a:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800293c:	4b77      	ldr	r3, [pc, #476]	; (8002b1c <LCD0_write+0x248>)
 800293e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002942:	4a77      	ldr	r2, [pc, #476]	; (8002b20 <LCD0_write+0x24c>)
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	2102      	movs	r1, #2
 8002948:	4610      	mov	r0, r2
 800294a:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800294c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002950:	2b00      	cmp	r3, #0
 8002952:	da08      	bge.n	8002966 <LCD0_write+0x92>
 8002954:	4b71      	ldr	r3, [pc, #452]	; (8002b1c <LCD0_write+0x248>)
 8002956:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800295a:	4a71      	ldr	r2, [pc, #452]	; (8002b20 <LCD0_write+0x24c>)
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	2107      	movs	r1, #7
 8002960:	4610      	mov	r0, r2
 8002962:	4798      	blx	r3
 8002964:	e007      	b.n	8002976 <LCD0_write+0xa2>
 8002966:	4b6d      	ldr	r3, [pc, #436]	; (8002b1c <LCD0_write+0x248>)
 8002968:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800296c:	4a6c      	ldr	r2, [pc, #432]	; (8002b20 <LCD0_write+0x24c>)
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	2107      	movs	r1, #7
 8002972:	4610      	mov	r0, r2
 8002974:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297c:	2b00      	cmp	r3, #0
 800297e:	d008      	beq.n	8002992 <LCD0_write+0xbe>
 8002980:	4b66      	ldr	r3, [pc, #408]	; (8002b1c <LCD0_write+0x248>)
 8002982:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002986:	4a66      	ldr	r2, [pc, #408]	; (8002b20 <LCD0_write+0x24c>)
 8002988:	6812      	ldr	r2, [r2, #0]
 800298a:	2106      	movs	r1, #6
 800298c:	4610      	mov	r0, r2
 800298e:	4798      	blx	r3
 8002990:	e007      	b.n	80029a2 <LCD0_write+0xce>
 8002992:	4b62      	ldr	r3, [pc, #392]	; (8002b1c <LCD0_write+0x248>)
 8002994:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002998:	4a61      	ldr	r2, [pc, #388]	; (8002b20 <LCD0_write+0x24c>)
 800299a:	6812      	ldr	r2, [r2, #0]
 800299c:	2106      	movs	r1, #6
 800299e:	4610      	mov	r0, r2
 80029a0:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	f003 0320 	and.w	r3, r3, #32
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <LCD0_write+0xea>
 80029ac:	4b5b      	ldr	r3, [pc, #364]	; (8002b1c <LCD0_write+0x248>)
 80029ae:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80029b2:	4a5b      	ldr	r2, [pc, #364]	; (8002b20 <LCD0_write+0x24c>)
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	2105      	movs	r1, #5
 80029b8:	4610      	mov	r0, r2
 80029ba:	4798      	blx	r3
 80029bc:	e007      	b.n	80029ce <LCD0_write+0xfa>
 80029be:	4b57      	ldr	r3, [pc, #348]	; (8002b1c <LCD0_write+0x248>)
 80029c0:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80029c4:	4a56      	ldr	r2, [pc, #344]	; (8002b20 <LCD0_write+0x24c>)
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	2105      	movs	r1, #5
 80029ca:	4610      	mov	r0, r2
 80029cc:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	f003 0310 	and.w	r3, r3, #16
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d008      	beq.n	80029ea <LCD0_write+0x116>
 80029d8:	4b50      	ldr	r3, [pc, #320]	; (8002b1c <LCD0_write+0x248>)
 80029da:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80029de:	4a50      	ldr	r2, [pc, #320]	; (8002b20 <LCD0_write+0x24c>)
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	2104      	movs	r1, #4
 80029e4:	4610      	mov	r0, r2
 80029e6:	4798      	blx	r3
 80029e8:	e007      	b.n	80029fa <LCD0_write+0x126>
 80029ea:	4b4c      	ldr	r3, [pc, #304]	; (8002b1c <LCD0_write+0x248>)
 80029ec:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80029f0:	4a4b      	ldr	r2, [pc, #300]	; (8002b20 <LCD0_write+0x24c>)
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	2104      	movs	r1, #4
 80029f6:	4610      	mov	r0, r2
 80029f8:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80029fa:	4b48      	ldr	r3, [pc, #288]	; (8002b1c <LCD0_write+0x248>)
 80029fc:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002a00:	4a47      	ldr	r2, [pc, #284]	; (8002b20 <LCD0_write+0x24c>)
 8002a02:	6812      	ldr	r2, [r2, #0]
 8002a04:	2102      	movs	r1, #2
 8002a06:	4610      	mov	r0, r2
 8002a08:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8002a0a:	4b44      	ldr	r3, [pc, #272]	; (8002b1c <LCD0_write+0x248>)
 8002a0c:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002a10:	4a43      	ldr	r2, [pc, #268]	; (8002b20 <LCD0_write+0x24c>)
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	2101      	movs	r1, #1
 8002a16:	4610      	mov	r0, r2
 8002a18:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002a1a:	88bb      	ldrh	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d008      	beq.n	8002a32 <LCD0_write+0x15e>
 8002a20:	4b3e      	ldr	r3, [pc, #248]	; (8002b1c <LCD0_write+0x248>)
 8002a22:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002a26:	4a3e      	ldr	r2, [pc, #248]	; (8002b20 <LCD0_write+0x24c>)
 8002a28:	6812      	ldr	r2, [r2, #0]
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	4610      	mov	r0, r2
 8002a2e:	4798      	blx	r3
 8002a30:	e007      	b.n	8002a42 <LCD0_write+0x16e>
 8002a32:	4b3a      	ldr	r3, [pc, #232]	; (8002b1c <LCD0_write+0x248>)
 8002a34:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002a38:	4a39      	ldr	r2, [pc, #228]	; (8002b20 <LCD0_write+0x24c>)
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4610      	mov	r0, r2
 8002a40:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8002a42:	4b36      	ldr	r3, [pc, #216]	; (8002b1c <LCD0_write+0x248>)
 8002a44:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002a48:	4a35      	ldr	r2, [pc, #212]	; (8002b20 <LCD0_write+0x24c>)
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	2102      	movs	r1, #2
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d008      	beq.n	8002a6e <LCD0_write+0x19a>
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <LCD0_write+0x248>)
 8002a5e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002a62:	4a2f      	ldr	r2, [pc, #188]	; (8002b20 <LCD0_write+0x24c>)
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	2107      	movs	r1, #7
 8002a68:	4610      	mov	r0, r2
 8002a6a:	4798      	blx	r3
 8002a6c:	e007      	b.n	8002a7e <LCD0_write+0x1aa>
 8002a6e:	4b2b      	ldr	r3, [pc, #172]	; (8002b1c <LCD0_write+0x248>)
 8002a70:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002a74:	4a2a      	ldr	r2, [pc, #168]	; (8002b20 <LCD0_write+0x24c>)
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	2107      	movs	r1, #7
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <LCD0_write+0x1c6>
 8002a88:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <LCD0_write+0x248>)
 8002a8a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002a8e:	4a24      	ldr	r2, [pc, #144]	; (8002b20 <LCD0_write+0x24c>)
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	2106      	movs	r1, #6
 8002a94:	4610      	mov	r0, r2
 8002a96:	4798      	blx	r3
 8002a98:	e007      	b.n	8002aaa <LCD0_write+0x1d6>
 8002a9a:	4b20      	ldr	r3, [pc, #128]	; (8002b1c <LCD0_write+0x248>)
 8002a9c:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002aa0:	4a1f      	ldr	r2, [pc, #124]	; (8002b20 <LCD0_write+0x24c>)
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	2106      	movs	r1, #6
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d008      	beq.n	8002ac6 <LCD0_write+0x1f2>
 8002ab4:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <LCD0_write+0x248>)
 8002ab6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002aba:	4a19      	ldr	r2, [pc, #100]	; (8002b20 <LCD0_write+0x24c>)
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	2105      	movs	r1, #5
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4798      	blx	r3
 8002ac4:	e007      	b.n	8002ad6 <LCD0_write+0x202>
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <LCD0_write+0x248>)
 8002ac8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002acc:	4a14      	ldr	r2, [pc, #80]	; (8002b20 <LCD0_write+0x24c>)
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	2105      	movs	r1, #5
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <LCD0_write+0x21e>
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <LCD0_write+0x248>)
 8002ae2:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002ae6:	4a0e      	ldr	r2, [pc, #56]	; (8002b20 <LCD0_write+0x24c>)
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	2104      	movs	r1, #4
 8002aec:	4610      	mov	r0, r2
 8002aee:	4798      	blx	r3
 8002af0:	e007      	b.n	8002b02 <LCD0_write+0x22e>
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <LCD0_write+0x248>)
 8002af4:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002af8:	4a09      	ldr	r2, [pc, #36]	; (8002b20 <LCD0_write+0x24c>)
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	2104      	movs	r1, #4
 8002afe:	4610      	mov	r0, r2
 8002b00:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002b02:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <LCD0_write+0x248>)
 8002b04:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002b08:	4a05      	ldr	r2, [pc, #20]	; (8002b20 <LCD0_write+0x24c>)
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	2102      	movs	r1, #2
 8002b0e:	4610      	mov	r0, r2
 8002b10:	4798      	blx	r3
}
 8002b12:	bf00      	nop
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	2000041c 	.word	0x2000041c
 8002b20:	200005d8 	.word	0x200005d8

08002b24 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8002b36:	4b6e      	ldr	r3, [pc, #440]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4b6c      	ldr	r3, [pc, #432]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002b44:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002b46:	4b6b      	ldr	r3, [pc, #428]	; (8002cf4 <LCD0_read+0x1d0>)
 8002b48:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002b4c:	4a68      	ldr	r2, [pc, #416]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	2101      	movs	r1, #1
 8002b52:	4610      	mov	r0, r2
 8002b54:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d008      	beq.n	8002b6e <LCD0_read+0x4a>
 8002b5c:	4b65      	ldr	r3, [pc, #404]	; (8002cf4 <LCD0_read+0x1d0>)
 8002b5e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002b62:	4a63      	ldr	r2, [pc, #396]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	2100      	movs	r1, #0
 8002b68:	4610      	mov	r0, r2
 8002b6a:	4798      	blx	r3
 8002b6c:	e007      	b.n	8002b7e <LCD0_read+0x5a>
 8002b6e:	4b61      	ldr	r3, [pc, #388]	; (8002cf4 <LCD0_read+0x1d0>)
 8002b70:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002b74:	4a5e      	ldr	r2, [pc, #376]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002b7e:	4b5d      	ldr	r3, [pc, #372]	; (8002cf4 <LCD0_read+0x1d0>)
 8002b80:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002b84:	4a5a      	ldr	r2, [pc, #360]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	2102      	movs	r1, #2
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8002b8e:	4b58      	ldr	r3, [pc, #352]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002b96:	4b57      	ldr	r3, [pc, #348]	; (8002cf4 <LCD0_read+0x1d0>)
 8002b98:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002b9c:	4a54      	ldr	r2, [pc, #336]	; (8002cf0 <LCD0_read+0x1cc>)
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d004      	beq.n	8002bba <LCD0_read+0x96>
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002bb6:	73fb      	strb	r3, [r7, #15]
 8002bb8:	e003      	b.n	8002bc2 <LCD0_read+0x9e>
 8002bba:	7bfb      	ldrb	r3, [r7, #15]
 8002bbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bc0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d004      	beq.n	8002bd6 <LCD0_read+0xb2>
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd2:	73fb      	strb	r3, [r7, #15]
 8002bd4:	e003      	b.n	8002bde <LCD0_read+0xba>
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bdc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d004      	beq.n	8002bf2 <LCD0_read+0xce>
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
 8002bea:	f043 0320 	orr.w	r3, r3, #32
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	e003      	b.n	8002bfa <LCD0_read+0xd6>
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	f023 0320 	bic.w	r3, r3, #32
 8002bf8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	f003 0310 	and.w	r3, r3, #16
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d004      	beq.n	8002c0e <LCD0_read+0xea>
 8002c04:	7bfb      	ldrb	r3, [r7, #15]
 8002c06:	f043 0310 	orr.w	r3, r3, #16
 8002c0a:	73fb      	strb	r3, [r7, #15]
 8002c0c:	e003      	b.n	8002c16 <LCD0_read+0xf2>
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	f023 0310 	bic.w	r3, r3, #16
 8002c14:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002c16:	4b37      	ldr	r3, [pc, #220]	; (8002cf4 <LCD0_read+0x1d0>)
 8002c18:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002c1c:	4a34      	ldr	r2, [pc, #208]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	4610      	mov	r0, r2
 8002c24:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d008      	beq.n	8002c3e <LCD0_read+0x11a>
 8002c2c:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <LCD0_read+0x1d0>)
 8002c2e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002c32:	4a2f      	ldr	r2, [pc, #188]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	2100      	movs	r1, #0
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4798      	blx	r3
 8002c3c:	e007      	b.n	8002c4e <LCD0_read+0x12a>
 8002c3e:	4b2d      	ldr	r3, [pc, #180]	; (8002cf4 <LCD0_read+0x1d0>)
 8002c40:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002c44:	4a2a      	ldr	r2, [pc, #168]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	2100      	movs	r1, #0
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002c4e:	4b29      	ldr	r3, [pc, #164]	; (8002cf4 <LCD0_read+0x1d0>)
 8002c50:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8002c54:	4a26      	ldr	r2, [pc, #152]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c56:	6812      	ldr	r2, [r2, #0]
 8002c58:	2102      	movs	r1, #2
 8002c5a:	4610      	mov	r0, r2
 8002c5c:	4798      	blx	r3
	data = ireg->IDR; // read data
 8002c5e:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002c66:	4b23      	ldr	r3, [pc, #140]	; (8002cf4 <LCD0_read+0x1d0>)
 8002c68:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002c6c:	4a20      	ldr	r2, [pc, #128]	; (8002cf0 <LCD0_read+0x1cc>)
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	2102      	movs	r1, #2
 8002c72:	4610      	mov	r0, r2
 8002c74:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d004      	beq.n	8002c8a <LCD0_read+0x166>
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
 8002c82:	f043 0308 	orr.w	r3, r3, #8
 8002c86:	73fb      	strb	r3, [r7, #15]
 8002c88:	e003      	b.n	8002c92 <LCD0_read+0x16e>
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	f023 0308 	bic.w	r3, r3, #8
 8002c90:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d004      	beq.n	8002ca6 <LCD0_read+0x182>
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	f043 0304 	orr.w	r3, r3, #4
 8002ca2:	73fb      	strb	r3, [r7, #15]
 8002ca4:	e003      	b.n	8002cae <LCD0_read+0x18a>
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
 8002ca8:	f023 0304 	bic.w	r3, r3, #4
 8002cac:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	f003 0320 	and.w	r3, r3, #32
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <LCD0_read+0x19e>
 8002cb8:	7bfb      	ldrb	r3, [r7, #15]
 8002cba:	f043 0302 	orr.w	r3, r3, #2
 8002cbe:	73fb      	strb	r3, [r7, #15]
 8002cc0:	e003      	b.n	8002cca <LCD0_read+0x1a6>
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	f023 0302 	bic.w	r3, r3, #2
 8002cc8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d004      	beq.n	8002cde <LCD0_read+0x1ba>
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	f043 0301 	orr.w	r3, r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
 8002cdc:	e003      	b.n	8002ce6 <LCD0_read+0x1c2>
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	f023 0301 	bic.w	r3, r3, #1
 8002ce4:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	200005d8 	.word	0x200005d8
 8002cf4:	2000041c 	.word	0x2000041c

08002cf8 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
	uint8_t i;
	char inst = 0x80;
 8002cfe:	2380      	movs	r3, #128	; 0x80
 8002d00:	71bb      	strb	r3, [r7, #6]
	for(i=0; 0x80 & inst; i++){
 8002d02:	2300      	movs	r3, #0
 8002d04:	71fb      	strb	r3, [r7, #7]
 8002d06:	e00a      	b.n	8002d1e <LCD0_BF+0x26>
		inst = LCD0_read(INST);
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f7ff ff0b 	bl	8002b24 <LCD0_read>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71bb      	strb	r3, [r7, #6]
		if(i > 1)
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d807      	bhi.n	8002d28 <LCD0_BF+0x30>
	for(i=0; 0x80 & inst; i++){
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	71fb      	strb	r3, [r7, #7]
 8002d1e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	dbf0      	blt.n	8002d08 <LCD0_BF+0x10>
			break;
	}
}
 8002d26:	e000      	b.n	8002d2a <LCD0_BF+0x32>
			break;
 8002d28:	bf00      	nop
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <LCD0_getch>:
char LCD0_getch(void)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8002d38:	2001      	movs	r0, #1
 8002d3a:	f7ff fef3 	bl	8002b24 <LCD0_read>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8002d42:	f7ff ffd9 	bl	8002cf8 <LCD0_BF>
	return c;
 8002d46:	79fb      	ldrb	r3, [r7, #7]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <LCD0_putch>:
void LCD0_putch(char c)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fdb8 	bl	80028d4 <LCD0_write>
	LCD0_BF();
 8002d64:	f7ff ffc8 	bl	8002cf8 <LCD0_BF>
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <LCD0_string>:
void LCD0_string(const char* s)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8002d78:	e008      	b.n	8002d8c <LCD0_string+0x1c>
		tmp = *(s++);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff ffe2 	bl	8002d50 <LCD0_putch>
	while(*s){
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1f2      	bne.n	8002d7a <LCD0_string+0xa>
	}
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b084      	sub	sp, #16
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60fb      	str	r3, [r7, #12]
	while(*s){
 8002dac:	e00f      	b.n	8002dce <LCD0_string_size+0x30>
		tmp=*(s++);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	1c5a      	adds	r2, r3, #1
 8002db2:	607a      	str	r2, [r7, #4]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	72fb      	strb	r3, [r7, #11]
		pos++;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	3301      	adds	r3, #1
 8002dbc:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d808      	bhi.n	8002dd8 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8002dc6:	7afb      	ldrb	r3, [r7, #11]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff ffc1 	bl	8002d50 <LCD0_putch>
	while(*s){
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1eb      	bne.n	8002dae <LCD0_string_size+0x10>
 8002dd6:	e007      	b.n	8002de8 <LCD0_string_size+0x4a>
			break;
 8002dd8:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8002dda:	e005      	b.n	8002de8 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8002ddc:	2020      	movs	r0, #32
 8002dde:	f7ff ffb7 	bl	8002d50 <LCD0_putch>
		pos++;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	3301      	adds	r3, #1
 8002de6:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d3f5      	bcc.n	8002ddc <LCD0_string_size+0x3e>
	}
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 8002e02:	e005      	b.n	8002e10 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8002e04:	2020      	movs	r0, #32
 8002e06:	f7ff ffa3 	bl	8002d50 <LCD0_putch>
	for(; n; n--){
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	607b      	str	r3, [r7, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f6      	bne.n	8002e04 <LCD0_hspace+0xa>
	}
}
 8002e16:	bf00      	nop
 8002e18:	bf00      	nop
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <LCD0_clear>:
void LCD0_clear(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8002e24:	2100      	movs	r1, #0
 8002e26:	2001      	movs	r0, #1
 8002e28:	f7ff fd54 	bl	80028d4 <LCD0_write>
	stm.systick.delay_ms(2);
 8002e2c:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <LCD0_clear+0x1c>)
 8002e2e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002e32:	2002      	movs	r0, #2
 8002e34:	4798      	blx	r3
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	2000041c 	.word	0x2000041c

08002e40 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
	switch(y){
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d837      	bhi.n	8002ec0 <LCD0_gotoxy+0x80>
 8002e50:	a201      	add	r2, pc, #4	; (adr r2, 8002e58 <LCD0_gotoxy+0x18>)
 8002e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e56:	bf00      	nop
 8002e58:	08002e69 	.word	0x08002e69
 8002e5c:	08002e7f 	.word	0x08002e7f
 8002e60:	08002e95 	.word	0x08002e95
 8002e64:	08002eab 	.word	0x08002eab
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	3b80      	subs	r3, #128	; 0x80
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2100      	movs	r1, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fd2e 	bl	80028d4 <LCD0_write>
			LCD0_BF();
 8002e78:	f7ff ff3e 	bl	8002cf8 <LCD0_BF>
			break;
 8002e7c:	e021      	b.n	8002ec2 <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	3b40      	subs	r3, #64	; 0x40
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2100      	movs	r1, #0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff fd23 	bl	80028d4 <LCD0_write>
			LCD0_BF();
 8002e8e:	f7ff ff33 	bl	8002cf8 <LCD0_BF>
			break;
 8002e92:	e016      	b.n	8002ec2 <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	3b6c      	subs	r3, #108	; 0x6c
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fd18 	bl	80028d4 <LCD0_write>
			LCD0_BF();
 8002ea4:	f7ff ff28 	bl	8002cf8 <LCD0_BF>
			break;
 8002ea8:	e00b      	b.n	8002ec2 <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	3b2c      	subs	r3, #44	; 0x2c
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fd0d 	bl	80028d4 <LCD0_write>
			LCD0_BF();
 8002eba:	f7ff ff1d 	bl	8002cf8 <LCD0_BF>
			break;
 8002ebe:	e000      	b.n	8002ec2 <LCD0_gotoxy+0x82>
		default:
			break;
 8002ec0:	bf00      	nop
	}
}
 8002ec2:	bf00      	nop
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop

08002ecc <LCD0_reboot>:
void LCD0_reboot(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <LCD0_reboot+0x3c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
 8002edc:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8002ede:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <LCD0_reboot+0x40>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	4053      	eors	r3, r2
 8002ee6:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8002ee8:	683a      	ldr	r2, [r7, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4013      	ands	r3, r2
 8002eee:	603b      	str	r3, [r7, #0]
	if(i)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <LCD0_reboot+0x2e>
		LCD0_inic();
 8002ef6:	f7ff fc21 	bl	800273c <LCD0_inic>
	lcd0_detect = tmp;
 8002efa:	4a04      	ldr	r2, [pc, #16]	; (8002f0c <LCD0_reboot+0x40>)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6013      	str	r3, [r2, #0]
}
 8002f00:	bf00      	nop
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200005d8 	.word	0x200005d8
 8002f0c:	200005dc 	.word	0x200005dc

08002f10 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8002f18:	4b99      	ldr	r3, [pc, #612]	; (8003180 <STM32446enable+0x270>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8002f1e:	4b99      	ldr	r3, [pc, #612]	; (8003184 <STM32446enable+0x274>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8002f24:	4998      	ldr	r1, [pc, #608]	; (8003188 <STM32446enable+0x278>)
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	e9c1 2300 	strd	r2, r3, [r1]
	// PLL Default
	PLL_parameter.Source = 16000000;
 8002f32:	4b96      	ldr	r3, [pc, #600]	; (800318c <STM32446enable+0x27c>)
 8002f34:	4a96      	ldr	r2, [pc, #600]	; (8003190 <STM32446enable+0x280>)
 8002f36:	601a      	str	r2, [r3, #0]
	PLL_parameter.M = 8; // 2Mhz
 8002f38:	4b94      	ldr	r3, [pc, #592]	; (800318c <STM32446enable+0x27c>)
 8002f3a:	2208      	movs	r2, #8
 8002f3c:	711a      	strb	r2, [r3, #4]
	PLL_parameter.N = 360; // 720Mhz PLL
 8002f3e:	4b93      	ldr	r3, [pc, #588]	; (800318c <STM32446enable+0x27c>)
 8002f40:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002f44:	80da      	strh	r2, [r3, #6]
	PLL_parameter.P = 4; // 180Mhz
 8002f46:	4b91      	ldr	r3, [pc, #580]	; (800318c <STM32446enable+0x27c>)
 8002f48:	2204      	movs	r2, #4
 8002f4a:	721a      	strb	r2, [r3, #8]
	PLL_parameter.Q = 15; // 48Mhz
 8002f4c:	4b8f      	ldr	r3, [pc, #572]	; (800318c <STM32446enable+0x27c>)
 8002f4e:	220f      	movs	r2, #15
 8002f50:	725a      	strb	r2, [r3, #9]
	PLL_parameter.R = 6; // 120Mhz
 8002f52:	4b8e      	ldr	r3, [pc, #568]	; (800318c <STM32446enable+0x27c>)
 8002f54:	2206      	movs	r2, #6
 8002f56:	729a      	strb	r2, [r3, #10]
	PLLI2S_parameter = PLLSAI_parameter = PLL_parameter;
 8002f58:	4b8e      	ldr	r3, [pc, #568]	; (8003194 <STM32446enable+0x284>)
 8002f5a:	4a8c      	ldr	r2, [pc, #560]	; (800318c <STM32446enable+0x27c>)
 8002f5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002f62:	4b8d      	ldr	r3, [pc, #564]	; (8003198 <STM32446enable+0x288>)
 8002f64:	4a8b      	ldr	r2, [pc, #556]	; (8003194 <STM32446enable+0x284>)
 8002f66:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8002f6c:	4b8b      	ldr	r3, [pc, #556]	; (800319c <STM32446enable+0x28c>)
 8002f6e:	4a8c      	ldr	r2, [pc, #560]	; (80031a0 <STM32446enable+0x290>)
 8002f70:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8002f72:	4b8a      	ldr	r3, [pc, #552]	; (800319c <STM32446enable+0x28c>)
 8002f74:	4a8b      	ldr	r2, [pc, #556]	; (80031a4 <STM32446enable+0x294>)
 8002f76:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8002f78:	4b88      	ldr	r3, [pc, #544]	; (800319c <STM32446enable+0x28c>)
 8002f7a:	4a8b      	ldr	r2, [pc, #556]	; (80031a8 <STM32446enable+0x298>)
 8002f7c:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8002f7e:	4b87      	ldr	r3, [pc, #540]	; (800319c <STM32446enable+0x28c>)
 8002f80:	4a8a      	ldr	r2, [pc, #552]	; (80031ac <STM32446enable+0x29c>)
 8002f82:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8002f84:	4b85      	ldr	r3, [pc, #532]	; (800319c <STM32446enable+0x28c>)
 8002f86:	4a8a      	ldr	r2, [pc, #552]	; (80031b0 <STM32446enable+0x2a0>)
 8002f88:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8002f8a:	4b84      	ldr	r3, [pc, #528]	; (800319c <STM32446enable+0x28c>)
 8002f8c:	4a89      	ldr	r2, [pc, #548]	; (80031b4 <STM32446enable+0x2a4>)
 8002f8e:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8002f90:	4b82      	ldr	r3, [pc, #520]	; (800319c <STM32446enable+0x28c>)
 8002f92:	4a89      	ldr	r2, [pc, #548]	; (80031b8 <STM32446enable+0x2a8>)
 8002f94:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8002f96:	4b81      	ldr	r3, [pc, #516]	; (800319c <STM32446enable+0x28c>)
 8002f98:	4a88      	ldr	r2, [pc, #544]	; (80031bc <STM32446enable+0x2ac>)
 8002f9a:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8002f9c:	4b7f      	ldr	r3, [pc, #508]	; (800319c <STM32446enable+0x28c>)
 8002f9e:	4a88      	ldr	r2, [pc, #544]	; (80031c0 <STM32446enable+0x2b0>)
 8002fa0:	621a      	str	r2, [r3, #32]
	ret.rcc.systemclock = SystemClock;
 8002fa2:	4b7e      	ldr	r3, [pc, #504]	; (800319c <STM32446enable+0x28c>)
 8002fa4:	4a87      	ldr	r2, [pc, #540]	; (80031c4 <STM32446enable+0x2b4>)
 8002fa6:	625a      	str	r2, [r3, #36]	; 0x24
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8002fa8:	4b7c      	ldr	r3, [pc, #496]	; (800319c <STM32446enable+0x28c>)
 8002faa:	4a87      	ldr	r2, [pc, #540]	; (80031c8 <STM32446enable+0x2b8>)
 8002fac:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8002fae:	4b7b      	ldr	r3, [pc, #492]	; (800319c <STM32446enable+0x28c>)
 8002fb0:	4a86      	ldr	r2, [pc, #536]	; (80031cc <STM32446enable+0x2bc>)
 8002fb2:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8002fb4:	4b79      	ldr	r3, [pc, #484]	; (800319c <STM32446enable+0x28c>)
 8002fb6:	4a86      	ldr	r2, [pc, #536]	; (80031d0 <STM32446enable+0x2c0>)
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8002fba:	4b78      	ldr	r3, [pc, #480]	; (800319c <STM32446enable+0x28c>)
 8002fbc:	4a85      	ldr	r2, [pc, #532]	; (80031d4 <STM32446enable+0x2c4>)
 8002fbe:	635a      	str	r2, [r3, #52]	; 0x34
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8002fc0:	4b76      	ldr	r3, [pc, #472]	; (800319c <STM32446enable+0x28c>)
 8002fc2:	4a85      	ldr	r2, [pc, #532]	; (80031d8 <STM32446enable+0x2c8>)
 8002fc4:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.moder = STM32446GpioAmoder;
 8002fc6:	4b75      	ldr	r3, [pc, #468]	; (800319c <STM32446enable+0x28c>)
 8002fc8:	4a84      	ldr	r2, [pc, #528]	; (80031dc <STM32446enable+0x2cc>)
 8002fca:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8002fcc:	4b73      	ldr	r3, [pc, #460]	; (800319c <STM32446enable+0x28c>)
 8002fce:	4a84      	ldr	r2, [pc, #528]	; (80031e0 <STM32446enable+0x2d0>)
 8002fd0:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8002fd2:	4b72      	ldr	r3, [pc, #456]	; (800319c <STM32446enable+0x28c>)
 8002fd4:	4a83      	ldr	r2, [pc, #524]	; (80031e4 <STM32446enable+0x2d4>)
 8002fd6:	645a      	str	r2, [r3, #68]	; 0x44
	ret.gpioa.reset = STM32446GpioAreset;
 8002fd8:	4b70      	ldr	r3, [pc, #448]	; (800319c <STM32446enable+0x28c>)
 8002fda:	4a83      	ldr	r2, [pc, #524]	; (80031e8 <STM32446enable+0x2d8>)
 8002fdc:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.set = STM32446GpioAset;
 8002fde:	4b6f      	ldr	r3, [pc, #444]	; (800319c <STM32446enable+0x28c>)
 8002fe0:	4a82      	ldr	r2, [pc, #520]	; (80031ec <STM32446enable+0x2dc>)
 8002fe2:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpioa.afr = STM32446GpioAafr;
 8002fe4:	4b6d      	ldr	r3, [pc, #436]	; (800319c <STM32446enable+0x28c>)
 8002fe6:	4a82      	ldr	r2, [pc, #520]	; (80031f0 <STM32446enable+0x2e0>)
 8002fe8:	649a      	str	r2, [r3, #72]	; 0x48
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8002fea:	4b6c      	ldr	r3, [pc, #432]	; (800319c <STM32446enable+0x28c>)
 8002fec:	4a81      	ldr	r2, [pc, #516]	; (80031f4 <STM32446enable+0x2e4>)
 8002fee:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.moder = STM32446GpioBmoder;
 8002ff0:	4b6a      	ldr	r3, [pc, #424]	; (800319c <STM32446enable+0x28c>)
 8002ff2:	4a81      	ldr	r2, [pc, #516]	; (80031f8 <STM32446enable+0x2e8>)
 8002ff4:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8002ff6:	4b69      	ldr	r3, [pc, #420]	; (800319c <STM32446enable+0x28c>)
 8002ff8:	4a80      	ldr	r2, [pc, #512]	; (80031fc <STM32446enable+0x2ec>)
 8002ffa:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8002ffc:	4b67      	ldr	r3, [pc, #412]	; (800319c <STM32446enable+0x28c>)
 8002ffe:	4a80      	ldr	r2, [pc, #512]	; (8003200 <STM32446enable+0x2f0>)
 8003000:	661a      	str	r2, [r3, #96]	; 0x60
	ret.gpiob.reset = STM32446GpioBreset;
 8003002:	4b66      	ldr	r3, [pc, #408]	; (800319c <STM32446enable+0x28c>)
 8003004:	4a7f      	ldr	r2, [pc, #508]	; (8003204 <STM32446enable+0x2f4>)
 8003006:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.set = STM32446GpioBset;
 8003008:	4b64      	ldr	r3, [pc, #400]	; (800319c <STM32446enable+0x28c>)
 800300a:	4a7f      	ldr	r2, [pc, #508]	; (8003208 <STM32446enable+0x2f8>)
 800300c:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpiob.afr = STM32446GpioBafr;
 800300e:	4b63      	ldr	r3, [pc, #396]	; (800319c <STM32446enable+0x28c>)
 8003010:	4a7e      	ldr	r2, [pc, #504]	; (800320c <STM32446enable+0x2fc>)
 8003012:	665a      	str	r2, [r3, #100]	; 0x64
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003014:	4b61      	ldr	r3, [pc, #388]	; (800319c <STM32446enable+0x28c>)
 8003016:	4a7e      	ldr	r2, [pc, #504]	; (8003210 <STM32446enable+0x300>)
 8003018:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.moder = STM32446GpioCmoder;
 800301a:	4b60      	ldr	r3, [pc, #384]	; (800319c <STM32446enable+0x28c>)
 800301c:	4a7d      	ldr	r2, [pc, #500]	; (8003214 <STM32446enable+0x304>)
 800301e:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003020:	4b5e      	ldr	r3, [pc, #376]	; (800319c <STM32446enable+0x28c>)
 8003022:	4a7d      	ldr	r2, [pc, #500]	; (8003218 <STM32446enable+0x308>)
 8003024:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003026:	4b5d      	ldr	r3, [pc, #372]	; (800319c <STM32446enable+0x28c>)
 8003028:	4a7c      	ldr	r2, [pc, #496]	; (800321c <STM32446enable+0x30c>)
 800302a:	67da      	str	r2, [r3, #124]	; 0x7c
	ret.gpioc.reset = STM32446GpioCreset;
 800302c:	4b5b      	ldr	r3, [pc, #364]	; (800319c <STM32446enable+0x28c>)
 800302e:	4a7c      	ldr	r2, [pc, #496]	; (8003220 <STM32446enable+0x310>)
 8003030:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.set = STM32446GpioCset;
 8003034:	4b59      	ldr	r3, [pc, #356]	; (800319c <STM32446enable+0x28c>)
 8003036:	4a7b      	ldr	r2, [pc, #492]	; (8003224 <STM32446enable+0x314>)
 8003038:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpioc.afr = STM32446GpioCafr;
 800303c:	4b57      	ldr	r3, [pc, #348]	; (800319c <STM32446enable+0x28c>)
 800303e:	4a7a      	ldr	r2, [pc, #488]	; (8003228 <STM32446enable+0x318>)
 8003040:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003044:	4b55      	ldr	r3, [pc, #340]	; (800319c <STM32446enable+0x28c>)
 8003046:	4a79      	ldr	r2, [pc, #484]	; (800322c <STM32446enable+0x31c>)
 8003048:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.moder = STM32446GpioDmoder;
 800304c:	4b53      	ldr	r3, [pc, #332]	; (800319c <STM32446enable+0x28c>)
 800304e:	4a78      	ldr	r2, [pc, #480]	; (8003230 <STM32446enable+0x320>)
 8003050:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003054:	4b51      	ldr	r3, [pc, #324]	; (800319c <STM32446enable+0x28c>)
 8003056:	4a77      	ldr	r2, [pc, #476]	; (8003234 <STM32446enable+0x324>)
 8003058:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 800305c:	4b4f      	ldr	r3, [pc, #316]	; (800319c <STM32446enable+0x28c>)
 800305e:	4a76      	ldr	r2, [pc, #472]	; (8003238 <STM32446enable+0x328>)
 8003060:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ret.gpiod.reset = STM32446GpioDreset;
 8003064:	4b4d      	ldr	r3, [pc, #308]	; (800319c <STM32446enable+0x28c>)
 8003066:	4a75      	ldr	r2, [pc, #468]	; (800323c <STM32446enable+0x32c>)
 8003068:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.set = STM32446GpioDset;
 800306c:	4b4b      	ldr	r3, [pc, #300]	; (800319c <STM32446enable+0x28c>)
 800306e:	4a74      	ldr	r2, [pc, #464]	; (8003240 <STM32446enable+0x330>)
 8003070:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpiod.afr = STM32446GpioDafr;
 8003074:	4b49      	ldr	r3, [pc, #292]	; (800319c <STM32446enable+0x28c>)
 8003076:	4a73      	ldr	r2, [pc, #460]	; (8003244 <STM32446enable+0x334>)
 8003078:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 800307c:	4b47      	ldr	r3, [pc, #284]	; (800319c <STM32446enable+0x28c>)
 800307e:	4a72      	ldr	r2, [pc, #456]	; (8003248 <STM32446enable+0x338>)
 8003080:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.moder = STM32446GpioEmoder;
 8003084:	4b45      	ldr	r3, [pc, #276]	; (800319c <STM32446enable+0x28c>)
 8003086:	4a71      	ldr	r2, [pc, #452]	; (800324c <STM32446enable+0x33c>)
 8003088:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 800308c:	4b43      	ldr	r3, [pc, #268]	; (800319c <STM32446enable+0x28c>)
 800308e:	4a70      	ldr	r2, [pc, #448]	; (8003250 <STM32446enable+0x340>)
 8003090:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003094:	4b41      	ldr	r3, [pc, #260]	; (800319c <STM32446enable+0x28c>)
 8003096:	4a6f      	ldr	r2, [pc, #444]	; (8003254 <STM32446enable+0x344>)
 8003098:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ret.gpioe.reset = STM32446GpioEreset;
 800309c:	4b3f      	ldr	r3, [pc, #252]	; (800319c <STM32446enable+0x28c>)
 800309e:	4a6e      	ldr	r2, [pc, #440]	; (8003258 <STM32446enable+0x348>)
 80030a0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.set = STM32446GpioEset;
 80030a4:	4b3d      	ldr	r3, [pc, #244]	; (800319c <STM32446enable+0x28c>)
 80030a6:	4a6d      	ldr	r2, [pc, #436]	; (800325c <STM32446enable+0x34c>)
 80030a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioe.afr = STM32446GpioEafr;
 80030ac:	4b3b      	ldr	r3, [pc, #236]	; (800319c <STM32446enable+0x28c>)
 80030ae:	4a6c      	ldr	r2, [pc, #432]	; (8003260 <STM32446enable+0x350>)
 80030b0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 80030b4:	4b39      	ldr	r3, [pc, #228]	; (800319c <STM32446enable+0x28c>)
 80030b6:	4a6b      	ldr	r2, [pc, #428]	; (8003264 <STM32446enable+0x354>)
 80030b8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.moder = STM32446GpioHmoder;
 80030bc:	4b37      	ldr	r3, [pc, #220]	; (800319c <STM32446enable+0x28c>)
 80030be:	4a6a      	ldr	r2, [pc, #424]	; (8003268 <STM32446enable+0x358>)
 80030c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 80030c4:	4b35      	ldr	r3, [pc, #212]	; (800319c <STM32446enable+0x28c>)
 80030c6:	4a69      	ldr	r2, [pc, #420]	; (800326c <STM32446enable+0x35c>)
 80030c8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 80030cc:	4b33      	ldr	r3, [pc, #204]	; (800319c <STM32446enable+0x28c>)
 80030ce:	4a68      	ldr	r2, [pc, #416]	; (8003270 <STM32446enable+0x360>)
 80030d0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	ret.gpioh.reset = STM32446GpioHreset;
 80030d4:	4b31      	ldr	r3, [pc, #196]	; (800319c <STM32446enable+0x28c>)
 80030d6:	4a67      	ldr	r2, [pc, #412]	; (8003274 <STM32446enable+0x364>)
 80030d8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.set = STM32446GpioHset;
 80030dc:	4b2f      	ldr	r3, [pc, #188]	; (800319c <STM32446enable+0x28c>)
 80030de:	4a66      	ldr	r2, [pc, #408]	; (8003278 <STM32446enable+0x368>)
 80030e0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.gpioh.afr = STM32446GpioHafr;
 80030e4:	4b2d      	ldr	r3, [pc, #180]	; (800319c <STM32446enable+0x28c>)
 80030e6:	4a65      	ldr	r2, [pc, #404]	; (800327c <STM32446enable+0x36c>)
 80030e8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 80030ec:	4b2b      	ldr	r3, [pc, #172]	; (800319c <STM32446enable+0x28c>)
 80030ee:	4a64      	ldr	r2, [pc, #400]	; (8003280 <STM32446enable+0x370>)
 80030f0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.inic = STM32446RtcInic;
 80030f4:	4b29      	ldr	r3, [pc, #164]	; (800319c <STM32446enable+0x28c>)
 80030f6:	4a63      	ldr	r2, [pc, #396]	; (8003284 <STM32446enable+0x374>)
 80030f8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Day = STM32446RtcDay;
 80030fc:	4b27      	ldr	r3, [pc, #156]	; (800319c <STM32446enable+0x28c>)
 80030fe:	4a62      	ldr	r2, [pc, #392]	; (8003288 <STM32446enable+0x378>)
 8003100:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.Month = STM32446RtcMonth;
 8003104:	4b25      	ldr	r3, [pc, #148]	; (800319c <STM32446enable+0x28c>)
 8003106:	4a61      	ldr	r2, [pc, #388]	; (800328c <STM32446enable+0x37c>)
 8003108:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 800310c:	4b23      	ldr	r3, [pc, #140]	; (800319c <STM32446enable+0x28c>)
 800310e:	4a60      	ldr	r2, [pc, #384]	; (8003290 <STM32446enable+0x380>)
 8003110:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Year = STM32446RtcYear;
 8003114:	4b21      	ldr	r3, [pc, #132]	; (800319c <STM32446enable+0x28c>)
 8003116:	4a5f      	ldr	r2, [pc, #380]	; (8003294 <STM32446enable+0x384>)
 8003118:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Hour = STM32446RtcHour;
 800311c:	4b1f      	ldr	r3, [pc, #124]	; (800319c <STM32446enable+0x28c>)
 800311e:	4a5e      	ldr	r2, [pc, #376]	; (8003298 <STM32446enable+0x388>)
 8003120:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Minute = STM32446RtcMinute;
 8003124:	4b1d      	ldr	r3, [pc, #116]	; (800319c <STM32446enable+0x28c>)
 8003126:	4a5d      	ldr	r2, [pc, #372]	; (800329c <STM32446enable+0x38c>)
 8003128:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.Second = STM32446RtcSecond;
 800312c:	4b1b      	ldr	r3, [pc, #108]	; (800319c <STM32446enable+0x28c>)
 800312e:	4a5c      	ldr	r2, [pc, #368]	; (80032a0 <STM32446enable+0x390>)
 8003130:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003134:	4b19      	ldr	r3, [pc, #100]	; (800319c <STM32446enable+0x28c>)
 8003136:	4a5b      	ldr	r2, [pc, #364]	; (80032a4 <STM32446enable+0x394>)
 8003138:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 800313c:	4b17      	ldr	r3, [pc, #92]	; (800319c <STM32446enable+0x28c>)
 800313e:	4a5a      	ldr	r2, [pc, #360]	; (80032a8 <STM32446enable+0x398>)
 8003140:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003144:	4b15      	ldr	r3, [pc, #84]	; (800319c <STM32446enable+0x28c>)
 8003146:	4a59      	ldr	r2, [pc, #356]	; (80032ac <STM32446enable+0x39c>)
 8003148:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 800314c:	4b13      	ldr	r3, [pc, #76]	; (800319c <STM32446enable+0x28c>)
 800314e:	4a58      	ldr	r2, [pc, #352]	; (80032b0 <STM32446enable+0x3a0>)
 8003150:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <STM32446enable+0x28c>)
 8003156:	4a57      	ldr	r2, [pc, #348]	; (80032b4 <STM32446enable+0x3a4>)
 8003158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 800315c:	4b0f      	ldr	r3, [pc, #60]	; (800319c <STM32446enable+0x28c>)
 800315e:	4a56      	ldr	r2, [pc, #344]	; (80032b8 <STM32446enable+0x3a8>)
 8003160:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <STM32446enable+0x28c>)
 8003166:	4a55      	ldr	r2, [pc, #340]	; (80032bc <STM32446enable+0x3ac>)
 8003168:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <STM32446enable+0x28c>)
 800316e:	4a54      	ldr	r2, [pc, #336]	; (80032c0 <STM32446enable+0x3b0>)
 8003170:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_ms = STM32446delay_ms;
 8003174:	4b09      	ldr	r3, [pc, #36]	; (800319c <STM32446enable+0x28c>)
 8003176:	4a53      	ldr	r2, [pc, #332]	; (80032c4 <STM32446enable+0x3b4>)
 8003178:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
 800317c:	e0a4      	b.n	80032c8 <STM32446enable+0x3b8>
 800317e:	bf00      	nop
 8003180:	200007a8 	.word	0x200007a8
 8003184:	200007b8 	.word	0x200007b8
 8003188:	200007c8 	.word	0x200007c8
 800318c:	200007d0 	.word	0x200007d0
 8003190:	00f42400 	.word	0x00f42400
 8003194:	200007dc 	.word	0x200007dc
 8003198:	200007e8 	.word	0x200007e8
 800319c:	200005e0 	.word	0x200005e0
 80031a0:	40023c00 	.word	0x40023c00
 80031a4:	40023000 	.word	0x40023000
 80031a8:	40007000 	.word	0x40007000
 80031ac:	40023800 	.word	0x40023800
 80031b0:	080034f9 	.word	0x080034f9
 80031b4:	080035b5 	.word	0x080035b5
 80031b8:	0800363d 	.word	0x0800363d
 80031bc:	080036f9 	.word	0x080036f9
 80031c0:	0800377d 	.word	0x0800377d
 80031c4:	08003ce9 	.word	0x08003ce9
 80031c8:	08003a1d 	.word	0x08003a1d
 80031cc:	08003bed 	.word	0x08003bed
 80031d0:	08003c41 	.word	0x08003c41
 80031d4:	08003c95 	.word	0x08003c95
 80031d8:	40020000 	.word	0x40020000
 80031dc:	08004049 	.word	0x08004049
 80031e0:	080040f1 	.word	0x080040f1
 80031e4:	08004199 	.word	0x08004199
 80031e8:	08004241 	.word	0x08004241
 80031ec:	08004265 	.word	0x08004265
 80031f0:	08004289 	.word	0x08004289
 80031f4:	40020400 	.word	0x40020400
 80031f8:	08004381 	.word	0x08004381
 80031fc:	08004429 	.word	0x08004429
 8003200:	080044d1 	.word	0x080044d1
 8003204:	08004579 	.word	0x08004579
 8003208:	0800459d 	.word	0x0800459d
 800320c:	080045c1 	.word	0x080045c1
 8003210:	40020800 	.word	0x40020800
 8003214:	080046b9 	.word	0x080046b9
 8003218:	08004761 	.word	0x08004761
 800321c:	08004809 	.word	0x08004809
 8003220:	080048b1 	.word	0x080048b1
 8003224:	080048d5 	.word	0x080048d5
 8003228:	080048f9 	.word	0x080048f9
 800322c:	40020c00 	.word	0x40020c00
 8003230:	080049f1 	.word	0x080049f1
 8003234:	08004aa9 	.word	0x08004aa9
 8003238:	08004b61 	.word	0x08004b61
 800323c:	08004c19 	.word	0x08004c19
 8003240:	08004c3d 	.word	0x08004c3d
 8003244:	08004c61 	.word	0x08004c61
 8003248:	40021000 	.word	0x40021000
 800324c:	08004d69 	.word	0x08004d69
 8003250:	08004e21 	.word	0x08004e21
 8003254:	08004ed9 	.word	0x08004ed9
 8003258:	08004f91 	.word	0x08004f91
 800325c:	08004fb5 	.word	0x08004fb5
 8003260:	08004fd9 	.word	0x08004fd9
 8003264:	40021c00 	.word	0x40021c00
 8003268:	080050e1 	.word	0x080050e1
 800326c:	08005199 	.word	0x08005199
 8003270:	08005251 	.word	0x08005251
 8003274:	08005309 	.word	0x08005309
 8003278:	0800532d 	.word	0x0800532d
 800327c:	08005351 	.word	0x08005351
 8003280:	40002800 	.word	0x40002800
 8003284:	08005459 	.word	0x08005459
 8003288:	0800584d 	.word	0x0800584d
 800328c:	080057cd 	.word	0x080057cd
 8003290:	08005769 	.word	0x08005769
 8003294:	080056e9 	.word	0x080056e9
 8003298:	0800553d 	.word	0x0800553d
 800329c:	080055cd 	.word	0x080055cd
 80032a0:	0800565d 	.word	0x0800565d
 80032a4:	08005931 	.word	0x08005931
 80032a8:	08005a5d 	.word	0x08005a5d
 80032ac:	080058c9 	.word	0x080058c9
 80032b0:	40013800 	.word	0x40013800
 80032b4:	40026000 	.word	0x40026000
 80032b8:	40026400 	.word	0x40026400
 80032bc:	e000e100 	.word	0xe000e100
 80032c0:	e000e010 	.word	0xe000e010
 80032c4:	080066a9 	.word	0x080066a9
	ret.systick.delay_10us = STM32446delay_10us;
 80032c8:	4b51      	ldr	r3, [pc, #324]	; (8003410 <STM32446enable+0x500>)
 80032ca:	4a52      	ldr	r2, [pc, #328]	; (8003414 <STM32446enable+0x504>)
 80032cc:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	ret.systick.delay_us = STM32446delay_us;
 80032d0:	4b4f      	ldr	r3, [pc, #316]	; (8003410 <STM32446enable+0x500>)
 80032d2:	4a51      	ldr	r2, [pc, #324]	; (8003418 <STM32446enable+0x508>)
 80032d4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 80032d8:	4b4d      	ldr	r3, [pc, #308]	; (8003410 <STM32446enable+0x500>)
 80032da:	4a50      	ldr	r2, [pc, #320]	; (800341c <STM32446enable+0x50c>)
 80032dc:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 80032e0:	4b4b      	ldr	r3, [pc, #300]	; (8003410 <STM32446enable+0x500>)
 80032e2:	4a4f      	ldr	r2, [pc, #316]	; (8003420 <STM32446enable+0x510>)
 80032e4:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 80032e8:	4b49      	ldr	r3, [pc, #292]	; (8003410 <STM32446enable+0x500>)
 80032ea:	4a4e      	ldr	r2, [pc, #312]	; (8003424 <STM32446enable+0x514>)
 80032ec:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 80032f0:	4b47      	ldr	r3, [pc, #284]	; (8003410 <STM32446enable+0x500>)
 80032f2:	4a4d      	ldr	r2, [pc, #308]	; (8003428 <STM32446enable+0x518>)
 80032f4:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.temp = STM32446Adc1TEMP;
 80032f8:	4b45      	ldr	r3, [pc, #276]	; (8003410 <STM32446enable+0x500>)
 80032fa:	4a4c      	ldr	r2, [pc, #304]	; (800342c <STM32446enable+0x51c>)
 80032fc:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	ret.adc1.single.start = STM32446Adc1Start;
 8003300:	4b43      	ldr	r3, [pc, #268]	; (8003410 <STM32446enable+0x500>)
 8003302:	4a4b      	ldr	r2, [pc, #300]	; (8003430 <STM32446enable+0x520>)
 8003304:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.read = STM32446Adc1Read;
 8003308:	4b41      	ldr	r3, [pc, #260]	; (8003410 <STM32446enable+0x500>)
 800330a:	4a4a      	ldr	r2, [pc, #296]	; (8003434 <STM32446enable+0x524>)
 800330c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003310:	4b3f      	ldr	r3, [pc, #252]	; (8003410 <STM32446enable+0x500>)
 8003312:	4a49      	ldr	r2, [pc, #292]	; (8003438 <STM32446enable+0x528>)
 8003314:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003318:	4b3d      	ldr	r3, [pc, #244]	; (8003410 <STM32446enable+0x500>)
 800331a:	4a48      	ldr	r2, [pc, #288]	; (800343c <STM32446enable+0x52c>)
 800331c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003320:	4b3b      	ldr	r3, [pc, #236]	; (8003410 <STM32446enable+0x500>)
 8003322:	4a47      	ldr	r2, [pc, #284]	; (8003440 <STM32446enable+0x530>)
 8003324:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003328:	4b39      	ldr	r3, [pc, #228]	; (8003410 <STM32446enable+0x500>)
 800332a:	4a46      	ldr	r2, [pc, #280]	; (8003444 <STM32446enable+0x534>)
 800332c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	ret.usart1.inic = STM32446Usart1Inic;
 8003330:	4b37      	ldr	r3, [pc, #220]	; (8003410 <STM32446enable+0x500>)
 8003332:	4a45      	ldr	r2, [pc, #276]	; (8003448 <STM32446enable+0x538>)
 8003334:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003338:	4b35      	ldr	r3, [pc, #212]	; (8003410 <STM32446enable+0x500>)
 800333a:	4a44      	ldr	r2, [pc, #272]	; (800344c <STM32446enable+0x53c>)
 800333c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.usart1.receive = STM32446Usart1Receive;
 8003340:	4b33      	ldr	r3, [pc, #204]	; (8003410 <STM32446enable+0x500>)
 8003342:	4a43      	ldr	r2, [pc, #268]	; (8003450 <STM32446enable+0x540>)
 8003344:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.usart1.parameters = STM32446Usart1Parameters;
 8003348:	4b31      	ldr	r3, [pc, #196]	; (8003410 <STM32446enable+0x500>)
 800334a:	4a42      	ldr	r2, [pc, #264]	; (8003454 <STM32446enable+0x544>)
 800334c:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.usart1.stop = STM32446Usart1Stop;
 8003350:	4b2f      	ldr	r3, [pc, #188]	; (8003410 <STM32446enable+0x500>)
 8003352:	4a41      	ldr	r2, [pc, #260]	; (8003458 <STM32446enable+0x548>)
 8003354:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003358:	4b2d      	ldr	r3, [pc, #180]	; (8003410 <STM32446enable+0x500>)
 800335a:	4a40      	ldr	r2, [pc, #256]	; (800345c <STM32446enable+0x54c>)
 800335c:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003360:	4b2b      	ldr	r3, [pc, #172]	; (8003410 <STM32446enable+0x500>)
 8003362:	4a3f      	ldr	r2, [pc, #252]	; (8003460 <STM32446enable+0x550>)
 8003364:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.dec2bcd = STM32446dec2bcd;
 8003368:	4b29      	ldr	r3, [pc, #164]	; (8003410 <STM32446enable+0x500>)
 800336a:	4a3e      	ldr	r2, [pc, #248]	; (8003464 <STM32446enable+0x554>)
 800336c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.triggerA = STM32446triggerA;
 8003370:	4b27      	ldr	r3, [pc, #156]	; (8003410 <STM32446enable+0x500>)
 8003372:	4a3d      	ldr	r2, [pc, #244]	; (8003468 <STM32446enable+0x558>)
 8003374:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.triggerB = STM32446triggerB;
 8003378:	4b25      	ldr	r3, [pc, #148]	; (8003410 <STM32446enable+0x500>)
 800337a:	4a3c      	ldr	r2, [pc, #240]	; (800346c <STM32446enable+0x55c>)
 800337c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003380:	4b23      	ldr	r3, [pc, #140]	; (8003410 <STM32446enable+0x500>)
 8003382:	4a3b      	ldr	r2, [pc, #236]	; (8003470 <STM32446enable+0x560>)
 8003384:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003388:	4b21      	ldr	r3, [pc, #132]	; (8003410 <STM32446enable+0x500>)
 800338a:	4a3a      	ldr	r2, [pc, #232]	; (8003474 <STM32446enable+0x564>)
 800338c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003390:	4b1f      	ldr	r3, [pc, #124]	; (8003410 <STM32446enable+0x500>)
 8003392:	4a39      	ldr	r2, [pc, #228]	; (8003478 <STM32446enable+0x568>)
 8003394:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003398:	4b1d      	ldr	r3, [pc, #116]	; (8003410 <STM32446enable+0x500>)
 800339a:	4a38      	ldr	r2, [pc, #224]	; (800347c <STM32446enable+0x56c>)
 800339c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.SwapByte = STM32SwapByte;
 80033a0:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <STM32446enable+0x500>)
 80033a2:	4a37      	ldr	r2, [pc, #220]	; (8003480 <STM32446enable+0x570>)
 80033a4:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.setpins = STM32446GpioSetpins;
 80033a8:	4b19      	ldr	r3, [pc, #100]	; (8003410 <STM32446enable+0x500>)
 80033aa:	4a36      	ldr	r2, [pc, #216]	; (8003484 <STM32446enable+0x574>)
 80033ac:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.setpin = STM32446GpioSetpin;
 80033b0:	4b17      	ldr	r3, [pc, #92]	; (8003410 <STM32446enable+0x500>)
 80033b2:	4a35      	ldr	r2, [pc, #212]	; (8003488 <STM32446enable+0x578>)
 80033b4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.set = STM32446GpioSet;
 80033b8:	4b15      	ldr	r3, [pc, #84]	; (8003410 <STM32446enable+0x500>)
 80033ba:	4a34      	ldr	r2, [pc, #208]	; (800348c <STM32446enable+0x57c>)
 80033bc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.func.resetpins = STM32446GpioResetpins;
 80033c0:	4b13      	ldr	r3, [pc, #76]	; (8003410 <STM32446enable+0x500>)
 80033c2:	4a33      	ldr	r2, [pc, #204]	; (8003490 <STM32446enable+0x580>)
 80033c4:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.func.resetpin = STM32446GpioResetpin;
 80033c8:	4b11      	ldr	r3, [pc, #68]	; (8003410 <STM32446enable+0x500>)
 80033ca:	4a32      	ldr	r2, [pc, #200]	; (8003494 <STM32446enable+0x584>)
 80033cc:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.func.reset = STM32446GpioReset;
 80033d0:	4b0f      	ldr	r3, [pc, #60]	; (8003410 <STM32446enable+0x500>)
 80033d2:	4a31      	ldr	r2, [pc, #196]	; (8003498 <STM32446enable+0x588>)
 80033d4:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	ret.func.setupreg = STM32446Gpiosetupreg;
 80033d8:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <STM32446enable+0x500>)
 80033da:	4a30      	ldr	r2, [pc, #192]	; (800349c <STM32446enable+0x58c>)
 80033dc:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	ret.func.setup = STM32446GpioSetup;
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <STM32446enable+0x500>)
 80033e2:	4a2f      	ldr	r2, [pc, #188]	; (80034a0 <STM32446enable+0x590>)
 80033e4:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	ret.func.test = template;
 80033e8:	4b09      	ldr	r3, [pc, #36]	; (8003410 <STM32446enable+0x500>)
 80033ea:	4a2e      	ldr	r2, [pc, #184]	; (80034a4 <STM32446enable+0x594>)
 80033ec:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 80033f0:	f003 f93c 	bl	800666c <SystickInic>
	/****************************************************************************/
	return ret;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a06      	ldr	r2, [pc, #24]	; (8003410 <STM32446enable+0x500>)
 80033f8:	4618      	mov	r0, r3
 80033fa:	4611      	mov	r1, r2
 80033fc:	f44f 73de 	mov.w	r3, #444	; 0x1bc
 8003400:	461a      	mov	r2, r3
 8003402:	f003 fa31 	bl	8006868 <memcpy>
}
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	200005e0 	.word	0x200005e0
 8003414:	08006719 	.word	0x08006719
 8003418:	08006789 	.word	0x08006789
 800341c:	40014000 	.word	0x40014000
 8003420:	40012000 	.word	0x40012000
 8003424:	08005b89 	.word	0x08005b89
 8003428:	08005c11 	.word	0x08005c11
 800342c:	08005c39 	.word	0x08005c39
 8003430:	08005c61 	.word	0x08005c61
 8003434:	08005c9d 	.word	0x08005c9d
 8003438:	08005cf9 	.word	0x08005cf9
 800343c:	08005d31 	.word	0x08005d31
 8003440:	40012300 	.word	0x40012300
 8003444:	40011000 	.word	0x40011000
 8003448:	08005d59 	.word	0x08005d59
 800344c:	08005dd5 	.word	0x08005dd5
 8003450:	08005e25 	.word	0x08005e25
 8003454:	08005e79 	.word	0x08005e79
 8003458:	080061ed 	.word	0x080061ed
 800345c:	080034a9 	.word	0x080034a9
 8003460:	08006215 	.word	0x08006215
 8003464:	08006249 	.word	0x08006249
 8003468:	0800628d 	.word	0x0800628d
 800346c:	08006339 	.word	0x08006339
 8003470:	080063e5 	.word	0x080063e5
 8003474:	08006409 	.word	0x08006409
 8003478:	0800642d 	.word	0x0800642d
 800347c:	08006465 	.word	0x08006465
 8003480:	0800649d 	.word	0x0800649d
 8003484:	08003d91 	.word	0x08003d91
 8003488:	08003de3 	.word	0x08003de3
 800348c:	08003e07 	.word	0x08003e07
 8003490:	08003e23 	.word	0x08003e23
 8003494:	08003e77 	.word	0x08003e77
 8003498:	08003e9d 	.word	0x08003e9d
 800349c:	08003ec1 	.word	0x08003ec1
 80034a0:	08003f61 	.word	0x08003f61
 80034a4:	0800665d 	.word	0x0800665d

080034a8 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISION parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 360, 2, 15, 6); // 0,8,360,4,15,6.
 80034ae:	2306      	movs	r3, #6
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	230f      	movs	r3, #15
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	2302      	movs	r3, #2
 80034b8:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80034bc:	2108      	movs	r1, #8
 80034be:	2000      	movs	r0, #0
 80034c0:	f000 faac 	bl	8003a1c <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(1); // Only enable when Division is configured correctly.
 80034c4:	2001      	movs	r0, #1
 80034c6:	f000 fb91 	bl	8003bec <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(8, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 80034ca:	2300      	movs	r3, #0
 80034cc:	2201      	movs	r2, #1
 80034ce:	2101      	movs	r1, #1
 80034d0:	2001      	movs	r0, #1
 80034d2:	f000 f953 	bl	800377c <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 80034d6:	2000      	movs	r0, #0
 80034d8:	f000 f80e 	bl	80034f8 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 80034dc:	2000      	movs	r0, #0
 80034de:	f000 f869 	bl	80035b4 <STM32446RccHSelect>
 80034e2:	4603      	mov	r3, r0
 80034e4:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 80034e6:	2002      	movs	r0, #2
 80034e8:	f000 f8a8 	bl	800363c <STM32446RccLEnable>
	return clkused;
 80034ec:	79fb      	ldrb	r3, [r7, #7]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003500:	2301      	movs	r3, #1
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	2301      	movs	r3, #1
 8003506:	60bb      	str	r3, [r7, #8]
 8003508:	e048      	b.n	800359c <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d117      	bne.n	8003540 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00a      	beq.n	800352c <STM32446RccHEnable+0x34>
 8003516:	4b26      	ldr	r3, [pc, #152]	; (80035b0 <STM32446RccHEnable+0xb8>)
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b24      	ldr	r3, [pc, #144]	; (80035b0 <STM32446RccHEnable+0xb8>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f042 0201 	orr.w	r2, r2, #1
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	2300      	movs	r3, #0
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	e037      	b.n	800359c <STM32446RccHEnable+0xa4>
 800352c:	4b20      	ldr	r3, [pc, #128]	; (80035b0 <STM32446RccHEnable+0xb8>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d030      	beq.n	800359c <STM32446RccHEnable+0xa4>
 800353a:	2300      	movs	r3, #0
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	e02d      	b.n	800359c <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d117      	bne.n	8003576 <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <STM32446RccHEnable+0x6a>
 800354c:	4b18      	ldr	r3, [pc, #96]	; (80035b0 <STM32446RccHEnable+0xb8>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	4b17      	ldr	r3, [pc, #92]	; (80035b0 <STM32446RccHEnable+0xb8>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800355a:	601a      	str	r2, [r3, #0]
 800355c:	2300      	movs	r3, #0
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e01c      	b.n	800359c <STM32446RccHEnable+0xa4>
 8003562:	4b13      	ldr	r3, [pc, #76]	; (80035b0 <STM32446RccHEnable+0xb8>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d015      	beq.n	800359c <STM32446RccHEnable+0xa4>
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	e012      	b.n	800359c <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b02      	cmp	r3, #2
 800357a:	d10d      	bne.n	8003598 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d007      	beq.n	8003592 <STM32446RccHEnable+0x9a>
 8003582:	4b0b      	ldr	r3, [pc, #44]	; (80035b0 <STM32446RccHEnable+0xb8>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <STM32446RccHEnable+0xb8>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003590:	601a      	str	r2, [r3, #0]
			hclock = 1;
 8003592:	2301      	movs	r3, #1
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	e001      	b.n	800359c <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8003598:	2300      	movs	r3, #0
 800359a:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1b3      	bne.n	800350a <STM32446RccHEnable+0x12>
	}
}
 80035a2:	bf00      	nop
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	200005e0 	.word	0x200005e0

080035b4 <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 80035be:	4b1e      	ldr	r3, [pc, #120]	; (8003638 <STM32446RccHSelect+0x84>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <STM32446RccHSelect+0x84>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f022 0203 	bic.w	r2, r2, #3
 80035cc:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d018      	beq.n	8003606 <STM32446RccHSelect+0x52>
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	dc1f      	bgt.n	8003618 <STM32446RccHSelect+0x64>
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d002      	beq.n	80035e2 <STM32446RccHSelect+0x2e>
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d009      	beq.n	80035f4 <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 80035e0:	e01a      	b.n	8003618 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 80035e2:	4b15      	ldr	r3, [pc, #84]	; (8003638 <STM32446RccHSelect+0x84>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	4b13      	ldr	r3, [pc, #76]	; (8003638 <STM32446RccHSelect+0x84>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f042 0201 	orr.w	r2, r2, #1
 80035f0:	609a      	str	r2, [r3, #8]
			break;
 80035f2:	e012      	b.n	800361a <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 80035f4:	4b10      	ldr	r3, [pc, #64]	; (8003638 <STM32446RccHSelect+0x84>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <STM32446RccHSelect+0x84>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	f042 0202 	orr.w	r2, r2, #2
 8003602:	609a      	str	r2, [r3, #8]
			break;
 8003604:	e009      	b.n	800361a <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 8003606:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <STM32446RccHSelect+0x84>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <STM32446RccHSelect+0x84>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	f042 0203 	orr.w	r2, r2, #3
 8003614:	609a      	str	r2, [r3, #8]
			break;
 8003616:	e000      	b.n	800361a <STM32446RccHSelect+0x66>
			break;
 8003618:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 800361a:	4b07      	ldr	r3, [pc, #28]	; (8003638 <STM32446RccHSelect+0x84>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	089b      	lsrs	r3, r3, #2
 8003622:	b2db      	uxtb	r3, r3
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	b2db      	uxtb	r3, r3
}
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	200005e0 	.word	0x200005e0

0800363c <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003644:	2301      	movs	r3, #1
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	2301      	movs	r3, #1
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	e048      	b.n	80036e0 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b02      	cmp	r3, #2
 8003652:	d117      	bne.n	8003684 <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <STM32446RccLEnable+0x34>
 800365a:	4b26      	ldr	r3, [pc, #152]	; (80036f4 <STM32446RccLEnable+0xb8>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003660:	4b24      	ldr	r3, [pc, #144]	; (80036f4 <STM32446RccLEnable+0xb8>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f042 0201 	orr.w	r2, r2, #1
 8003668:	675a      	str	r2, [r3, #116]	; 0x74
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	e037      	b.n	80036e0 <STM32446RccLEnable+0xa4>
 8003670:	4b20      	ldr	r3, [pc, #128]	; (80036f4 <STM32446RccLEnable+0xb8>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d030      	beq.n	80036e0 <STM32446RccLEnable+0xa4>
 800367e:	2300      	movs	r3, #0
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	e02d      	b.n	80036e0 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d117      	bne.n	80036ba <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00a      	beq.n	80036a6 <STM32446RccLEnable+0x6a>
 8003690:	4b18      	ldr	r3, [pc, #96]	; (80036f4 <STM32446RccLEnable+0xb8>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003696:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <STM32446RccLEnable+0xb8>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	671a      	str	r2, [r3, #112]	; 0x70
 80036a0:	2300      	movs	r3, #0
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	e01c      	b.n	80036e0 <STM32446RccLEnable+0xa4>
 80036a6:	4b13      	ldr	r3, [pc, #76]	; (80036f4 <STM32446RccLEnable+0xb8>)
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d015      	beq.n	80036e0 <STM32446RccLEnable+0xa4>
 80036b4:	2300      	movs	r3, #0
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	e012      	b.n	80036e0 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b04      	cmp	r3, #4
 80036be:	d10d      	bne.n	80036dc <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d007      	beq.n	80036d6 <STM32446RccLEnable+0x9a>
 80036c6:	4b0b      	ldr	r3, [pc, #44]	; (80036f4 <STM32446RccLEnable+0xb8>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036cc:	4b09      	ldr	r3, [pc, #36]	; (80036f4 <STM32446RccLEnable+0xb8>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f042 0204 	orr.w	r2, r2, #4
 80036d4:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 80036d6:	2301      	movs	r3, #1
 80036d8:	607b      	str	r3, [r7, #4]
 80036da:	e001      	b.n	80036e0 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 80036dc:	2302      	movs	r3, #2
 80036de:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1b3      	bne.n	800364e <STM32446RccLEnable+0x12>
	}
}
 80036e6:	bf00      	nop
 80036e8:	bf00      	nop
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	200005e0 	.word	0x200005e0

080036f8 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 8003702:	4b1d      	ldr	r3, [pc, #116]	; (8003778 <STM32446RccLSelect+0x80>)
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003708:	4b1b      	ldr	r3, [pc, #108]	; (8003778 <STM32446RccLSelect+0x80>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003710:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	2b03      	cmp	r3, #3
 8003716:	d017      	beq.n	8003748 <STM32446RccLSelect+0x50>
 8003718:	2b03      	cmp	r3, #3
 800371a:	dc1e      	bgt.n	800375a <STM32446RccLSelect+0x62>
 800371c:	2b01      	cmp	r3, #1
 800371e:	d00a      	beq.n	8003736 <STM32446RccLSelect+0x3e>
 8003720:	2b02      	cmp	r3, #2
 8003722:	d11a      	bne.n	800375a <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 8003724:	4b14      	ldr	r3, [pc, #80]	; (8003778 <STM32446RccLSelect+0x80>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800372a:	4b13      	ldr	r3, [pc, #76]	; (8003778 <STM32446RccLSelect+0x80>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003732:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8003734:	e01a      	b.n	800376c <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 8003736:	4b10      	ldr	r3, [pc, #64]	; (8003778 <STM32446RccLSelect+0x80>)
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800373c:	4b0e      	ldr	r3, [pc, #56]	; (8003778 <STM32446RccLSelect+0x80>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003744:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8003746:	e011      	b.n	800376c <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 8003748:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <STM32446RccLSelect+0x80>)
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800374e:	4b0a      	ldr	r3, [pc, #40]	; (8003778 <STM32446RccLSelect+0x80>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003756:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8003758:	e008      	b.n	800376c <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <STM32446RccLSelect+0x80>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003760:	4b05      	ldr	r3, [pc, #20]	; (8003778 <STM32446RccLSelect+0x80>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003768:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800376a:	bf00      	nop
	}
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	200005e0 	.word	0x200005e0

0800377c <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 800378a:	4ba2      	ldr	r3, [pc, #648]	; (8003a14 <STM32446Prescaler+0x298>)
 800378c:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 800378e:	4ba2      	ldr	r3, [pc, #648]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	6899      	ldr	r1, [r3, #8]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	43da      	mvns	r2, r3
 8003798:	4b9f      	ldr	r3, [pc, #636]	; (8003a18 <STM32446Prescaler+0x29c>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	400a      	ands	r2, r1
 800379e:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d90b      	bls.n	80037be <STM32446Prescaler+0x42>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b1f      	cmp	r3, #31
 80037aa:	d808      	bhi.n	80037be <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 80037ac:	4b9a      	ldr	r3, [pc, #616]	; (8003a18 <STM32446Prescaler+0x29c>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	041a      	lsls	r2, r3, #16
 80037b6:	4b98      	ldr	r3, [pc, #608]	; (8003a18 <STM32446Prescaler+0x29c>)
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	3b02      	subs	r3, #2
 80037c2:	2b0e      	cmp	r3, #14
 80037c4:	d844      	bhi.n	8003850 <STM32446Prescaler+0xd4>
 80037c6:	a201      	add	r2, pc, #4	; (adr r2, 80037cc <STM32446Prescaler+0x50>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	08003809 	.word	0x08003809
 80037d0:	08003851 	.word	0x08003851
 80037d4:	0800381b 	.word	0x0800381b
 80037d8:	08003851 	.word	0x08003851
 80037dc:	08003851 	.word	0x08003851
 80037e0:	08003851 	.word	0x08003851
 80037e4:	0800382d 	.word	0x0800382d
 80037e8:	08003851 	.word	0x08003851
 80037ec:	08003851 	.word	0x08003851
 80037f0:	08003851 	.word	0x08003851
 80037f4:	08003851 	.word	0x08003851
 80037f8:	08003851 	.word	0x08003851
 80037fc:	08003851 	.word	0x08003851
 8003800:	08003851 	.word	0x08003851
 8003804:	0800383f 	.word	0x0800383f
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 8003808:	4b83      	ldr	r3, [pc, #524]	; (8003a18 <STM32446Prescaler+0x29c>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	4b82      	ldr	r3, [pc, #520]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003816:	609a      	str	r2, [r3, #8]
			break;
 8003818:	e01b      	b.n	8003852 <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 800381a:	4b7f      	ldr	r3, [pc, #508]	; (8003a18 <STM32446Prescaler+0x29c>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	4b7d      	ldr	r3, [pc, #500]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8003828:	609a      	str	r2, [r3, #8]
			break;
 800382a:	e012      	b.n	8003852 <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 800382c:	4b7a      	ldr	r3, [pc, #488]	; (8003a18 <STM32446Prescaler+0x29c>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	4b79      	ldr	r3, [pc, #484]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800383a:	609a      	str	r2, [r3, #8]
			break;
 800383c:	e009      	b.n	8003852 <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 800383e:	4b76      	ldr	r3, [pc, #472]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	4b74      	ldr	r3, [pc, #464]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800384c:	609a      	str	r2, [r3, #8]
			break;
 800384e:	e000      	b.n	8003852 <STM32446Prescaler+0xd6>
		default:
			break;
 8003850:	bf00      	nop
	}

	switch(ppre1){ // 10
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	3b02      	subs	r3, #2
 8003856:	2b0e      	cmp	r3, #14
 8003858:	d844      	bhi.n	80038e4 <STM32446Prescaler+0x168>
 800385a:	a201      	add	r2, pc, #4	; (adr r2, 8003860 <STM32446Prescaler+0xe4>)
 800385c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003860:	0800389d 	.word	0x0800389d
 8003864:	080038e5 	.word	0x080038e5
 8003868:	080038af 	.word	0x080038af
 800386c:	080038e5 	.word	0x080038e5
 8003870:	080038e5 	.word	0x080038e5
 8003874:	080038e5 	.word	0x080038e5
 8003878:	080038c1 	.word	0x080038c1
 800387c:	080038e5 	.word	0x080038e5
 8003880:	080038e5 	.word	0x080038e5
 8003884:	080038e5 	.word	0x080038e5
 8003888:	080038e5 	.word	0x080038e5
 800388c:	080038e5 	.word	0x080038e5
 8003890:	080038e5 	.word	0x080038e5
 8003894:	080038e5 	.word	0x080038e5
 8003898:	080038d3 	.word	0x080038d3
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 800389c:	4b5e      	ldr	r3, [pc, #376]	; (8003a18 <STM32446Prescaler+0x29c>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	689a      	ldr	r2, [r3, #8]
 80038a2:	4b5d      	ldr	r3, [pc, #372]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038aa:	609a      	str	r2, [r3, #8]
		break;
 80038ac:	e01b      	b.n	80038e6 <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 80038ae:	4b5a      	ldr	r3, [pc, #360]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	4b58      	ldr	r3, [pc, #352]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80038bc:	609a      	str	r2, [r3, #8]
		break;
 80038be:	e012      	b.n	80038e6 <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 80038c0:	4b55      	ldr	r3, [pc, #340]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	4b54      	ldr	r3, [pc, #336]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 80038ce:	609a      	str	r2, [r3, #8]
		break;
 80038d0:	e009      	b.n	80038e6 <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 80038d2:	4b51      	ldr	r3, [pc, #324]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	4b4f      	ldr	r3, [pc, #316]	; (8003a18 <STM32446Prescaler+0x29c>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80038e0:	609a      	str	r2, [r3, #8]
		break;
 80038e2:	e000      	b.n	80038e6 <STM32446Prescaler+0x16a>
	default:
		break;
 80038e4:	bf00      	nop
	}

	switch(ahbpre){ // 4
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ec:	f000 8081 	beq.w	80039f2 <STM32446Prescaler+0x276>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038f6:	f200 8085 	bhi.w	8003a04 <STM32446Prescaler+0x288>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003900:	d06e      	beq.n	80039e0 <STM32446Prescaler+0x264>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003908:	d87c      	bhi.n	8003a04 <STM32446Prescaler+0x288>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b80      	cmp	r3, #128	; 0x80
 800390e:	d05e      	beq.n	80039ce <STM32446Prescaler+0x252>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2b80      	cmp	r3, #128	; 0x80
 8003914:	d876      	bhi.n	8003a04 <STM32446Prescaler+0x288>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b10      	cmp	r3, #16
 800391a:	d827      	bhi.n	800396c <STM32446Prescaler+0x1f0>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d370      	bcc.n	8003a04 <STM32446Prescaler+0x288>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	3b02      	subs	r3, #2
 8003926:	2b0e      	cmp	r3, #14
 8003928:	d86c      	bhi.n	8003a04 <STM32446Prescaler+0x288>
 800392a:	a201      	add	r2, pc, #4	; (adr r2, 8003930 <STM32446Prescaler+0x1b4>)
 800392c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003930:	08003975 	.word	0x08003975
 8003934:	08003a05 	.word	0x08003a05
 8003938:	08003987 	.word	0x08003987
 800393c:	08003a05 	.word	0x08003a05
 8003940:	08003a05 	.word	0x08003a05
 8003944:	08003a05 	.word	0x08003a05
 8003948:	08003999 	.word	0x08003999
 800394c:	08003a05 	.word	0x08003a05
 8003950:	08003a05 	.word	0x08003a05
 8003954:	08003a05 	.word	0x08003a05
 8003958:	08003a05 	.word	0x08003a05
 800395c:	08003a05 	.word	0x08003a05
 8003960:	08003a05 	.word	0x08003a05
 8003964:	08003a05 	.word	0x08003a05
 8003968:	080039ab 	.word	0x080039ab
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b40      	cmp	r3, #64	; 0x40
 8003970:	d024      	beq.n	80039bc <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 8003972:	e047      	b.n	8003a04 <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 8003974:	4b28      	ldr	r3, [pc, #160]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	4b27      	ldr	r3, [pc, #156]	; (8003a18 <STM32446Prescaler+0x29c>)
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003982:	609a      	str	r2, [r3, #8]
		break;
 8003984:	e03f      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 8003986:	4b24      	ldr	r3, [pc, #144]	; (8003a18 <STM32446Prescaler+0x29c>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	4b22      	ldr	r3, [pc, #136]	; (8003a18 <STM32446Prescaler+0x29c>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8003994:	609a      	str	r2, [r3, #8]
		break;
 8003996:	e036      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8003998:	4b1f      	ldr	r3, [pc, #124]	; (8003a18 <STM32446Prescaler+0x29c>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	4b1e      	ldr	r3, [pc, #120]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80039a6:	609a      	str	r2, [r3, #8]
		break;
 80039a8:	e02d      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 80039aa:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	4b19      	ldr	r3, [pc, #100]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 80039b8:	609a      	str	r2, [r3, #8]
		break;
 80039ba:	e024      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 80039bc:	4b16      	ldr	r3, [pc, #88]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	4b15      	ldr	r3, [pc, #84]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80039ca:	609a      	str	r2, [r3, #8]
		break;
 80039cc:	e01b      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 80039ce:	4b12      	ldr	r3, [pc, #72]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	4b10      	ldr	r3, [pc, #64]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 80039dc:	609a      	str	r2, [r3, #8]
		break;
 80039de:	e012      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 80039e0:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	689a      	ldr	r2, [r3, #8]
 80039e6:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80039ee:	609a      	str	r2, [r3, #8]
		break;
 80039f0:	e009      	b.n	8003a06 <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <STM32446Prescaler+0x29c>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003a00:	609a      	str	r2, [r3, #8]
		break;
 8003a02:	e000      	b.n	8003a06 <STM32446Prescaler+0x28a>
		break;
 8003a04:	bf00      	nop
	}
}
 8003a06:	bf00      	nop
 8003a08:	371c      	adds	r7, #28
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	001ffcf0 	.word	0x001ffcf0
 8003a18:	200005e0 	.word	0x200005e0

08003a1c <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 8003a2a:	4b6a      	ldr	r3, [pc, #424]	; (8003bd4 <STM32446PLLDivision+0x1b8>)
 8003a2c:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 8003a2e:	4b6a      	ldr	r3, [pc, #424]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	6859      	ldr	r1, [r3, #4]
 8003a34:	4b68      	ldr	r3, [pc, #416]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]


	if(pllr > 1 && pllr < 8){ // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d911      	bls.n	8003a68 <STM32446PLLDivision+0x4c>
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	2b07      	cmp	r3, #7
 8003a48:	d80e      	bhi.n	8003a68 <STM32446PLLDivision+0x4c>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 8003a4a:	4b63      	ldr	r3, [pc, #396]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a52:	071b      	lsls	r3, r3, #28
 8003a54:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 8003a58:	4b5f      	ldr	r3, [pc, #380]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	400a      	ands	r2, r1
 8003a5e:	605a      	str	r2, [r3, #4]
		PLL_parameter.R = pllr;
 8003a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	4b5d      	ldr	r3, [pc, #372]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003a66:	729a      	strb	r2, [r3, #10]
	}

	if(pllq > 1 && pllq < 16){ // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 8003a68:	6a3b      	ldr	r3, [r7, #32]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d911      	bls.n	8003a92 <STM32446PLLDivision+0x76>
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	2b0f      	cmp	r3, #15
 8003a72:	d80e      	bhi.n	8003a92 <STM32446PLLDivision+0x76>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 8003a74:	4b58      	ldr	r3, [pc, #352]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	6859      	ldr	r1, [r3, #4]
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	061b      	lsls	r3, r3, #24
 8003a7e:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 8003a82:	4b55      	ldr	r3, [pc, #340]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	400a      	ands	r2, r1
 8003a88:	605a      	str	r2, [r3, #4]
		PLL_parameter.Q = pllq;
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003a90:	725a      	strb	r2, [r3, #9]
	}

	if(pllsrc == 1){ // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d10e      	bne.n	8003ab6 <STM32446PLLDivision+0x9a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 8003a98:	4b4f      	ldr	r3, [pc, #316]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	6859      	ldr	r1, [r3, #4]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	059b      	lsls	r3, r3, #22
 8003aa2:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 8003aa6:	4b4c      	ldr	r3, [pc, #304]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	400a      	ands	r2, r1
 8003aac:	605a      	str	r2, [r3, #4]
		PLL_parameter.Source = 25000000;
 8003aae:	4b4b      	ldr	r3, [pc, #300]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003ab0:	4a4b      	ldr	r2, [pc, #300]	; (8003be0 <STM32446PLLDivision+0x1c4>)
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	e00a      	b.n	8003acc <STM32446PLLDivision+0xb0>
	}else{
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 8003ab6:	4b48      	ldr	r3, [pc, #288]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	4b46      	ldr	r3, [pc, #280]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003ac4:	605a      	str	r2, [r3, #4]
		PLL_parameter.Source = 16000000;
 8003ac6:	4b45      	ldr	r3, [pc, #276]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003ac8:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <STM32446PLLDivision+0x1c8>)
 8003aca:	601a      	str	r2, [r3, #0]
	}

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	3b02      	subs	r3, #2
 8003ad0:	2b06      	cmp	r3, #6
 8003ad2:	d843      	bhi.n	8003b5c <STM32446PLLDivision+0x140>
 8003ad4:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <STM32446PLLDivision+0xc0>)
 8003ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ada:	bf00      	nop
 8003adc:	08003af9 	.word	0x08003af9
 8003ae0:	08003b5d 	.word	0x08003b5d
 8003ae4:	08003b13 	.word	0x08003b13
 8003ae8:	08003b5d 	.word	0x08003b5d
 8003aec:	08003b2d 	.word	0x08003b2d
 8003af0:	08003b5d 	.word	0x08003b5d
 8003af4:	08003b47 	.word	0x08003b47
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8003af8:	4b37      	ldr	r3, [pc, #220]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	4b36      	ldr	r3, [pc, #216]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003b06:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	4b33      	ldr	r3, [pc, #204]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b0e:	721a      	strb	r2, [r3, #8]
			break;
 8003b10:	e030      	b.n	8003b74 <STM32446PLLDivision+0x158>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8003b12:	4b31      	ldr	r3, [pc, #196]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	4b2f      	ldr	r3, [pc, #188]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b20:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	4b2d      	ldr	r3, [pc, #180]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b28:	721a      	strb	r2, [r3, #8]
			break;
 8003b2a:	e023      	b.n	8003b74 <STM32446PLLDivision+0x158>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	685a      	ldr	r2, [r3, #4]
 8003b32:	4b29      	ldr	r3, [pc, #164]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b3a:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	4b26      	ldr	r3, [pc, #152]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b42:	721a      	strb	r2, [r3, #8]
			break;
 8003b44:	e016      	b.n	8003b74 <STM32446PLLDivision+0x158>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 8003b46:	4b24      	ldr	r3, [pc, #144]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	6852      	ldr	r2, [r2, #4]
 8003b50:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	4b21      	ldr	r3, [pc, #132]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b58:	721a      	strb	r2, [r3, #8]
			break;
 8003b5a:	e00b      	b.n	8003b74 <STM32446PLLDivision+0x158>
		default:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8003b5c:	4b1e      	ldr	r3, [pc, #120]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	4b1d      	ldr	r3, [pc, #116]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b6a:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = 4;
 8003b6c:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b6e:	2204      	movs	r2, #4
 8003b70:	721a      	strb	r2, [r3, #8]
			break;
 8003b72:	bf00      	nop
	}

	if(plln > 49 && plln < 433){ // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b31      	cmp	r3, #49	; 0x31
 8003b78:	d912      	bls.n	8003ba0 <STM32446PLLDivision+0x184>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003b80:	d80e      	bhi.n	8003ba0 <STM32446PLLDivision+0x184>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 8003b82:	4b15      	ldr	r3, [pc, #84]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	6859      	ldr	r1, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	019a      	lsls	r2, r3, #6
 8003b8c:	4b16      	ldr	r3, [pc, #88]	; (8003be8 <STM32446PLLDivision+0x1cc>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	4a11      	ldr	r2, [pc, #68]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003b92:	68d2      	ldr	r2, [r2, #12]
 8003b94:	400b      	ands	r3, r1
 8003b96:	6053      	str	r3, [r2, #4]
		PLL_parameter.N = plln;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003b9e:	80da      	strh	r2, [r3, #6]
	}

	if(pllm > 1 && pllm < 64){ // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d910      	bls.n	8003bc8 <STM32446PLLDivision+0x1ac>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b3f      	cmp	r3, #63	; 0x3f
 8003baa:	d80d      	bhi.n	8003bc8 <STM32446PLLDivision+0x1ac>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 8003bac:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	6859      	ldr	r1, [r3, #4]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f063 023f 	orn	r2, r3, #63	; 0x3f
 8003bb8:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <STM32446PLLDivision+0x1bc>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	605a      	str	r2, [r3, #4]
		PLL_parameter.M = pllm;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <STM32446PLLDivision+0x1c0>)
 8003bc6:	711a      	strb	r2, [r3, #4]
	}
}
 8003bc8:	bf00      	nop
 8003bca:	371c      	adds	r7, #28
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	7f437fff 	.word	0x7f437fff
 8003bd8:	200005e0 	.word	0x200005e0
 8003bdc:	200007d0 	.word	0x200007d0
 8003be0:	017d7840 	.word	0x017d7840
 8003be4:	00f42400 	.word	0x00f42400
 8003be8:	ffff803f 	.word	0xffff803f

08003bec <STM32446RccPLLCLKEnable>:


void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	71fb      	strb	r3, [r7, #7]
	if(onoff){
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d010      	beq.n	8003c1e <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8003bfc:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <STM32446RccPLLCLKEnable+0x50>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	4b0e      	ldr	r3, [pc, #56]	; (8003c3c <STM32446RccPLLCLKEnable+0x50>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	bf00      	nop
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <STM32446RccPLLCLKEnable+0x50>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f8      	beq.n	8003c0e <STM32446RccPLLCLKEnable+0x22>
	}else{
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
	}
}
 8003c1c:	e007      	b.n	8003c2e <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 8003c1e:	4b07      	ldr	r3, [pc, #28]	; (8003c3c <STM32446RccPLLCLKEnable+0x50>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	4b05      	ldr	r3, [pc, #20]	; (8003c3c <STM32446RccPLLCLKEnable+0x50>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003c2c:	601a      	str	r2, [r3, #0]
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	200005e0 	.word	0x200005e0

08003c40 <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003c4a:	79fb      	ldrb	r3, [r7, #7]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d010      	beq.n	8003c72 <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8003c50:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <STM32446RccPLLI2SEnable+0x50>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <STM32446RccPLLI2SEnable+0x50>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	bf00      	nop
 8003c62:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <STM32446RccPLLI2SEnable+0x50>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f8      	beq.n	8003c62 <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8003c70:	e007      	b.n	8003c82 <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 8003c72:	4b07      	ldr	r3, [pc, #28]	; (8003c90 <STM32446RccPLLI2SEnable+0x50>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <STM32446RccPLLI2SEnable+0x50>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003c80:	601a      	str	r2, [r3, #0]
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	200005e0 	.word	0x200005e0

08003c94 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d010      	beq.n	8003cc6 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8003ca4:	4b0f      	ldr	r3, [pc, #60]	; (8003ce4 <STM32446RccPLLSAIEnable+0x50>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	4b0e      	ldr	r3, [pc, #56]	; (8003ce4 <STM32446RccPLLSAIEnable+0x50>)
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	bf00      	nop
 8003cb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <STM32446RccPLLSAIEnable+0x50>)
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0f8      	beq.n	8003cb6 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8003cc4:	e007      	b.n	8003cd6 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 8003cc6:	4b07      	ldr	r3, [pc, #28]	; (8003ce4 <STM32446RccPLLSAIEnable+0x50>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <STM32446RccPLLSAIEnable+0x50>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003cd4:	601a      	str	r2, [r3, #0]
}
 8003cd6:	bf00      	nop
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	200005e0 	.word	0x200005e0

08003ce8 <SystemClock>:

uint32_t SystemClock(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
	uint32_t sysclk;
	switch((ret.rcc.reg->CFGR >> 2) & 3) // SWS[2]: System clock switch status
 8003cee:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <SystemClock+0x98>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d838      	bhi.n	8003d70 <SystemClock+0x88>
 8003cfe:	a201      	add	r2, pc, #4	; (adr r2, 8003d04 <SystemClock+0x1c>)
 8003d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d21 	.word	0x08003d21
 8003d0c:	08003d2d 	.word	0x08003d2d
 8003d10:	08003d4f 	.word	0x08003d4f
	{
		case 0: // 00: HSI oscillator used as the system clock
			PLL_parameter.Source = 16000000;
 8003d14:	4b1b      	ldr	r3, [pc, #108]	; (8003d84 <SystemClock+0x9c>)
 8003d16:	4a1c      	ldr	r2, [pc, #112]	; (8003d88 <SystemClock+0xa0>)
 8003d18:	601a      	str	r2, [r3, #0]
			sysclk= 16000000;
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <SystemClock+0xa0>)
 8003d1c:	607b      	str	r3, [r7, #4]
			break;
 8003d1e:	e028      	b.n	8003d72 <SystemClock+0x8a>
		case 1: // 01: HSE oscillator used as the system clock
			PLL_parameter.Source = 25000000;
 8003d20:	4b18      	ldr	r3, [pc, #96]	; (8003d84 <SystemClock+0x9c>)
 8003d22:	4a1a      	ldr	r2, [pc, #104]	; (8003d8c <SystemClock+0xa4>)
 8003d24:	601a      	str	r2, [r3, #0]
			sysclk = 25000000;
 8003d26:	4b19      	ldr	r3, [pc, #100]	; (8003d8c <SystemClock+0xa4>)
 8003d28:	607b      	str	r3, [r7, #4]
			break;
 8003d2a:	e022      	b.n	8003d72 <SystemClock+0x8a>
		case 2: // 10: PLL used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.P );
 8003d2c:	4b15      	ldr	r3, [pc, #84]	; (8003d84 <SystemClock+0x9c>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a14      	ldr	r2, [pc, #80]	; (8003d84 <SystemClock+0x9c>)
 8003d32:	7912      	ldrb	r2, [r2, #4]
 8003d34:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d38:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <SystemClock+0x9c>)
 8003d3a:	88d2      	ldrh	r2, [r2, #6]
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	4a11      	ldr	r2, [pc, #68]	; (8003d84 <SystemClock+0x9c>)
 8003d40:	7a12      	ldrb	r2, [r2, #8]
 8003d42:	fb91 f2f2 	sdiv	r2, r1, r2
 8003d46:	fb02 f303 	mul.w	r3, r2, r3
 8003d4a:	607b      	str	r3, [r7, #4]
			break;
 8003d4c:	e011      	b.n	8003d72 <SystemClock+0x8a>
		case 3: // 11: PLL_R used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.R );
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <SystemClock+0x9c>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a0c      	ldr	r2, [pc, #48]	; (8003d84 <SystemClock+0x9c>)
 8003d54:	7912      	ldrb	r2, [r2, #4]
 8003d56:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d5a:	4a0a      	ldr	r2, [pc, #40]	; (8003d84 <SystemClock+0x9c>)
 8003d5c:	88d2      	ldrh	r2, [r2, #6]
 8003d5e:	4611      	mov	r1, r2
 8003d60:	4a08      	ldr	r2, [pc, #32]	; (8003d84 <SystemClock+0x9c>)
 8003d62:	7a92      	ldrb	r2, [r2, #10]
 8003d64:	fb91 f2f2 	sdiv	r2, r1, r2
 8003d68:	fb02 f303 	mul.w	r3, r2, r3
 8003d6c:	607b      	str	r3, [r7, #4]
			break;
 8003d6e:	e000      	b.n	8003d72 <SystemClock+0x8a>
		default:
			break;
 8003d70:	bf00      	nop
	}
	return sysclk;
 8003d72:	687b      	ldr	r3, [r7, #4]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	200005e0 	.word	0x200005e0
 8003d84:	200007d0 	.word	0x200007d0
 8003d88:	00f42400 	.word	0x00f42400
 8003d8c:	017d7840 	.word	0x017d7840

08003d90 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8003d90:	b40e      	push	{r1, r2, r3}
 8003d92:	b480      	push	{r7}
 8003d94:	b084      	sub	sp, #16
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	dd19      	ble.n	8003dd4 <STM32446GpioSetpins+0x44>
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	dc16      	bgt.n	8003dd4 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 8003da6:	f107 0318 	add.w	r3, r7, #24
 8003daa:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003dac:	2300      	movs	r3, #0
 8003dae:	73fb      	strb	r3, [r7, #15]
 8003db0:	e00c      	b.n	8003dcc <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	1d1a      	adds	r2, r3, #4
 8003db6:	60ba      	str	r2, [r7, #8]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	dcee      	bgt.n	8003db2 <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	b003      	add	sp, #12
 8003de0:	4770      	bx	lr

08003de2 <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8003dec:	2201      	movs	r2, #1
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	461a      	mov	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	619a      	str	r2, [r3, #24]
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
 8003e0e:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	619a      	str	r2, [r3, #24]
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 8003e22:	b40e      	push	{r1, r2, r3}
 8003e24:	b480      	push	{r7}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	dd1a      	ble.n	8003e68 <STM32446GpioResetpins+0x46>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	dc17      	bgt.n	8003e68 <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 8003e38:	f107 0318 	add.w	r3, r7, #24
 8003e3c:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003e3e:	2300      	movs	r3, #0
 8003e40:	73fb      	strb	r3, [r7, #15]
 8003e42:	e00d      	b.n	8003e60 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	1d1a      	adds	r2, r3, #4
 8003e48:	60ba      	str	r2, [r7, #8]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	041b      	lsls	r3, r3, #16
 8003e54:	461a      	mov	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003e5a:	7bfb      	ldrb	r3, [r7, #15]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	73fb      	strb	r3, [r7, #15]
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	dced      	bgt.n	8003e44 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8003e68:	bf00      	nop
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	b003      	add	sp, #12
 8003e74:	4770      	bx	lr

08003e76 <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8003e80:	2201      	movs	r2, #1
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	041b      	lsls	r3, r3, #16
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	619a      	str	r2, [r3, #24]
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	041b      	lsls	r3, r3, #16
 8003eaa:	461a      	mov	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	619a      	str	r2, [r3, #24]
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	0000      	movs	r0, r0
	...

08003ec0 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
 8003ecc:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8003ece:	68b8      	ldr	r0, [r7, #8]
 8003ed0:	f7fc fb38 	bl	8000544 <__aeabi_ui2d>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	ec43 2b11 	vmov	d1, r2, r3
 8003edc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8003f50 <STM32446Gpiosetupreg+0x90>
 8003ee0:	f003 fa0c 	bl	80072fc <pow>
 8003ee4:	ec51 0b10 	vmov	r0, r1, d0
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <STM32446Gpiosetupreg+0x98>)
 8003eee:	f7fc f9eb 	bl	80002c8 <__aeabi_dsub>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	4619      	mov	r1, r3
 8003efa:	f7fc fe75 	bl	8000be8 <__aeabi_d2uiz>
 8003efe:	4603      	mov	r3, r0
 8003f00:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	4013      	ands	r3, r2
 8003f08:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68b9      	ldr	r1, [r7, #8]
 8003f12:	fb01 f303 	mul.w	r3, r1, r3
 8003f16:	6979      	ldr	r1, [r7, #20]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	fb01 f303 	mul.w	r3, r1, r3
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	fa01 f303 	lsl.w	r3, r1, r3
 8003f36:	431a      	orrs	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	601a      	str	r2, [r3, #0]
}
 8003f44:	bf00      	nop
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	f3af 8000 	nop.w
 8003f50:	00000000 	.word	0x00000000
 8003f54:	40000000 	.word	0x40000000
 8003f58:	3ff00000 	.word	0x3ff00000
 8003f5c:	00000000 	.word	0x00000000

08003f60 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8003f6e:	2320      	movs	r3, #32
 8003f70:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8003f72:	68b8      	ldr	r0, [r7, #8]
 8003f74:	f7fc fae6 	bl	8000544 <__aeabi_ui2d>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	ec43 2b11 	vmov	d1, r2, r3
 8003f80:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004038 <STM32446GpioSetup+0xd8>
 8003f84:	f003 f9ba 	bl	80072fc <pow>
 8003f88:	ec51 0b10 	vmov	r0, r1, d0
 8003f8c:	f04f 0200 	mov.w	r2, #0
 8003f90:	4b2b      	ldr	r3, [pc, #172]	; (8004040 <STM32446GpioSetup+0xe0>)
 8003f92:	f7fc f999 	bl	80002c8 <__aeabi_dsub>
 8003f96:	4602      	mov	r2, r0
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	f7fc fe23 	bl	8000be8 <__aeabi_d2uiz>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	fb03 f202 	mul.w	r2, r3, r2
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb4:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	6819      	ldr	r1, [r3, #0]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	fb03 f202 	mul.w	r2, r3, r2
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	69f8      	ldr	r0, [r7, #28]
 8003fd4:	fb00 f303 	mul.w	r3, r0, r3
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43da      	mvns	r2, r3
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	4403      	add	r3, r0
 8003fea:	400a      	ands	r2, r1
 8003fec:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	6819      	ldr	r1, [r3, #0]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	fb03 f202 	mul.w	r2, r3, r2
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	69f8      	ldr	r0, [r7, #28]
 8004004:	fb00 f303 	mul.w	r3, r0, r3
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	409a      	lsls	r2, r3
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	4403      	add	r3, r0
 8004016:	430a      	orrs	r2, r1
 8004018:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	441a      	add	r2, r3
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	68f9      	ldr	r1, [r7, #12]
 8004028:	440b      	add	r3, r1
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	601a      	str	r2, [r3, #0]
}
 800402e:	bf00      	nop
 8004030:	3720      	adds	r7, #32
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	00000000 	.word	0x00000000
 800403c:	40000000 	.word	0x40000000
 8004040:	3ff00000 	.word	0x3ff00000
 8004044:	00000000 	.word	0x00000000

08004048 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004052:	2302      	movs	r3, #2
 8004054:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f7fc fa74 	bl	8000544 <__aeabi_ui2d>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	ec43 2b11 	vmov	d1, r2, r3
 8004064:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80040e0 <STM32446GpioAmoder+0x98>
 8004068:	f003 f948 	bl	80072fc <pow>
 800406c:	ec51 0b10 	vmov	r0, r1, d0
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	4b1c      	ldr	r3, [pc, #112]	; (80040e8 <STM32446GpioAmoder+0xa0>)
 8004076:	f7fc f927 	bl	80002c8 <__aeabi_dsub>
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4610      	mov	r0, r2
 8004080:	4619      	mov	r1, r3
 8004082:	f7fc fdb1 	bl	8000be8 <__aeabi_d2uiz>
 8004086:	4603      	mov	r3, r0
 8004088:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	4013      	ands	r3, r2
 8004090:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8004092:	4b16      	ldr	r3, [pc, #88]	; (80040ec <STM32446GpioAmoder+0xa4>)
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	6819      	ldr	r1, [r3, #0]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	fb02 f303 	mul.w	r3, r2, r3
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43da      	mvns	r2, r3
 80040a8:	4b10      	ldr	r3, [pc, #64]	; (80040ec <STM32446GpioAmoder+0xa4>)
 80040aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ac:	400a      	ands	r2, r1
 80040ae:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 80040b0:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <STM32446GpioAmoder+0xa4>)
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	6819      	ldr	r1, [r3, #0]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	409a      	lsls	r2, r3
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <STM32446GpioAmoder+0xa4>)
 80040c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 80040ca:	4b08      	ldr	r3, [pc, #32]	; (80040ec <STM32446GpioAmoder+0xa4>)
 80040cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ce:	4b07      	ldr	r3, [pc, #28]	; (80040ec <STM32446GpioAmoder+0xa4>)
 80040d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d2:	6812      	ldr	r2, [r2, #0]
 80040d4:	601a      	str	r2, [r3, #0]
}
 80040d6:	bf00      	nop
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	00000000 	.word	0x00000000
 80040e4:	40000000 	.word	0x40000000
 80040e8:	3ff00000 	.word	0x3ff00000
 80040ec:	200005e0 	.word	0x200005e0

080040f0 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80040fa:	2302      	movs	r3, #2
 80040fc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f7fc fa20 	bl	8000544 <__aeabi_ui2d>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	ec43 2b11 	vmov	d1, r2, r3
 800410c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004188 <STM32446GpioAospeedr+0x98>
 8004110:	f003 f8f4 	bl	80072fc <pow>
 8004114:	ec51 0b10 	vmov	r0, r1, d0
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <STM32446GpioAospeedr+0xa0>)
 800411e:	f7fc f8d3 	bl	80002c8 <__aeabi_dsub>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	4610      	mov	r0, r2
 8004128:	4619      	mov	r1, r3
 800412a:	f7fc fd5d 	bl	8000be8 <__aeabi_d2uiz>
 800412e:	4603      	mov	r3, r0
 8004130:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	4013      	ands	r3, r2
 8004138:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800413a:	4b16      	ldr	r3, [pc, #88]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 800413c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413e:	6899      	ldr	r1, [r3, #8]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	fb02 f303 	mul.w	r3, r2, r3
 8004148:	68ba      	ldr	r2, [r7, #8]
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	43da      	mvns	r2, r3
 8004150:	4b10      	ldr	r3, [pc, #64]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 8004152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004154:	400a      	ands	r2, r1
 8004156:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 800415a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415c:	6899      	ldr	r1, [r3, #8]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	409a      	lsls	r2, r3
 800416a:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	430a      	orrs	r2, r1
 8004170:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8004172:	4b08      	ldr	r3, [pc, #32]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 8004174:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004176:	4b07      	ldr	r3, [pc, #28]	; (8004194 <STM32446GpioAospeedr+0xa4>)
 8004178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417a:	6892      	ldr	r2, [r2, #8]
 800417c:	609a      	str	r2, [r3, #8]
}
 800417e:	bf00      	nop
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	00000000 	.word	0x00000000
 800418c:	40000000 	.word	0x40000000
 8004190:	3ff00000 	.word	0x3ff00000
 8004194:	200005e0 	.word	0x200005e0

08004198 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80041a2:	2302      	movs	r3, #2
 80041a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f7fc f9cc 	bl	8000544 <__aeabi_ui2d>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	ec43 2b11 	vmov	d1, r2, r3
 80041b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004230 <STM32446GpioApupdr+0x98>
 80041b8:	f003 f8a0 	bl	80072fc <pow>
 80041bc:	ec51 0b10 	vmov	r0, r1, d0
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	4b1c      	ldr	r3, [pc, #112]	; (8004238 <STM32446GpioApupdr+0xa0>)
 80041c6:	f7fc f87f 	bl	80002c8 <__aeabi_dsub>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4610      	mov	r0, r2
 80041d0:	4619      	mov	r1, r3
 80041d2:	f7fc fd09 	bl	8000be8 <__aeabi_d2uiz>
 80041d6:	4603      	mov	r3, r0
 80041d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4013      	ands	r3, r2
 80041e0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 80041e2:	4b16      	ldr	r3, [pc, #88]	; (800423c <STM32446GpioApupdr+0xa4>)
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	68d9      	ldr	r1, [r3, #12]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	fb02 f303 	mul.w	r3, r2, r3
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43da      	mvns	r2, r3
 80041f8:	4b10      	ldr	r3, [pc, #64]	; (800423c <STM32446GpioApupdr+0xa4>)
 80041fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fc:	400a      	ands	r2, r1
 80041fe:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004200:	4b0e      	ldr	r3, [pc, #56]	; (800423c <STM32446GpioApupdr+0xa4>)
 8004202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004204:	68d9      	ldr	r1, [r3, #12]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	409a      	lsls	r2, r3
 8004212:	4b0a      	ldr	r3, [pc, #40]	; (800423c <STM32446GpioApupdr+0xa4>)
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	430a      	orrs	r2, r1
 8004218:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 800421a:	4b08      	ldr	r3, [pc, #32]	; (800423c <STM32446GpioApupdr+0xa4>)
 800421c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <STM32446GpioApupdr+0xa4>)
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	68d2      	ldr	r2, [r2, #12]
 8004224:	60da      	str	r2, [r3, #12]
}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	00000000 	.word	0x00000000
 8004234:	40000000 	.word	0x40000000
 8004238:	3ff00000 	.word	0x3ff00000
 800423c:	200005e0 	.word	0x200005e0

08004240 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <STM32446GpioAreset+0x20>)
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	0412      	lsls	r2, r2, #16
 8004250:	619a      	str	r2, [r3, #24]
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	200005e0 	.word	0x200005e0

08004264 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <STM32446GpioAset+0x1c>)
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	619a      	str	r2, [r3, #24]
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	200005e0 	.word	0x200005e0
 8004284:	00000000 	.word	0x00000000

08004288 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004292:	2304      	movs	r3, #4
 8004294:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004296:	2320      	movs	r3, #32
 8004298:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800429a:	6978      	ldr	r0, [r7, #20]
 800429c:	f7fc f952 	bl	8000544 <__aeabi_ui2d>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	ec43 2b11 	vmov	d1, r2, r3
 80042a8:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004370 <STM32446GpioAafr+0xe8>
 80042ac:	f003 f826 	bl	80072fc <pow>
 80042b0:	ec51 0b10 	vmov	r0, r1, d0
 80042b4:	f04f 0200 	mov.w	r2, #0
 80042b8:	4b2f      	ldr	r3, [pc, #188]	; (8004378 <STM32446GpioAafr+0xf0>)
 80042ba:	f7fc f805 	bl	80002c8 <__aeabi_dsub>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4610      	mov	r0, r2
 80042c4:	4619      	mov	r1, r3
 80042c6:	f7fc fc8f 	bl	8000be8 <__aeabi_d2uiz>
 80042ca:	4603      	mov	r3, r0
 80042cc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	fb03 f202 	mul.w	r2, r3, r2
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4013      	ands	r3, r2
 80042e4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d83d      	bhi.n	8004368 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80042ec:	4b23      	ldr	r3, [pc, #140]	; (800437c <STM32446GpioAafr+0xf4>)
 80042ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	3208      	adds	r2, #8
 80042f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	fb03 f202 	mul.w	r2, r3, r2
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	6938      	ldr	r0, [r7, #16]
 8004304:	fb00 f303 	mul.w	r3, r0, r3
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43da      	mvns	r2, r3
 8004312:	4b1a      	ldr	r3, [pc, #104]	; (800437c <STM32446GpioAafr+0xf4>)
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	4011      	ands	r1, r2
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	3208      	adds	r2, #8
 800431c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004320:	4b16      	ldr	r3, [pc, #88]	; (800437c <STM32446GpioAafr+0xf4>)
 8004322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	3208      	adds	r2, #8
 8004328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	fb03 f202 	mul.w	r2, r3, r2
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	6938      	ldr	r0, [r7, #16]
 8004338:	fb00 f303 	mul.w	r3, r0, r3
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	409a      	lsls	r2, r3
 8004342:	4b0e      	ldr	r3, [pc, #56]	; (800437c <STM32446GpioAafr+0xf4>)
 8004344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004346:	4311      	orrs	r1, r2
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	3208      	adds	r2, #8
 800434c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 8004350:	4b0a      	ldr	r3, [pc, #40]	; (800437c <STM32446GpioAafr+0xf4>)
 8004352:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004354:	4b09      	ldr	r3, [pc, #36]	; (800437c <STM32446GpioAafr+0xf4>)
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	3108      	adds	r1, #8
 800435c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	3208      	adds	r2, #8
 8004364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004368:	bf00      	nop
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	00000000 	.word	0x00000000
 8004374:	40000000 	.word	0x40000000
 8004378:	3ff00000 	.word	0x3ff00000
 800437c:	200005e0 	.word	0x200005e0

08004380 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800438a:	2302      	movs	r3, #2
 800438c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f7fc f8d8 	bl	8000544 <__aeabi_ui2d>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	ec43 2b11 	vmov	d1, r2, r3
 800439c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004418 <STM32446GpioBmoder+0x98>
 80043a0:	f002 ffac 	bl	80072fc <pow>
 80043a4:	ec51 0b10 	vmov	r0, r1, d0
 80043a8:	f04f 0200 	mov.w	r2, #0
 80043ac:	4b1c      	ldr	r3, [pc, #112]	; (8004420 <STM32446GpioBmoder+0xa0>)
 80043ae:	f7fb ff8b 	bl	80002c8 <__aeabi_dsub>
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	4610      	mov	r0, r2
 80043b8:	4619      	mov	r1, r3
 80043ba:	f7fc fc15 	bl	8000be8 <__aeabi_d2uiz>
 80043be:	4603      	mov	r3, r0
 80043c0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4013      	ands	r3, r2
 80043c8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 80043ca:	4b16      	ldr	r3, [pc, #88]	; (8004424 <STM32446GpioBmoder+0xa4>)
 80043cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ce:	6819      	ldr	r1, [r3, #0]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	fb02 f303 	mul.w	r3, r2, r3
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43da      	mvns	r2, r3
 80043e0:	4b10      	ldr	r3, [pc, #64]	; (8004424 <STM32446GpioBmoder+0xa4>)
 80043e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e4:	400a      	ands	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 80043e8:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <STM32446GpioBmoder+0xa4>)
 80043ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ec:	6819      	ldr	r1, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	409a      	lsls	r2, r3
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <STM32446GpioBmoder+0xa4>)
 80043fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fe:	430a      	orrs	r2, r1
 8004400:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004402:	4b08      	ldr	r3, [pc, #32]	; (8004424 <STM32446GpioBmoder+0xa4>)
 8004404:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004406:	4b07      	ldr	r3, [pc, #28]	; (8004424 <STM32446GpioBmoder+0xa4>)
 8004408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440a:	6812      	ldr	r2, [r2, #0]
 800440c:	601a      	str	r2, [r3, #0]
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	00000000 	.word	0x00000000
 800441c:	40000000 	.word	0x40000000
 8004420:	3ff00000 	.word	0x3ff00000
 8004424:	200005e0 	.word	0x200005e0

08004428 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004432:	2302      	movs	r3, #2
 8004434:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7fc f884 	bl	8000544 <__aeabi_ui2d>
 800443c:	4602      	mov	r2, r0
 800443e:	460b      	mov	r3, r1
 8004440:	ec43 2b11 	vmov	d1, r2, r3
 8004444:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80044c0 <STM32446GpioBospeedr+0x98>
 8004448:	f002 ff58 	bl	80072fc <pow>
 800444c:	ec51 0b10 	vmov	r0, r1, d0
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <STM32446GpioBospeedr+0xa0>)
 8004456:	f7fb ff37 	bl	80002c8 <__aeabi_dsub>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4610      	mov	r0, r2
 8004460:	4619      	mov	r1, r3
 8004462:	f7fc fbc1 	bl	8000be8 <__aeabi_d2uiz>
 8004466:	4603      	mov	r3, r0
 8004468:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4013      	ands	r3, r2
 8004470:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004472:	4b16      	ldr	r3, [pc, #88]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 8004474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004476:	6899      	ldr	r1, [r3, #8]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43da      	mvns	r2, r3
 8004488:	4b10      	ldr	r3, [pc, #64]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 800448a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448c:	400a      	ands	r2, r1
 800448e:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004490:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 8004492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004494:	6899      	ldr	r1, [r3, #8]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	fb02 f303 	mul.w	r3, r2, r3
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	409a      	lsls	r2, r3
 80044a2:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 80044a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a6:	430a      	orrs	r2, r1
 80044a8:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 80044aa:	4b08      	ldr	r3, [pc, #32]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 80044ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044ae:	4b07      	ldr	r3, [pc, #28]	; (80044cc <STM32446GpioBospeedr+0xa4>)
 80044b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b2:	6892      	ldr	r2, [r2, #8]
 80044b4:	609a      	str	r2, [r3, #8]
}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	00000000 	.word	0x00000000
 80044c4:	40000000 	.word	0x40000000
 80044c8:	3ff00000 	.word	0x3ff00000
 80044cc:	200005e0 	.word	0x200005e0

080044d0 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80044da:	2302      	movs	r3, #2
 80044dc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7fc f830 	bl	8000544 <__aeabi_ui2d>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	ec43 2b11 	vmov	d1, r2, r3
 80044ec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004568 <STM32446GpioBpupdr+0x98>
 80044f0:	f002 ff04 	bl	80072fc <pow>
 80044f4:	ec51 0b10 	vmov	r0, r1, d0
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	4b1c      	ldr	r3, [pc, #112]	; (8004570 <STM32446GpioBpupdr+0xa0>)
 80044fe:	f7fb fee3 	bl	80002c8 <__aeabi_dsub>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4610      	mov	r0, r2
 8004508:	4619      	mov	r1, r3
 800450a:	f7fc fb6d 	bl	8000be8 <__aeabi_d2uiz>
 800450e:	4603      	mov	r3, r0
 8004510:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	4013      	ands	r3, r2
 8004518:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 800451a:	4b16      	ldr	r3, [pc, #88]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 800451c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451e:	68d9      	ldr	r1, [r3, #12]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	fb02 f303 	mul.w	r3, r2, r3
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43da      	mvns	r2, r3
 8004530:	4b10      	ldr	r3, [pc, #64]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 8004532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004534:	400a      	ands	r2, r1
 8004536:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8004538:	4b0e      	ldr	r3, [pc, #56]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	68d9      	ldr	r1, [r3, #12]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	409a      	lsls	r2, r3
 800454a:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 800454c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454e:	430a      	orrs	r2, r1
 8004550:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 8004552:	4b08      	ldr	r3, [pc, #32]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 8004554:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004556:	4b07      	ldr	r3, [pc, #28]	; (8004574 <STM32446GpioBpupdr+0xa4>)
 8004558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455a:	68d2      	ldr	r2, [r2, #12]
 800455c:	60da      	str	r2, [r3, #12]
}
 800455e:	bf00      	nop
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	00000000 	.word	0x00000000
 800456c:	40000000 	.word	0x40000000
 8004570:	3ff00000 	.word	0x3ff00000
 8004574:	200005e0 	.word	0x200005e0

08004578 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004580:	4b05      	ldr	r3, [pc, #20]	; (8004598 <STM32446GpioBreset+0x20>)
 8004582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	0412      	lsls	r2, r2, #16
 8004588:	619a      	str	r2, [r3, #24]
}
 800458a:	bf00      	nop
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	200005e0 	.word	0x200005e0

0800459c <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 80045a4:	4b04      	ldr	r3, [pc, #16]	; (80045b8 <STM32446GpioBset+0x1c>)
 80045a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	619a      	str	r2, [r3, #24]
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	200005e0 	.word	0x200005e0
 80045bc:	00000000 	.word	0x00000000

080045c0 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80045ca:	2304      	movs	r3, #4
 80045cc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80045ce:	2320      	movs	r3, #32
 80045d0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80045d2:	6978      	ldr	r0, [r7, #20]
 80045d4:	f7fb ffb6 	bl	8000544 <__aeabi_ui2d>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	ec43 2b11 	vmov	d1, r2, r3
 80045e0:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80046a8 <STM32446GpioBafr+0xe8>
 80045e4:	f002 fe8a 	bl	80072fc <pow>
 80045e8:	ec51 0b10 	vmov	r0, r1, d0
 80045ec:	f04f 0200 	mov.w	r2, #0
 80045f0:	4b2f      	ldr	r3, [pc, #188]	; (80046b0 <STM32446GpioBafr+0xf0>)
 80045f2:	f7fb fe69 	bl	80002c8 <__aeabi_dsub>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4610      	mov	r0, r2
 80045fc:	4619      	mov	r1, r3
 80045fe:	f7fc faf3 	bl	8000be8 <__aeabi_d2uiz>
 8004602:	4603      	mov	r3, r0
 8004604:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	fb03 f202 	mul.w	r2, r3, r2
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	fbb2 f3f3 	udiv	r3, r2, r3
 8004614:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4013      	ands	r3, r2
 800461c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d83d      	bhi.n	80046a0 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004624:	4b23      	ldr	r3, [pc, #140]	; (80046b4 <STM32446GpioBafr+0xf4>)
 8004626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	3208      	adds	r2, #8
 800462c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	fb03 f202 	mul.w	r2, r3, r2
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	6938      	ldr	r0, [r7, #16]
 800463c:	fb00 f303 	mul.w	r3, r0, r3
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43da      	mvns	r2, r3
 800464a:	4b1a      	ldr	r3, [pc, #104]	; (80046b4 <STM32446GpioBafr+0xf4>)
 800464c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464e:	4011      	ands	r1, r2
 8004650:	68ba      	ldr	r2, [r7, #8]
 8004652:	3208      	adds	r2, #8
 8004654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004658:	4b16      	ldr	r3, [pc, #88]	; (80046b4 <STM32446GpioBafr+0xf4>)
 800465a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	3208      	adds	r2, #8
 8004660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	fb03 f202 	mul.w	r2, r3, r2
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	6938      	ldr	r0, [r7, #16]
 8004670:	fb00 f303 	mul.w	r3, r0, r3
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	409a      	lsls	r2, r3
 800467a:	4b0e      	ldr	r3, [pc, #56]	; (80046b4 <STM32446GpioBafr+0xf4>)
 800467c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467e:	4311      	orrs	r1, r2
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	3208      	adds	r2, #8
 8004684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 8004688:	4b0a      	ldr	r3, [pc, #40]	; (80046b4 <STM32446GpioBafr+0xf4>)
 800468a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800468c:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <STM32446GpioBafr+0xf4>)
 800468e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	3108      	adds	r1, #8
 8004694:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	3208      	adds	r2, #8
 800469c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80046a0:	bf00      	nop
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	00000000 	.word	0x00000000
 80046ac:	40000000 	.word	0x40000000
 80046b0:	3ff00000 	.word	0x3ff00000
 80046b4:	200005e0 	.word	0x200005e0

080046b8 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80046c2:	2302      	movs	r3, #2
 80046c4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7fb ff3c 	bl	8000544 <__aeabi_ui2d>
 80046cc:	4602      	mov	r2, r0
 80046ce:	460b      	mov	r3, r1
 80046d0:	ec43 2b11 	vmov	d1, r2, r3
 80046d4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004750 <STM32446GpioCmoder+0x98>
 80046d8:	f002 fe10 	bl	80072fc <pow>
 80046dc:	ec51 0b10 	vmov	r0, r1, d0
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	4b1c      	ldr	r3, [pc, #112]	; (8004758 <STM32446GpioCmoder+0xa0>)
 80046e6:	f7fb fdef 	bl	80002c8 <__aeabi_dsub>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4610      	mov	r0, r2
 80046f0:	4619      	mov	r1, r3
 80046f2:	f7fc fa79 	bl	8000be8 <__aeabi_d2uiz>
 80046f6:	4603      	mov	r3, r0
 80046f8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	4013      	ands	r3, r2
 8004700:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8004702:	4b16      	ldr	r3, [pc, #88]	; (800475c <STM32446GpioCmoder+0xa4>)
 8004704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004706:	6819      	ldr	r1, [r3, #0]
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	fb02 f303 	mul.w	r3, r2, r3
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	43da      	mvns	r2, r3
 8004718:	4b10      	ldr	r3, [pc, #64]	; (800475c <STM32446GpioCmoder+0xa4>)
 800471a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471c:	400a      	ands	r2, r1
 800471e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8004720:	4b0e      	ldr	r3, [pc, #56]	; (800475c <STM32446GpioCmoder+0xa4>)
 8004722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004724:	6819      	ldr	r1, [r3, #0]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	fb02 f303 	mul.w	r3, r2, r3
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	409a      	lsls	r2, r3
 8004732:	4b0a      	ldr	r3, [pc, #40]	; (800475c <STM32446GpioCmoder+0xa4>)
 8004734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004736:	430a      	orrs	r2, r1
 8004738:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 800473a:	4b08      	ldr	r3, [pc, #32]	; (800475c <STM32446GpioCmoder+0xa4>)
 800473c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800473e:	4b07      	ldr	r3, [pc, #28]	; (800475c <STM32446GpioCmoder+0xa4>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004742:	6812      	ldr	r2, [r2, #0]
 8004744:	601a      	str	r2, [r3, #0]
}
 8004746:	bf00      	nop
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	00000000 	.word	0x00000000
 8004754:	40000000 	.word	0x40000000
 8004758:	3ff00000 	.word	0x3ff00000
 800475c:	200005e0 	.word	0x200005e0

08004760 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800476a:	2302      	movs	r3, #2
 800476c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f7fb fee8 	bl	8000544 <__aeabi_ui2d>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	ec43 2b11 	vmov	d1, r2, r3
 800477c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80047f8 <STM32446GpioCospeedr+0x98>
 8004780:	f002 fdbc 	bl	80072fc <pow>
 8004784:	ec51 0b10 	vmov	r0, r1, d0
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	4b1c      	ldr	r3, [pc, #112]	; (8004800 <STM32446GpioCospeedr+0xa0>)
 800478e:	f7fb fd9b 	bl	80002c8 <__aeabi_dsub>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4610      	mov	r0, r2
 8004798:	4619      	mov	r1, r3
 800479a:	f7fc fa25 	bl	8000be8 <__aeabi_d2uiz>
 800479e:	4603      	mov	r3, r0
 80047a0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4013      	ands	r3, r2
 80047a8:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80047aa:	4b16      	ldr	r3, [pc, #88]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ae:	6899      	ldr	r1, [r3, #8]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	fb02 f303 	mul.w	r3, r2, r3
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	43da      	mvns	r2, r3
 80047c0:	4b10      	ldr	r3, [pc, #64]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c4:	400a      	ands	r2, r1
 80047c6:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 80047c8:	4b0e      	ldr	r3, [pc, #56]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047cc:	6899      	ldr	r1, [r3, #8]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	fb02 f303 	mul.w	r3, r2, r3
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	409a      	lsls	r2, r3
 80047da:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047de:	430a      	orrs	r2, r1
 80047e0:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 80047e2:	4b08      	ldr	r3, [pc, #32]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047e6:	4b07      	ldr	r3, [pc, #28]	; (8004804 <STM32446GpioCospeedr+0xa4>)
 80047e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ea:	6892      	ldr	r2, [r2, #8]
 80047ec:	609a      	str	r2, [r3, #8]
}
 80047ee:	bf00      	nop
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	00000000 	.word	0x00000000
 80047fc:	40000000 	.word	0x40000000
 8004800:	3ff00000 	.word	0x3ff00000
 8004804:	200005e0 	.word	0x200005e0

08004808 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004812:	2302      	movs	r3, #2
 8004814:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7fb fe94 	bl	8000544 <__aeabi_ui2d>
 800481c:	4602      	mov	r2, r0
 800481e:	460b      	mov	r3, r1
 8004820:	ec43 2b11 	vmov	d1, r2, r3
 8004824:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80048a0 <STM32446GpioCpupdr+0x98>
 8004828:	f002 fd68 	bl	80072fc <pow>
 800482c:	ec51 0b10 	vmov	r0, r1, d0
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <STM32446GpioCpupdr+0xa0>)
 8004836:	f7fb fd47 	bl	80002c8 <__aeabi_dsub>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	4610      	mov	r0, r2
 8004840:	4619      	mov	r1, r3
 8004842:	f7fc f9d1 	bl	8000be8 <__aeabi_d2uiz>
 8004846:	4603      	mov	r3, r0
 8004848:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	4013      	ands	r3, r2
 8004850:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004852:	4b16      	ldr	r3, [pc, #88]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 8004854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004856:	68d9      	ldr	r1, [r3, #12]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	fb02 f303 	mul.w	r3, r2, r3
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	43da      	mvns	r2, r3
 8004868:	4b10      	ldr	r3, [pc, #64]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 800486a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486c:	400a      	ands	r2, r1
 800486e:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 8004870:	4b0e      	ldr	r3, [pc, #56]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 8004872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004874:	68d9      	ldr	r1, [r3, #12]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	fb02 f303 	mul.w	r3, r2, r3
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	409a      	lsls	r2, r3
 8004882:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	430a      	orrs	r2, r1
 8004888:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 800488a:	4b08      	ldr	r3, [pc, #32]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 800488c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800488e:	4b07      	ldr	r3, [pc, #28]	; (80048ac <STM32446GpioCpupdr+0xa4>)
 8004890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004892:	68d2      	ldr	r2, [r2, #12]
 8004894:	60da      	str	r2, [r3, #12]
}
 8004896:	bf00      	nop
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	00000000 	.word	0x00000000
 80048a4:	40000000 	.word	0x40000000
 80048a8:	3ff00000 	.word	0x3ff00000
 80048ac:	200005e0 	.word	0x200005e0

080048b0 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 80048b8:	4b05      	ldr	r3, [pc, #20]	; (80048d0 <STM32446GpioCreset+0x20>)
 80048ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	0412      	lsls	r2, r2, #16
 80048c0:	619a      	str	r2, [r3, #24]
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	200005e0 	.word	0x200005e0

080048d4 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 80048dc:	4b04      	ldr	r3, [pc, #16]	; (80048f0 <STM32446GpioCset+0x1c>)
 80048de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	619a      	str	r2, [r3, #24]
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	200005e0 	.word	0x200005e0
 80048f4:	00000000 	.word	0x00000000

080048f8 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004902:	2304      	movs	r3, #4
 8004904:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004906:	2320      	movs	r3, #32
 8004908:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800490a:	6978      	ldr	r0, [r7, #20]
 800490c:	f7fb fe1a 	bl	8000544 <__aeabi_ui2d>
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	ec43 2b11 	vmov	d1, r2, r3
 8004918:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80049e0 <STM32446GpioCafr+0xe8>
 800491c:	f002 fcee 	bl	80072fc <pow>
 8004920:	ec51 0b10 	vmov	r0, r1, d0
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	4b2f      	ldr	r3, [pc, #188]	; (80049e8 <STM32446GpioCafr+0xf0>)
 800492a:	f7fb fccd 	bl	80002c8 <__aeabi_dsub>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4610      	mov	r0, r2
 8004934:	4619      	mov	r1, r3
 8004936:	f7fc f957 	bl	8000be8 <__aeabi_d2uiz>
 800493a:	4603      	mov	r3, r0
 800493c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	fb03 f202 	mul.w	r2, r3, r2
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	fbb2 f3f3 	udiv	r3, r2, r3
 800494c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	4013      	ands	r3, r2
 8004954:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d83d      	bhi.n	80049d8 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800495c:	4b23      	ldr	r3, [pc, #140]	; (80049ec <STM32446GpioCafr+0xf4>)
 800495e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	3208      	adds	r2, #8
 8004964:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	fb03 f202 	mul.w	r2, r3, r2
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	6938      	ldr	r0, [r7, #16]
 8004974:	fb00 f303 	mul.w	r3, r0, r3
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43da      	mvns	r2, r3
 8004982:	4b1a      	ldr	r3, [pc, #104]	; (80049ec <STM32446GpioCafr+0xf4>)
 8004984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004986:	4011      	ands	r1, r2
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	3208      	adds	r2, #8
 800498c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004990:	4b16      	ldr	r3, [pc, #88]	; (80049ec <STM32446GpioCafr+0xf4>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	3208      	adds	r2, #8
 8004998:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	fb03 f202 	mul.w	r2, r3, r2
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	6938      	ldr	r0, [r7, #16]
 80049a8:	fb00 f303 	mul.w	r3, r0, r3
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	409a      	lsls	r2, r3
 80049b2:	4b0e      	ldr	r3, [pc, #56]	; (80049ec <STM32446GpioCafr+0xf4>)
 80049b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b6:	4311      	orrs	r1, r2
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	3208      	adds	r2, #8
 80049bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 80049c0:	4b0a      	ldr	r3, [pc, #40]	; (80049ec <STM32446GpioCafr+0xf4>)
 80049c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80049c4:	4b09      	ldr	r3, [pc, #36]	; (80049ec <STM32446GpioCafr+0xf4>)
 80049c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c8:	68b9      	ldr	r1, [r7, #8]
 80049ca:	3108      	adds	r1, #8
 80049cc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	3208      	adds	r2, #8
 80049d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80049d8:	bf00      	nop
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	00000000 	.word	0x00000000
 80049e4:	40000000 	.word	0x40000000
 80049e8:	3ff00000 	.word	0x3ff00000
 80049ec:	200005e0 	.word	0x200005e0

080049f0 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80049fa:	2302      	movs	r3, #2
 80049fc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f7fb fda0 	bl	8000544 <__aeabi_ui2d>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	ec43 2b11 	vmov	d1, r2, r3
 8004a0c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004a98 <STM32446GpioDmoder+0xa8>
 8004a10:	f002 fc74 	bl	80072fc <pow>
 8004a14:	ec51 0b10 	vmov	r0, r1, d0
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	4b20      	ldr	r3, [pc, #128]	; (8004aa0 <STM32446GpioDmoder+0xb0>)
 8004a1e:	f7fb fc53 	bl	80002c8 <__aeabi_dsub>
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	4610      	mov	r0, r2
 8004a28:	4619      	mov	r1, r3
 8004a2a:	f7fc f8dd 	bl	8000be8 <__aeabi_d2uiz>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	4013      	ands	r3, r2
 8004a38:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 8004a3a:	4b1a      	ldr	r3, [pc, #104]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a40:	6819      	ldr	r1, [r3, #0]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	fb02 f303 	mul.w	r3, r2, r3
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43da      	mvns	r2, r3
 8004a52:	4b14      	ldr	r3, [pc, #80]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a58:	400a      	ands	r2, r1
 8004a5a:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 8004a5c:	4b11      	ldr	r3, [pc, #68]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a62:	6819      	ldr	r1, [r3, #0]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	fb02 f303 	mul.w	r3, r2, r3
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	4b0c      	ldr	r3, [pc, #48]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a76:	430a      	orrs	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 8004a7a:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a7c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a80:	4b08      	ldr	r3, [pc, #32]	; (8004aa4 <STM32446GpioDmoder+0xb4>)
 8004a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a86:	6812      	ldr	r2, [r2, #0]
 8004a88:	601a      	str	r2, [r3, #0]
}
 8004a8a:	bf00      	nop
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	f3af 8000 	nop.w
 8004a98:	00000000 	.word	0x00000000
 8004a9c:	40000000 	.word	0x40000000
 8004aa0:	3ff00000 	.word	0x3ff00000
 8004aa4:	200005e0 	.word	0x200005e0

08004aa8 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f7fb fd44 	bl	8000544 <__aeabi_ui2d>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	ec43 2b11 	vmov	d1, r2, r3
 8004ac4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004b50 <STM32446GpioDospeedr+0xa8>
 8004ac8:	f002 fc18 	bl	80072fc <pow>
 8004acc:	ec51 0b10 	vmov	r0, r1, d0
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	4b20      	ldr	r3, [pc, #128]	; (8004b58 <STM32446GpioDospeedr+0xb0>)
 8004ad6:	f7fb fbf7 	bl	80002c8 <__aeabi_dsub>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4610      	mov	r0, r2
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f7fc f881 	bl	8000be8 <__aeabi_d2uiz>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	4013      	ands	r3, r2
 8004af0:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004af2:	4b1a      	ldr	r3, [pc, #104]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004af4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004af8:	6899      	ldr	r1, [r3, #8]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	fb02 f303 	mul.w	r3, r2, r3
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	fa02 f303 	lsl.w	r3, r2, r3
 8004b08:	43da      	mvns	r2, r3
 8004b0a:	4b14      	ldr	r3, [pc, #80]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004b0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b10:	400a      	ands	r2, r1
 8004b12:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8004b14:	4b11      	ldr	r3, [pc, #68]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004b16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b1a:	6899      	ldr	r1, [r3, #8]
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	fb02 f303 	mul.w	r3, r2, r3
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	409a      	lsls	r2, r3
 8004b28:	4b0c      	ldr	r3, [pc, #48]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004b2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 8004b32:	4b0a      	ldr	r3, [pc, #40]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004b34:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004b38:	4b08      	ldr	r3, [pc, #32]	; (8004b5c <STM32446GpioDospeedr+0xb4>)
 8004b3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b3e:	6892      	ldr	r2, [r2, #8]
 8004b40:	609a      	str	r2, [r3, #8]
}
 8004b42:	bf00      	nop
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	f3af 8000 	nop.w
 8004b50:	00000000 	.word	0x00000000
 8004b54:	40000000 	.word	0x40000000
 8004b58:	3ff00000 	.word	0x3ff00000
 8004b5c:	200005e0 	.word	0x200005e0

08004b60 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f7fb fce8 	bl	8000544 <__aeabi_ui2d>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	ec43 2b11 	vmov	d1, r2, r3
 8004b7c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004c08 <STM32446GpioDpupdr+0xa8>
 8004b80:	f002 fbbc 	bl	80072fc <pow>
 8004b84:	ec51 0b10 	vmov	r0, r1, d0
 8004b88:	f04f 0200 	mov.w	r2, #0
 8004b8c:	4b20      	ldr	r3, [pc, #128]	; (8004c10 <STM32446GpioDpupdr+0xb0>)
 8004b8e:	f7fb fb9b 	bl	80002c8 <__aeabi_dsub>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4610      	mov	r0, r2
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f7fc f825 	bl	8000be8 <__aeabi_d2uiz>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004baa:	4b1a      	ldr	r3, [pc, #104]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bb0:	68d9      	ldr	r1, [r3, #12]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	fb02 f303 	mul.w	r3, r2, r3
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43da      	mvns	r2, r3
 8004bc2:	4b14      	ldr	r3, [pc, #80]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bc8:	400a      	ands	r2, r1
 8004bca:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 8004bcc:	4b11      	ldr	r3, [pc, #68]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bd2:	68d9      	ldr	r1, [r3, #12]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	fb02 f303 	mul.w	r3, r2, r3
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	409a      	lsls	r2, r3
 8004be0:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004be6:	430a      	orrs	r2, r1
 8004be8:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 8004bea:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004bec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004bf0:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <STM32446GpioDpupdr+0xb4>)
 8004bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bf6:	68d2      	ldr	r2, [r2, #12]
 8004bf8:	60da      	str	r2, [r3, #12]
}
 8004bfa:	bf00      	nop
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	f3af 8000 	nop.w
 8004c08:	00000000 	.word	0x00000000
 8004c0c:	40000000 	.word	0x40000000
 8004c10:	3ff00000 	.word	0x3ff00000
 8004c14:	200005e0 	.word	0x200005e0

08004c18 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 8004c20:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <STM32446GpioDreset+0x20>)
 8004c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	0412      	lsls	r2, r2, #16
 8004c2a:	619a      	str	r2, [r3, #24]
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr
 8004c38:	200005e0 	.word	0x200005e0

08004c3c <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 8004c44:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <STM32446GpioDset+0x20>)
 8004c46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	619a      	str	r2, [r3, #24]
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	200005e0 	.word	0x200005e0

08004c60 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004c6e:	2320      	movs	r3, #32
 8004c70:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004c72:	6978      	ldr	r0, [r7, #20]
 8004c74:	f7fb fc66 	bl	8000544 <__aeabi_ui2d>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	ec43 2b11 	vmov	d1, r2, r3
 8004c80:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004d58 <STM32446GpioDafr+0xf8>
 8004c84:	f002 fb3a 	bl	80072fc <pow>
 8004c88:	ec51 0b10 	vmov	r0, r1, d0
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	4b33      	ldr	r3, [pc, #204]	; (8004d60 <STM32446GpioDafr+0x100>)
 8004c92:	f7fb fb19 	bl	80002c8 <__aeabi_dsub>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4610      	mov	r0, r2
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	f7fb ffa3 	bl	8000be8 <__aeabi_d2uiz>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	fb03 f202 	mul.w	r2, r3, r2
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d843      	bhi.n	8004d4c <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004cc4:	4b27      	ldr	r3, [pc, #156]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	3208      	adds	r2, #8
 8004cce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	fb03 f202 	mul.w	r2, r3, r2
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	6938      	ldr	r0, [r7, #16]
 8004cde:	fb00 f303 	mul.w	r3, r0, r3
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	43da      	mvns	r2, r3
 8004cec:	4b1d      	ldr	r3, [pc, #116]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cf2:	4011      	ands	r1, r2
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	3208      	adds	r2, #8
 8004cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004cfc:	4b19      	ldr	r3, [pc, #100]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004cfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	3208      	adds	r2, #8
 8004d06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	fb03 f202 	mul.w	r2, r3, r2
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	6938      	ldr	r0, [r7, #16]
 8004d16:	fb00 f303 	mul.w	r3, r0, r3
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	409a      	lsls	r2, r3
 8004d20:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004d22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d26:	4311      	orrs	r1, r2
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	3208      	adds	r2, #8
 8004d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004d32:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004d36:	4b0b      	ldr	r3, [pc, #44]	; (8004d64 <STM32446GpioDafr+0x104>)
 8004d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d3c:	68b9      	ldr	r1, [r7, #8]
 8004d3e:	3108      	adds	r1, #8
 8004d40:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	3208      	adds	r2, #8
 8004d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004d4c:	bf00      	nop
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	f3af 8000 	nop.w
 8004d58:	00000000 	.word	0x00000000
 8004d5c:	40000000 	.word	0x40000000
 8004d60:	3ff00000 	.word	0x3ff00000
 8004d64:	200005e0 	.word	0x200005e0

08004d68 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004d72:	2302      	movs	r3, #2
 8004d74:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f7fb fbe4 	bl	8000544 <__aeabi_ui2d>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	460b      	mov	r3, r1
 8004d80:	ec43 2b11 	vmov	d1, r2, r3
 8004d84:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004e10 <STM32446GpioEmoder+0xa8>
 8004d88:	f002 fab8 	bl	80072fc <pow>
 8004d8c:	ec51 0b10 	vmov	r0, r1, d0
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	4b20      	ldr	r3, [pc, #128]	; (8004e18 <STM32446GpioEmoder+0xb0>)
 8004d96:	f7fb fa97 	bl	80002c8 <__aeabi_dsub>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4610      	mov	r0, r2
 8004da0:	4619      	mov	r1, r3
 8004da2:	f7fb ff21 	bl	8000be8 <__aeabi_d2uiz>
 8004da6:	4603      	mov	r3, r0
 8004da8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4013      	ands	r3, r2
 8004db0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8004db2:	4b1a      	ldr	r3, [pc, #104]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004db4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004db8:	6819      	ldr	r1, [r3, #0]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	fb02 f303 	mul.w	r3, r2, r3
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43da      	mvns	r2, r3
 8004dca:	4b14      	ldr	r3, [pc, #80]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004dcc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dd0:	400a      	ands	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8004dd4:	4b11      	ldr	r3, [pc, #68]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004dd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dda:	6819      	ldr	r1, [r3, #0]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	fb02 f303 	mul.w	r3, r2, r3
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	409a      	lsls	r2, r3
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004dea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dee:	430a      	orrs	r2, r1
 8004df0:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004df4:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8004df8:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <STM32446GpioEmoder+0xb4>)
 8004dfa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dfe:	6812      	ldr	r2, [r2, #0]
 8004e00:	601a      	str	r2, [r3, #0]
}
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	f3af 8000 	nop.w
 8004e10:	00000000 	.word	0x00000000
 8004e14:	40000000 	.word	0x40000000
 8004e18:	3ff00000 	.word	0x3ff00000
 8004e1c:	200005e0 	.word	0x200005e0

08004e20 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7fb fb88 	bl	8000544 <__aeabi_ui2d>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	ec43 2b11 	vmov	d1, r2, r3
 8004e3c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004ec8 <STM32446GpioEospeedr+0xa8>
 8004e40:	f002 fa5c 	bl	80072fc <pow>
 8004e44:	ec51 0b10 	vmov	r0, r1, d0
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	4b20      	ldr	r3, [pc, #128]	; (8004ed0 <STM32446GpioEospeedr+0xb0>)
 8004e4e:	f7fb fa3b 	bl	80002c8 <__aeabi_dsub>
 8004e52:	4602      	mov	r2, r0
 8004e54:	460b      	mov	r3, r1
 8004e56:	4610      	mov	r0, r2
 8004e58:	4619      	mov	r1, r3
 8004e5a:	f7fb fec5 	bl	8000be8 <__aeabi_d2uiz>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004e6a:	4b1a      	ldr	r3, [pc, #104]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004e6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e70:	6899      	ldr	r1, [r3, #8]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	43da      	mvns	r2, r3
 8004e82:	4b14      	ldr	r3, [pc, #80]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004e84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e88:	400a      	ands	r2, r1
 8004e8a:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 8004e8c:	4b11      	ldr	r3, [pc, #68]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004e8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e92:	6899      	ldr	r1, [r3, #8]
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	fb02 f303 	mul.w	r3, r2, r3
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	409a      	lsls	r2, r3
 8004ea0:	4b0c      	ldr	r3, [pc, #48]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004ea2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004eac:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8004eb0:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <STM32446GpioEospeedr+0xb4>)
 8004eb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004eb6:	6892      	ldr	r2, [r2, #8]
 8004eb8:	609a      	str	r2, [r3, #8]
}
 8004eba:	bf00      	nop
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	f3af 8000 	nop.w
 8004ec8:	00000000 	.word	0x00000000
 8004ecc:	40000000 	.word	0x40000000
 8004ed0:	3ff00000 	.word	0x3ff00000
 8004ed4:	200005e0 	.word	0x200005e0

08004ed8 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f7fb fb2c 	bl	8000544 <__aeabi_ui2d>
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	ec43 2b11 	vmov	d1, r2, r3
 8004ef4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004f80 <STM32446GpioEpupdr+0xa8>
 8004ef8:	f002 fa00 	bl	80072fc <pow>
 8004efc:	ec51 0b10 	vmov	r0, r1, d0
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	4b20      	ldr	r3, [pc, #128]	; (8004f88 <STM32446GpioEpupdr+0xb0>)
 8004f06:	f7fb f9df 	bl	80002c8 <__aeabi_dsub>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4619      	mov	r1, r3
 8004f12:	f7fb fe69 	bl	8000be8 <__aeabi_d2uiz>
 8004f16:	4603      	mov	r3, r0
 8004f18:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	4013      	ands	r3, r2
 8004f20:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004f22:	4b1a      	ldr	r3, [pc, #104]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f28:	68d9      	ldr	r1, [r3, #12]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	fb02 f303 	mul.w	r3, r2, r3
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	43da      	mvns	r2, r3
 8004f3a:	4b14      	ldr	r3, [pc, #80]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f3c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f40:	400a      	ands	r2, r1
 8004f42:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8004f44:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f4a:	68d9      	ldr	r1, [r3, #12]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	fb02 f303 	mul.w	r3, r2, r3
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	409a      	lsls	r2, r3
 8004f58:	4b0c      	ldr	r3, [pc, #48]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f5a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8004f62:	4b0a      	ldr	r3, [pc, #40]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f64:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8004f68:	4b08      	ldr	r3, [pc, #32]	; (8004f8c <STM32446GpioEpupdr+0xb4>)
 8004f6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f6e:	68d2      	ldr	r2, [r2, #12]
 8004f70:	60da      	str	r2, [r3, #12]
}
 8004f72:	bf00      	nop
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	f3af 8000 	nop.w
 8004f80:	00000000 	.word	0x00000000
 8004f84:	40000000 	.word	0x40000000
 8004f88:	3ff00000 	.word	0x3ff00000
 8004f8c:	200005e0 	.word	0x200005e0

08004f90 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8004f98:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <STM32446GpioEreset+0x20>)
 8004f9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	0412      	lsls	r2, r2, #16
 8004fa2:	619a      	str	r2, [r3, #24]
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	200005e0 	.word	0x200005e0

08004fb4 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8004fbc:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <STM32446GpioEset+0x20>)
 8004fbe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	619a      	str	r2, [r3, #24]
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	200005e0 	.word	0x200005e0

08004fd8 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004fe6:	2320      	movs	r3, #32
 8004fe8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004fea:	6978      	ldr	r0, [r7, #20]
 8004fec:	f7fb faaa 	bl	8000544 <__aeabi_ui2d>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	ec43 2b11 	vmov	d1, r2, r3
 8004ff8:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80050d0 <STM32446GpioEafr+0xf8>
 8004ffc:	f002 f97e 	bl	80072fc <pow>
 8005000:	ec51 0b10 	vmov	r0, r1, d0
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	4b33      	ldr	r3, [pc, #204]	; (80050d8 <STM32446GpioEafr+0x100>)
 800500a:	f7fb f95d 	bl	80002c8 <__aeabi_dsub>
 800500e:	4602      	mov	r2, r0
 8005010:	460b      	mov	r3, r1
 8005012:	4610      	mov	r0, r2
 8005014:	4619      	mov	r1, r3
 8005016:	f7fb fde7 	bl	8000be8 <__aeabi_d2uiz>
 800501a:	4603      	mov	r3, r0
 800501c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	fb03 f202 	mul.w	r2, r3, r2
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	fbb2 f3f3 	udiv	r3, r2, r3
 800502c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4013      	ands	r3, r2
 8005034:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d843      	bhi.n	80050c4 <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800503c:	4b27      	ldr	r3, [pc, #156]	; (80050dc <STM32446GpioEafr+0x104>)
 800503e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	3208      	adds	r2, #8
 8005046:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	697a      	ldr	r2, [r7, #20]
 800504e:	fb03 f202 	mul.w	r2, r3, r2
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	6938      	ldr	r0, [r7, #16]
 8005056:	fb00 f303 	mul.w	r3, r0, r3
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	43da      	mvns	r2, r3
 8005064:	4b1d      	ldr	r3, [pc, #116]	; (80050dc <STM32446GpioEafr+0x104>)
 8005066:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800506a:	4011      	ands	r1, r2
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	3208      	adds	r2, #8
 8005070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005074:	4b19      	ldr	r3, [pc, #100]	; (80050dc <STM32446GpioEafr+0x104>)
 8005076:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	3208      	adds	r2, #8
 800507e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	fb03 f202 	mul.w	r2, r3, r2
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	6938      	ldr	r0, [r7, #16]
 800508e:	fb00 f303 	mul.w	r3, r0, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	409a      	lsls	r2, r3
 8005098:	4b10      	ldr	r3, [pc, #64]	; (80050dc <STM32446GpioEafr+0x104>)
 800509a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800509e:	4311      	orrs	r1, r2
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	3208      	adds	r2, #8
 80050a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 80050a8:	4b0c      	ldr	r3, [pc, #48]	; (80050dc <STM32446GpioEafr+0x104>)
 80050aa:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80050ae:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <STM32446GpioEafr+0x104>)
 80050b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80050b4:	68b9      	ldr	r1, [r7, #8]
 80050b6:	3108      	adds	r1, #8
 80050b8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	3208      	adds	r2, #8
 80050c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80050c4:	bf00      	nop
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	f3af 8000 	nop.w
 80050d0:	00000000 	.word	0x00000000
 80050d4:	40000000 	.word	0x40000000
 80050d8:	3ff00000 	.word	0x3ff00000
 80050dc:	200005e0 	.word	0x200005e0

080050e0 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80050ea:	2302      	movs	r3, #2
 80050ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f7fb fa28 	bl	8000544 <__aeabi_ui2d>
 80050f4:	4602      	mov	r2, r0
 80050f6:	460b      	mov	r3, r1
 80050f8:	ec43 2b11 	vmov	d1, r2, r3
 80050fc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005188 <STM32446GpioHmoder+0xa8>
 8005100:	f002 f8fc 	bl	80072fc <pow>
 8005104:	ec51 0b10 	vmov	r0, r1, d0
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	4b20      	ldr	r3, [pc, #128]	; (8005190 <STM32446GpioHmoder+0xb0>)
 800510e:	f7fb f8db 	bl	80002c8 <__aeabi_dsub>
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	4610      	mov	r0, r2
 8005118:	4619      	mov	r1, r3
 800511a:	f7fb fd65 	bl	8000be8 <__aeabi_d2uiz>
 800511e:	4603      	mov	r3, r0
 8005120:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4013      	ands	r3, r2
 8005128:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 800512a:	4b1a      	ldr	r3, [pc, #104]	; (8005194 <STM32446GpioHmoder+0xb4>)
 800512c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005130:	6819      	ldr	r1, [r3, #0]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	fb02 f303 	mul.w	r3, r2, r3
 800513a:	68ba      	ldr	r2, [r7, #8]
 800513c:	fa02 f303 	lsl.w	r3, r2, r3
 8005140:	43da      	mvns	r2, r3
 8005142:	4b14      	ldr	r3, [pc, #80]	; (8005194 <STM32446GpioHmoder+0xb4>)
 8005144:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005148:	400a      	ands	r2, r1
 800514a:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 800514c:	4b11      	ldr	r3, [pc, #68]	; (8005194 <STM32446GpioHmoder+0xb4>)
 800514e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005152:	6819      	ldr	r1, [r3, #0]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	fb02 f303 	mul.w	r3, r2, r3
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	409a      	lsls	r2, r3
 8005160:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <STM32446GpioHmoder+0xb4>)
 8005162:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005166:	430a      	orrs	r2, r1
 8005168:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 800516a:	4b0a      	ldr	r3, [pc, #40]	; (8005194 <STM32446GpioHmoder+0xb4>)
 800516c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005170:	4b08      	ldr	r3, [pc, #32]	; (8005194 <STM32446GpioHmoder+0xb4>)
 8005172:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	601a      	str	r2, [r3, #0]
}
 800517a:	bf00      	nop
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	f3af 8000 	nop.w
 8005188:	00000000 	.word	0x00000000
 800518c:	40000000 	.word	0x40000000
 8005190:	3ff00000 	.word	0x3ff00000
 8005194:	200005e0 	.word	0x200005e0

08005198 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80051a2:	2302      	movs	r3, #2
 80051a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f7fb f9cc 	bl	8000544 <__aeabi_ui2d>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	ec43 2b11 	vmov	d1, r2, r3
 80051b4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005240 <STM32446GpioHospeedr+0xa8>
 80051b8:	f002 f8a0 	bl	80072fc <pow>
 80051bc:	ec51 0b10 	vmov	r0, r1, d0
 80051c0:	f04f 0200 	mov.w	r2, #0
 80051c4:	4b20      	ldr	r3, [pc, #128]	; (8005248 <STM32446GpioHospeedr+0xb0>)
 80051c6:	f7fb f87f 	bl	80002c8 <__aeabi_dsub>
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	4610      	mov	r0, r2
 80051d0:	4619      	mov	r1, r3
 80051d2:	f7fb fd09 	bl	8000be8 <__aeabi_d2uiz>
 80051d6:	4603      	mov	r3, r0
 80051d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	4013      	ands	r3, r2
 80051e0:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80051e2:	4b1a      	ldr	r3, [pc, #104]	; (800524c <STM32446GpioHospeedr+0xb4>)
 80051e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051e8:	6899      	ldr	r1, [r3, #8]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	fb02 f303 	mul.w	r3, r2, r3
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	43da      	mvns	r2, r3
 80051fa:	4b14      	ldr	r3, [pc, #80]	; (800524c <STM32446GpioHospeedr+0xb4>)
 80051fc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005200:	400a      	ands	r2, r1
 8005202:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005204:	4b11      	ldr	r3, [pc, #68]	; (800524c <STM32446GpioHospeedr+0xb4>)
 8005206:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800520a:	6899      	ldr	r1, [r3, #8]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	fb02 f303 	mul.w	r3, r2, r3
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	409a      	lsls	r2, r3
 8005218:	4b0c      	ldr	r3, [pc, #48]	; (800524c <STM32446GpioHospeedr+0xb4>)
 800521a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800521e:	430a      	orrs	r2, r1
 8005220:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8005222:	4b0a      	ldr	r3, [pc, #40]	; (800524c <STM32446GpioHospeedr+0xb4>)
 8005224:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005228:	4b08      	ldr	r3, [pc, #32]	; (800524c <STM32446GpioHospeedr+0xb4>)
 800522a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800522e:	6892      	ldr	r2, [r2, #8]
 8005230:	609a      	str	r2, [r3, #8]
}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	f3af 8000 	nop.w
 8005240:	00000000 	.word	0x00000000
 8005244:	40000000 	.word	0x40000000
 8005248:	3ff00000 	.word	0x3ff00000
 800524c:	200005e0 	.word	0x200005e0

08005250 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800525a:	2302      	movs	r3, #2
 800525c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f7fb f970 	bl	8000544 <__aeabi_ui2d>
 8005264:	4602      	mov	r2, r0
 8005266:	460b      	mov	r3, r1
 8005268:	ec43 2b11 	vmov	d1, r2, r3
 800526c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80052f8 <STM32446GpioHpupdr+0xa8>
 8005270:	f002 f844 	bl	80072fc <pow>
 8005274:	ec51 0b10 	vmov	r0, r1, d0
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	4b20      	ldr	r3, [pc, #128]	; (8005300 <STM32446GpioHpupdr+0xb0>)
 800527e:	f7fb f823 	bl	80002c8 <__aeabi_dsub>
 8005282:	4602      	mov	r2, r0
 8005284:	460b      	mov	r3, r1
 8005286:	4610      	mov	r0, r2
 8005288:	4619      	mov	r1, r3
 800528a:	f7fb fcad 	bl	8000be8 <__aeabi_d2uiz>
 800528e:	4603      	mov	r3, r0
 8005290:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4013      	ands	r3, r2
 8005298:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 800529a:	4b1a      	ldr	r3, [pc, #104]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 800529c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052a0:	68d9      	ldr	r1, [r3, #12]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	fb02 f303 	mul.w	r3, r2, r3
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	43da      	mvns	r2, r3
 80052b2:	4b14      	ldr	r3, [pc, #80]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 80052b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052b8:	400a      	ands	r2, r1
 80052ba:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 80052bc:	4b11      	ldr	r3, [pc, #68]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 80052be:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052c2:	68d9      	ldr	r1, [r3, #12]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	fb02 f303 	mul.w	r3, r2, r3
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	409a      	lsls	r2, r3
 80052d0:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 80052d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052d6:	430a      	orrs	r2, r1
 80052d8:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 80052da:	4b0a      	ldr	r3, [pc, #40]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 80052dc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80052e0:	4b08      	ldr	r3, [pc, #32]	; (8005304 <STM32446GpioHpupdr+0xb4>)
 80052e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052e6:	68d2      	ldr	r2, [r2, #12]
 80052e8:	60da      	str	r2, [r3, #12]
}
 80052ea:	bf00      	nop
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	f3af 8000 	nop.w
 80052f8:	00000000 	.word	0x00000000
 80052fc:	40000000 	.word	0x40000000
 8005300:	3ff00000 	.word	0x3ff00000
 8005304:	200005e0 	.word	0x200005e0

08005308 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <STM32446GpioHreset+0x20>)
 8005312:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	0412      	lsls	r2, r2, #16
 800531a:	619a      	str	r2, [r3, #24]
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	200005e0 	.word	0x200005e0

0800532c <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005334:	4b05      	ldr	r3, [pc, #20]	; (800534c <STM32446GpioHset+0x20>)
 8005336:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	619a      	str	r2, [r3, #24]
}
 800533e:	bf00      	nop
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	200005e0 	.word	0x200005e0

08005350 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800535a:	2304      	movs	r3, #4
 800535c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800535e:	2320      	movs	r3, #32
 8005360:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005362:	6978      	ldr	r0, [r7, #20]
 8005364:	f7fb f8ee 	bl	8000544 <__aeabi_ui2d>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	ec43 2b11 	vmov	d1, r2, r3
 8005370:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005448 <STM32446GpioHafr+0xf8>
 8005374:	f001 ffc2 	bl	80072fc <pow>
 8005378:	ec51 0b10 	vmov	r0, r1, d0
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	4b33      	ldr	r3, [pc, #204]	; (8005450 <STM32446GpioHafr+0x100>)
 8005382:	f7fa ffa1 	bl	80002c8 <__aeabi_dsub>
 8005386:	4602      	mov	r2, r0
 8005388:	460b      	mov	r3, r1
 800538a:	4610      	mov	r0, r2
 800538c:	4619      	mov	r1, r3
 800538e:	f7fb fc2b 	bl	8000be8 <__aeabi_d2uiz>
 8005392:	4603      	mov	r3, r0
 8005394:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	fb03 f202 	mul.w	r2, r3, r2
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	4013      	ands	r3, r2
 80053ac:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d843      	bhi.n	800543c <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80053b4:	4b27      	ldr	r3, [pc, #156]	; (8005454 <STM32446GpioHafr+0x104>)
 80053b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	3208      	adds	r2, #8
 80053be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	fb03 f202 	mul.w	r2, r3, r2
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6938      	ldr	r0, [r7, #16]
 80053ce:	fb00 f303 	mul.w	r3, r0, r3
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	fa02 f303 	lsl.w	r3, r2, r3
 80053da:	43da      	mvns	r2, r3
 80053dc:	4b1d      	ldr	r3, [pc, #116]	; (8005454 <STM32446GpioHafr+0x104>)
 80053de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053e2:	4011      	ands	r1, r2
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	3208      	adds	r2, #8
 80053e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80053ec:	4b19      	ldr	r3, [pc, #100]	; (8005454 <STM32446GpioHafr+0x104>)
 80053ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	3208      	adds	r2, #8
 80053f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	fb03 f202 	mul.w	r2, r3, r2
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	6938      	ldr	r0, [r7, #16]
 8005406:	fb00 f303 	mul.w	r3, r0, r3
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	409a      	lsls	r2, r3
 8005410:	4b10      	ldr	r3, [pc, #64]	; (8005454 <STM32446GpioHafr+0x104>)
 8005412:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005416:	4311      	orrs	r1, r2
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	3208      	adds	r2, #8
 800541c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005420:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <STM32446GpioHafr+0x104>)
 8005422:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8005426:	4b0b      	ldr	r3, [pc, #44]	; (8005454 <STM32446GpioHafr+0x104>)
 8005428:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	3108      	adds	r1, #8
 8005430:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	3208      	adds	r2, #8
 8005438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800543c:	bf00      	nop
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	f3af 8000 	nop.w
 8005448:	00000000 	.word	0x00000000
 800544c:	40000000 	.word	0x40000000
 8005450:	3ff00000 	.word	0x3ff00000
 8005454:	200005e0 	.word	0x200005e0

08005458 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005462:	23ff      	movs	r3, #255	; 0xff
 8005464:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005466:	4b32      	ldr	r3, [pc, #200]	; (8005530 <STM32446RtcInic+0xd8>)
 8005468:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a31      	ldr	r2, [pc, #196]	; (8005534 <STM32446RtcInic+0xdc>)
 8005470:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005472:	4b2f      	ldr	r3, [pc, #188]	; (8005530 <STM32446RtcInic+0xd8>)
 8005474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	4a2f      	ldr	r2, [pc, #188]	; (8005538 <STM32446RtcInic+0xe0>)
 800547c:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	4618      	mov	r0, r3
 8005482:	f001 f8c3 	bl	800660c <STM32446RtcAccess>
 8005486:	4603      	mov	r3, r0
 8005488:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 800548a:	4b29      	ldr	r3, [pc, #164]	; (8005530 <STM32446RtcInic+0xd8>)
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005490:	4b27      	ldr	r3, [pc, #156]	; (8005530 <STM32446RtcInic+0xd8>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005498:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 800549a:	4b25      	ldr	r3, [pc, #148]	; (8005530 <STM32446RtcInic+0xd8>)
 800549c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054a2:	4b23      	ldr	r3, [pc, #140]	; (8005530 <STM32446RtcInic+0xd8>)
 80054a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054a8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80054ac:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80054ae:	4b20      	ldr	r3, [pc, #128]	; (8005530 <STM32446RtcInic+0xd8>)
 80054b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054b6:	4b1e      	ldr	r3, [pc, #120]	; (8005530 <STM32446RtcInic+0xd8>)
 80054b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054bc:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80054c0:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80054c2:	4b1b      	ldr	r3, [pc, #108]	; (8005530 <STM32446RtcInic+0xd8>)
 80054c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054c8:	68da      	ldr	r2, [r3, #12]
 80054ca:	4b19      	ldr	r3, [pc, #100]	; (8005530 <STM32446RtcInic+0xd8>)
 80054cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054d4:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80054d6:	bf00      	nop
 80054d8:	4b15      	ldr	r3, [pc, #84]	; (8005530 <STM32446RtcInic+0xd8>)
 80054da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d0f7      	beq.n	80054d8 <STM32446RtcInic+0x80>
	status = 6;
 80054e8:	2306      	movs	r3, #6
 80054ea:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 80054ec:	4b10      	ldr	r3, [pc, #64]	; (8005530 <STM32446RtcInic+0xd8>)
 80054ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054f2:	689a      	ldr	r2, [r3, #8]
 80054f4:	4b0e      	ldr	r3, [pc, #56]	; (8005530 <STM32446RtcInic+0xd8>)
 80054f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054fa:	f022 0220 	bic.w	r2, r2, #32
 80054fe:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005500:	4b0b      	ldr	r3, [pc, #44]	; (8005530 <STM32446RtcInic+0xd8>)
 8005502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	4b09      	ldr	r3, [pc, #36]	; (8005530 <STM32446RtcInic+0xd8>)
 800550a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800550e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005512:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005514:	4b06      	ldr	r3, [pc, #24]	; (8005530 <STM32446RtcInic+0xd8>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	4b05      	ldr	r3, [pc, #20]	; (8005530 <STM32446RtcInic+0xd8>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005522:	601a      	str	r2, [r3, #0]

	return status;
 8005524:	7bfb      	ldrb	r3, [r7, #15]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	200005e0 	.word	0x200005e0
 8005534:	200007a0 	.word	0x200007a0
 8005538:	200007a4 	.word	0x200007a4

0800553c <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 8005546:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 800554a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	4a1c      	ldr	r2, [pc, #112]	; (80055c0 <STM32446RtcHour+0x84>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	08db      	lsrs	r3, r3, #3
 8005556:	b2db      	uxtb	r3, r3
 8005558:	4618      	mov	r0, r3
 800555a:	f000 fe75 	bl	8006248 <STM32446dec2bcd>
 800555e:	4603      	mov	r3, r0
 8005560:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 8005562:	79fa      	ldrb	r2, [r7, #7]
 8005564:	4b16      	ldr	r3, [pc, #88]	; (80055c0 <STM32446RtcHour+0x84>)
 8005566:	fba3 1302 	umull	r1, r3, r3, r2
 800556a:	08d9      	lsrs	r1, r3, #3
 800556c:	460b      	mov	r3, r1
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	440b      	add	r3, r1
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fe65 	bl	8006248 <STM32446dec2bcd>
 800557e:	4603      	mov	r3, r0
 8005580:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005582:	4b10      	ldr	r3, [pc, #64]	; (80055c4 <STM32446RtcHour+0x88>)
 8005584:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a0f      	ldr	r2, [pc, #60]	; (80055c8 <STM32446RtcHour+0x8c>)
 800558c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	43da      	mvns	r2, r3
 8005592:	4b0d      	ldr	r3, [pc, #52]	; (80055c8 <STM32446RtcHour+0x8c>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4013      	ands	r3, r2
 8005598:	4a0b      	ldr	r2, [pc, #44]	; (80055c8 <STM32446RtcHour+0x8c>)
 800559a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 800559c:	7abb      	ldrb	r3, [r7, #10]
 800559e:	041a      	lsls	r2, r3, #16
 80055a0:	7afb      	ldrb	r3, [r7, #11]
 80055a2:	051b      	lsls	r3, r3, #20
 80055a4:	4313      	orrs	r3, r2
 80055a6:	461a      	mov	r2, r3
 80055a8:	4b07      	ldr	r3, [pc, #28]	; (80055c8 <STM32446RtcHour+0x8c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	4a06      	ldr	r2, [pc, #24]	; (80055c8 <STM32446RtcHour+0x8c>)
 80055b0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80055b2:	f000 ff87 	bl	80064c4 <STM32446RtcSetTr>
}
 80055b6:	bf00      	nop
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	cccccccd 	.word	0xcccccccd
 80055c4:	200005e0 	.word	0x200005e0
 80055c8:	200007a0 	.word	0x200007a0

080055cc <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 80055d6:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 80055da:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 80055dc:	79fb      	ldrb	r3, [r7, #7]
 80055de:	4a1c      	ldr	r2, [pc, #112]	; (8005650 <STM32446RtcMinute+0x84>)
 80055e0:	fba2 2303 	umull	r2, r3, r2, r3
 80055e4:	08db      	lsrs	r3, r3, #3
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 fe2d 	bl	8006248 <STM32446dec2bcd>
 80055ee:	4603      	mov	r3, r0
 80055f0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 80055f2:	79fa      	ldrb	r2, [r7, #7]
 80055f4:	4b16      	ldr	r3, [pc, #88]	; (8005650 <STM32446RtcMinute+0x84>)
 80055f6:	fba3 1302 	umull	r1, r3, r3, r2
 80055fa:	08d9      	lsrs	r1, r3, #3
 80055fc:	460b      	mov	r3, r1
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	440b      	add	r3, r1
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	b2db      	uxtb	r3, r3
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fe1d 	bl	8006248 <STM32446dec2bcd>
 800560e:	4603      	mov	r3, r0
 8005610:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005612:	4b10      	ldr	r3, [pc, #64]	; (8005654 <STM32446RtcMinute+0x88>)
 8005614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a0f      	ldr	r2, [pc, #60]	; (8005658 <STM32446RtcMinute+0x8c>)
 800561c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	43da      	mvns	r2, r3
 8005622:	4b0d      	ldr	r3, [pc, #52]	; (8005658 <STM32446RtcMinute+0x8c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4013      	ands	r3, r2
 8005628:	4a0b      	ldr	r2, [pc, #44]	; (8005658 <STM32446RtcMinute+0x8c>)
 800562a:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 800562c:	7abb      	ldrb	r3, [r7, #10]
 800562e:	021a      	lsls	r2, r3, #8
 8005630:	7afb      	ldrb	r3, [r7, #11]
 8005632:	031b      	lsls	r3, r3, #12
 8005634:	4313      	orrs	r3, r2
 8005636:	461a      	mov	r2, r3
 8005638:	4b07      	ldr	r3, [pc, #28]	; (8005658 <STM32446RtcMinute+0x8c>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4313      	orrs	r3, r2
 800563e:	4a06      	ldr	r2, [pc, #24]	; (8005658 <STM32446RtcMinute+0x8c>)
 8005640:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005642:	f000 ff3f 	bl	80064c4 <STM32446RtcSetTr>
}
 8005646:	bf00      	nop
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	cccccccd 	.word	0xcccccccd
 8005654:	200005e0 	.word	0x200005e0
 8005658:	200007a0 	.word	0x200007a0

0800565c <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8005666:	237f      	movs	r3, #127	; 0x7f
 8005668:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 800566a:	79fb      	ldrb	r3, [r7, #7]
 800566c:	4a1b      	ldr	r2, [pc, #108]	; (80056dc <STM32446RtcSecond+0x80>)
 800566e:	fba2 2303 	umull	r2, r3, r2, r3
 8005672:	08db      	lsrs	r3, r3, #3
 8005674:	b2db      	uxtb	r3, r3
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fde6 	bl	8006248 <STM32446dec2bcd>
 800567c:	4603      	mov	r3, r0
 800567e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005680:	79fa      	ldrb	r2, [r7, #7]
 8005682:	4b16      	ldr	r3, [pc, #88]	; (80056dc <STM32446RtcSecond+0x80>)
 8005684:	fba3 1302 	umull	r1, r3, r3, r2
 8005688:	08d9      	lsrs	r1, r3, #3
 800568a:	460b      	mov	r3, r1
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	440b      	add	r3, r1
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	b2db      	uxtb	r3, r3
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fdd6 	bl	8006248 <STM32446dec2bcd>
 800569c:	4603      	mov	r3, r0
 800569e:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 80056a0:	4b0f      	ldr	r3, [pc, #60]	; (80056e0 <STM32446RtcSecond+0x84>)
 80056a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a0e      	ldr	r2, [pc, #56]	; (80056e4 <STM32446RtcSecond+0x88>)
 80056aa:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	43da      	mvns	r2, r3
 80056b0:	4b0c      	ldr	r3, [pc, #48]	; (80056e4 <STM32446RtcSecond+0x88>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4013      	ands	r3, r2
 80056b6:	4a0b      	ldr	r2, [pc, #44]	; (80056e4 <STM32446RtcSecond+0x88>)
 80056b8:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 80056ba:	7aba      	ldrb	r2, [r7, #10]
 80056bc:	7afb      	ldrb	r3, [r7, #11]
 80056be:	011b      	lsls	r3, r3, #4
 80056c0:	4313      	orrs	r3, r2
 80056c2:	461a      	mov	r2, r3
 80056c4:	4b07      	ldr	r3, [pc, #28]	; (80056e4 <STM32446RtcSecond+0x88>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	4a06      	ldr	r2, [pc, #24]	; (80056e4 <STM32446RtcSecond+0x88>)
 80056cc:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80056ce:	f000 fef9 	bl	80064c4 <STM32446RtcSetTr>
}
 80056d2:	bf00      	nop
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	cccccccd 	.word	0xcccccccd
 80056e0:	200005e0 	.word	0x200005e0
 80056e4:	200007a0 	.word	0x200007a0

080056e8 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	4603      	mov	r3, r0
 80056f0:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 80056f2:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 80056f6:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 80056f8:	79fb      	ldrb	r3, [r7, #7]
 80056fa:	4a19      	ldr	r2, [pc, #100]	; (8005760 <STM32446RtcYear+0x78>)
 80056fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005700:	08db      	lsrs	r3, r3, #3
 8005702:	b2db      	uxtb	r3, r3
 8005704:	4618      	mov	r0, r3
 8005706:	f000 fd9f 	bl	8006248 <STM32446dec2bcd>
 800570a:	4603      	mov	r3, r0
 800570c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 800570e:	79fa      	ldrb	r2, [r7, #7]
 8005710:	4b13      	ldr	r3, [pc, #76]	; (8005760 <STM32446RtcYear+0x78>)
 8005712:	fba3 1302 	umull	r1, r3, r3, r2
 8005716:	08d9      	lsrs	r1, r3, #3
 8005718:	460b      	mov	r3, r1
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	440b      	add	r3, r1
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	b2db      	uxtb	r3, r3
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fd8f 	bl	8006248 <STM32446dec2bcd>
 800572a:	4603      	mov	r3, r0
 800572c:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	43da      	mvns	r2, r3
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <STM32446RtcYear+0x7c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4013      	ands	r3, r2
 8005738:	4a0a      	ldr	r2, [pc, #40]	; (8005764 <STM32446RtcYear+0x7c>)
 800573a:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 800573c:	7abb      	ldrb	r3, [r7, #10]
 800573e:	041a      	lsls	r2, r3, #16
 8005740:	7afb      	ldrb	r3, [r7, #11]
 8005742:	051b      	lsls	r3, r3, #20
 8005744:	4313      	orrs	r3, r2
 8005746:	461a      	mov	r2, r3
 8005748:	4b06      	ldr	r3, [pc, #24]	; (8005764 <STM32446RtcYear+0x7c>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	4a05      	ldr	r2, [pc, #20]	; (8005764 <STM32446RtcYear+0x7c>)
 8005750:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005752:	f000 ff09 	bl	8006568 <STM32446RtcSetDr>
}
 8005756:	bf00      	nop
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	cccccccd 	.word	0xcccccccd
 8005764:	200007a4 	.word	0x200007a4

08005768 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 8005772:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8005776:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8005778:	79fa      	ldrb	r2, [r7, #7]
 800577a:	4b12      	ldr	r3, [pc, #72]	; (80057c4 <STM32446RtcWeekDay+0x5c>)
 800577c:	fba3 1302 	umull	r1, r3, r3, r2
 8005780:	08d9      	lsrs	r1, r3, #3
 8005782:	460b      	mov	r3, r1
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	440b      	add	r3, r1
 8005788:	005b      	lsls	r3, r3, #1
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	b2db      	uxtb	r3, r3
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fd5a 	bl	8006248 <STM32446dec2bcd>
 8005794:	4603      	mov	r3, r0
 8005796:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	43da      	mvns	r2, r3
 800579c:	4b0a      	ldr	r3, [pc, #40]	; (80057c8 <STM32446RtcWeekDay+0x60>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4013      	ands	r3, r2
 80057a2:	4a09      	ldr	r2, [pc, #36]	; (80057c8 <STM32446RtcWeekDay+0x60>)
 80057a4:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 80057a6:	7afb      	ldrb	r3, [r7, #11]
 80057a8:	035b      	lsls	r3, r3, #13
 80057aa:	461a      	mov	r2, r3
 80057ac:	4b06      	ldr	r3, [pc, #24]	; (80057c8 <STM32446RtcWeekDay+0x60>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	4a05      	ldr	r2, [pc, #20]	; (80057c8 <STM32446RtcWeekDay+0x60>)
 80057b4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80057b6:	f000 fed7 	bl	8006568 <STM32446RtcSetDr>
}
 80057ba:	bf00      	nop
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	cccccccd 	.word	0xcccccccd
 80057c8:	200007a4 	.word	0x200007a4

080057cc <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 80057d6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80057da:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 80057dc:	79fb      	ldrb	r3, [r7, #7]
 80057de:	4a19      	ldr	r2, [pc, #100]	; (8005844 <STM32446RtcMonth+0x78>)
 80057e0:	fba2 2303 	umull	r2, r3, r2, r3
 80057e4:	08db      	lsrs	r3, r3, #3
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 fd2d 	bl	8006248 <STM32446dec2bcd>
 80057ee:	4603      	mov	r3, r0
 80057f0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 80057f2:	79fa      	ldrb	r2, [r7, #7]
 80057f4:	4b13      	ldr	r3, [pc, #76]	; (8005844 <STM32446RtcMonth+0x78>)
 80057f6:	fba3 1302 	umull	r1, r3, r3, r2
 80057fa:	08d9      	lsrs	r1, r3, #3
 80057fc:	460b      	mov	r3, r1
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	440b      	add	r3, r1
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	b2db      	uxtb	r3, r3
 8005808:	4618      	mov	r0, r3
 800580a:	f000 fd1d 	bl	8006248 <STM32446dec2bcd>
 800580e:	4603      	mov	r3, r0
 8005810:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	43da      	mvns	r2, r3
 8005816:	4b0c      	ldr	r3, [pc, #48]	; (8005848 <STM32446RtcMonth+0x7c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4013      	ands	r3, r2
 800581c:	4a0a      	ldr	r2, [pc, #40]	; (8005848 <STM32446RtcMonth+0x7c>)
 800581e:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8005820:	7abb      	ldrb	r3, [r7, #10]
 8005822:	021a      	lsls	r2, r3, #8
 8005824:	7afb      	ldrb	r3, [r7, #11]
 8005826:	031b      	lsls	r3, r3, #12
 8005828:	4313      	orrs	r3, r2
 800582a:	461a      	mov	r2, r3
 800582c:	4b06      	ldr	r3, [pc, #24]	; (8005848 <STM32446RtcMonth+0x7c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4313      	orrs	r3, r2
 8005832:	4a05      	ldr	r2, [pc, #20]	; (8005848 <STM32446RtcMonth+0x7c>)
 8005834:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005836:	f000 fe97 	bl	8006568 <STM32446RtcSetDr>
}
 800583a:	bf00      	nop
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	cccccccd 	.word	0xcccccccd
 8005848:	200007a4 	.word	0x200007a4

0800584c <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	4603      	mov	r3, r0
 8005854:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 8005856:	233f      	movs	r3, #63	; 0x3f
 8005858:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 800585a:	79fb      	ldrb	r3, [r7, #7]
 800585c:	4a18      	ldr	r2, [pc, #96]	; (80058c0 <STM32446RtcDay+0x74>)
 800585e:	fba2 2303 	umull	r2, r3, r2, r3
 8005862:	08db      	lsrs	r3, r3, #3
 8005864:	b2db      	uxtb	r3, r3
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fcee 	bl	8006248 <STM32446dec2bcd>
 800586c:	4603      	mov	r3, r0
 800586e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8005870:	79fa      	ldrb	r2, [r7, #7]
 8005872:	4b13      	ldr	r3, [pc, #76]	; (80058c0 <STM32446RtcDay+0x74>)
 8005874:	fba3 1302 	umull	r1, r3, r3, r2
 8005878:	08d9      	lsrs	r1, r3, #3
 800587a:	460b      	mov	r3, r1
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	005b      	lsls	r3, r3, #1
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	b2db      	uxtb	r3, r3
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fcde 	bl	8006248 <STM32446dec2bcd>
 800588c:	4603      	mov	r3, r0
 800588e:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	43da      	mvns	r2, r3
 8005894:	4b0b      	ldr	r3, [pc, #44]	; (80058c4 <STM32446RtcDay+0x78>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4013      	ands	r3, r2
 800589a:	4a0a      	ldr	r2, [pc, #40]	; (80058c4 <STM32446RtcDay+0x78>)
 800589c:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 800589e:	7aba      	ldrb	r2, [r7, #10]
 80058a0:	7afb      	ldrb	r3, [r7, #11]
 80058a2:	011b      	lsls	r3, r3, #4
 80058a4:	4313      	orrs	r3, r2
 80058a6:	461a      	mov	r2, r3
 80058a8:	4b06      	ldr	r3, [pc, #24]	; (80058c4 <STM32446RtcDay+0x78>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	4a05      	ldr	r2, [pc, #20]	; (80058c4 <STM32446RtcDay+0x78>)
 80058b0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80058b2:	f000 fe59 	bl	8006568 <STM32446RtcSetDr>
}
 80058b6:	bf00      	nop
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	cccccccd 	.word	0xcccccccd
 80058c4:	200007a4 	.word	0x200007a4

080058c8 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80058d2:	4b16      	ldr	r3, [pc, #88]	; (800592c <STM32446RtcRegWrite+0x64>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	4b14      	ldr	r3, [pc, #80]	; (800592c <STM32446RtcRegWrite+0x64>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058e0:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80058e2:	4b12      	ldr	r3, [pc, #72]	; (800592c <STM32446RtcRegWrite+0x64>)
 80058e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80058e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058ea:	4b10      	ldr	r3, [pc, #64]	; (800592c <STM32446RtcRegWrite+0x64>)
 80058ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80058f0:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80058f4:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80058f6:	4b0d      	ldr	r3, [pc, #52]	; (800592c <STM32446RtcRegWrite+0x64>)
 80058f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80058fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058fe:	4b0b      	ldr	r3, [pc, #44]	; (800592c <STM32446RtcRegWrite+0x64>)
 8005900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005904:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005908:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005910:	4b06      	ldr	r3, [pc, #24]	; (800592c <STM32446RtcRegWrite+0x64>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	4b05      	ldr	r3, [pc, #20]	; (800592c <STM32446RtcRegWrite+0x64>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800591e:	601a      	str	r2, [r3, #0]
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	200005e0 	.word	0x200005e0

08005930 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 8005930:	b590      	push	{r4, r7, lr}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 8005938:	4b46      	ldr	r3, [pc, #280]	; (8005a54 <STM32446Rtcdr2vec+0x124>)
 800593a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	0d1b      	lsrs	r3, r3, #20
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f003 030f 	and.w	r3, r3, #15
 800594c:	b2da      	uxtb	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fc5c 	bl	8006214 <STM32446bcd2dec>
 800595c:	4603      	mov	r3, r0
 800595e:	461a      	mov	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	0c1b      	lsrs	r3, r3, #16
 8005968:	b2da      	uxtb	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	3301      	adds	r3, #1
 800596e:	f002 020f 	and.w	r2, r2, #15
 8005972:	b2d2      	uxtb	r2, r2
 8005974:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3301      	adds	r3, #1
 800597a:	781a      	ldrb	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	1c5c      	adds	r4, r3, #1
 8005980:	4610      	mov	r0, r2
 8005982:	f000 fc47 	bl	8006214 <STM32446bcd2dec>
 8005986:	4603      	mov	r3, r0
 8005988:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	0b5b      	lsrs	r3, r3, #13
 800598e:	b2da      	uxtb	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3302      	adds	r3, #2
 8005994:	f002 0207 	and.w	r2, r2, #7
 8005998:	b2d2      	uxtb	r2, r2
 800599a:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3302      	adds	r3, #2
 80059a0:	781a      	ldrb	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	1c9c      	adds	r4, r3, #2
 80059a6:	4610      	mov	r0, r2
 80059a8:	f000 fc34 	bl	8006214 <STM32446bcd2dec>
 80059ac:	4603      	mov	r3, r0
 80059ae:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	0b1b      	lsrs	r3, r3, #12
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3303      	adds	r3, #3
 80059ba:	f002 0201 	and.w	r2, r2, #1
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3303      	adds	r3, #3
 80059c6:	781a      	ldrb	r2, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	1cdc      	adds	r4, r3, #3
 80059cc:	4610      	mov	r0, r2
 80059ce:	f000 fc21 	bl	8006214 <STM32446bcd2dec>
 80059d2:	4603      	mov	r3, r0
 80059d4:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	0a1b      	lsrs	r3, r3, #8
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3304      	adds	r3, #4
 80059e0:	f002 020f 	and.w	r2, r2, #15
 80059e4:	b2d2      	uxtb	r2, r2
 80059e6:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3304      	adds	r3, #4
 80059ec:	781a      	ldrb	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	1d1c      	adds	r4, r3, #4
 80059f2:	4610      	mov	r0, r2
 80059f4:	f000 fc0e 	bl	8006214 <STM32446bcd2dec>
 80059f8:	4603      	mov	r3, r0
 80059fa:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	091b      	lsrs	r3, r3, #4
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3305      	adds	r3, #5
 8005a06:	f002 0203 	and.w	r2, r2, #3
 8005a0a:	b2d2      	uxtb	r2, r2
 8005a0c:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	3305      	adds	r3, #5
 8005a12:	781a      	ldrb	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	1d5c      	adds	r4, r3, #5
 8005a18:	4610      	mov	r0, r2
 8005a1a:	f000 fbfb 	bl	8006214 <STM32446bcd2dec>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	b2da      	uxtb	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3306      	adds	r3, #6
 8005a2a:	f002 020f 	and.w	r2, r2, #15
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3306      	adds	r3, #6
 8005a36:	781a      	ldrb	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	1d9c      	adds	r4, r3, #6
 8005a3c:	4610      	mov	r0, r2
 8005a3e:	f000 fbe9 	bl	8006214 <STM32446bcd2dec>
 8005a42:	4603      	mov	r3, r0
 8005a44:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 8005a46:	4a04      	ldr	r2, [pc, #16]	; (8005a58 <STM32446Rtcdr2vec+0x128>)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6013      	str	r3, [r2, #0]
}
 8005a4c:	bf00      	nop
 8005a4e:	3714      	adds	r7, #20
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd90      	pop	{r4, r7, pc}
 8005a54:	200005e0 	.word	0x200005e0
 8005a58:	200007a4 	.word	0x200007a4

08005a5c <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 8005a5c:	b590      	push	{r4, r7, lr}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 8005a64:	4b46      	ldr	r3, [pc, #280]	; (8005b80 <STM32446Rtctr2vec+0x124>)
 8005a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 8005a6e:	4b44      	ldr	r3, [pc, #272]	; (8005b80 <STM32446Rtctr2vec+0x124>)
 8005a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f003 0320 	and.w	r3, r3, #32
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d07b      	beq.n	8005b76 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	0d1b      	lsrs	r3, r3, #20
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	f003 0303 	and.w	r3, r3, #3
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 fbbe 	bl	8006214 <STM32446bcd2dec>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	0c1b      	lsrs	r3, r3, #16
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	f002 020f 	and.w	r2, r2, #15
 8005aae:	b2d2      	uxtb	r2, r2
 8005ab0:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	781a      	ldrb	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	1c5c      	adds	r4, r3, #1
 8005abc:	4610      	mov	r0, r2
 8005abe:	f000 fba9 	bl	8006214 <STM32446bcd2dec>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	0b1b      	lsrs	r3, r3, #12
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3302      	adds	r3, #2
 8005ad0:	f002 0207 	and.w	r2, r2, #7
 8005ad4:	b2d2      	uxtb	r2, r2
 8005ad6:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3302      	adds	r3, #2
 8005adc:	781a      	ldrb	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	1c9c      	adds	r4, r3, #2
 8005ae2:	4610      	mov	r0, r2
 8005ae4:	f000 fb96 	bl	8006214 <STM32446bcd2dec>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	0a1b      	lsrs	r3, r3, #8
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3303      	adds	r3, #3
 8005af6:	f002 020f 	and.w	r2, r2, #15
 8005afa:	b2d2      	uxtb	r2, r2
 8005afc:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	3303      	adds	r3, #3
 8005b02:	781a      	ldrb	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	1cdc      	adds	r4, r3, #3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f000 fb83 	bl	8006214 <STM32446bcd2dec>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	091b      	lsrs	r3, r3, #4
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	3304      	adds	r3, #4
 8005b1c:	f002 0207 	and.w	r2, r2, #7
 8005b20:	b2d2      	uxtb	r2, r2
 8005b22:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	3304      	adds	r3, #4
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	1d1c      	adds	r4, r3, #4
 8005b2e:	4610      	mov	r0, r2
 8005b30:	f000 fb70 	bl	8006214 <STM32446bcd2dec>
 8005b34:	4603      	mov	r3, r0
 8005b36:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	b2da      	uxtb	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3305      	adds	r3, #5
 8005b40:	f002 020f 	and.w	r2, r2, #15
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	3305      	adds	r3, #5
 8005b4c:	781a      	ldrb	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	1d5c      	adds	r4, r3, #5
 8005b52:	4610      	mov	r0, r2
 8005b54:	f000 fb5e 	bl	8006214 <STM32446bcd2dec>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 8005b5c:	4a09      	ldr	r2, [pc, #36]	; (8005b84 <STM32446Rtctr2vec+0x128>)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 8005b62:	4b07      	ldr	r3, [pc, #28]	; (8005b80 <STM32446Rtctr2vec+0x124>)
 8005b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	4b05      	ldr	r3, [pc, #20]	; (8005b80 <STM32446Rtctr2vec+0x124>)
 8005b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b70:	f022 0220 	bic.w	r2, r2, #32
 8005b74:	60da      	str	r2, [r3, #12]
	}
}
 8005b76:	bf00      	nop
 8005b78:	3714      	adds	r7, #20
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd90      	pop	{r4, r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	200005e0 	.word	0x200005e0
 8005b84:	200007a0 	.word	0x200007a0

08005b88 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 8005b8c:	4b1f      	ldr	r3, [pc, #124]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b92:	4b1e      	ldr	r3, [pc, #120]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b9a:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 8005b9c:	4b1b      	ldr	r3, [pc, #108]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005b9e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	4b19      	ldr	r3, [pc, #100]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005ba6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005baa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bae:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8005bb0:	4b16      	ldr	r3, [pc, #88]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bb2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	4b14      	ldr	r3, [pc, #80]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bba:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005bbe:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005bc2:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8005bc4:	4b11      	ldr	r3, [pc, #68]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bc6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bce:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005bd2:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8005bd6:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8005bd8:	4b0c      	ldr	r3, [pc, #48]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bda:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	4b0a      	ldr	r3, [pc, #40]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005be2:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005be6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bea:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 8005bec:	4b07      	ldr	r3, [pc, #28]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bee:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005bf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <STM32446Adc1Inic+0x84>)
 8005bf6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005bfa:	f042 0212 	orr.w	r2, r2, #18
 8005bfe:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005c00:	bf00      	nop
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	200005e0 	.word	0x200005e0

08005c10 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8005c14:	4b07      	ldr	r3, [pc, #28]	; (8005c34 <STM32446Adc1VBAT+0x24>)
 8005c16:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c1a:	685a      	ldr	r2, [r3, #4]
 8005c1c:	4b05      	ldr	r3, [pc, #20]	; (8005c34 <STM32446Adc1VBAT+0x24>)
 8005c1e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c22:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005c26:	605a      	str	r2, [r3, #4]
}
 8005c28:	bf00      	nop
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	200005e0 	.word	0x200005e0

08005c38 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 8005c3c:	4b07      	ldr	r3, [pc, #28]	; (8005c5c <STM32446Adc1TEMP+0x24>)
 8005c3e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <STM32446Adc1TEMP+0x24>)
 8005c46:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c4a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005c4e:	605a      	str	r2, [r3, #4]
}
 8005c50:	bf00      	nop
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	200005e0 	.word	0x200005e0

08005c60 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005c64:	4b0c      	ldr	r3, [pc, #48]	; (8005c98 <STM32446Adc1Start+0x38>)
 8005c66:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	4b0a      	ldr	r3, [pc, #40]	; (8005c98 <STM32446Adc1Start+0x38>)
 8005c6e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005c72:	f042 0201 	orr.w	r2, r2, #1
 8005c76:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8005c78:	4b07      	ldr	r3, [pc, #28]	; (8005c98 <STM32446Adc1Start+0x38>)
 8005c7a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005c7e:	689a      	ldr	r2, [r3, #8]
 8005c80:	4b05      	ldr	r3, [pc, #20]	; (8005c98 <STM32446Adc1Start+0x38>)
 8005c82:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005c86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005c8a:	609a      	str	r2, [r3, #8]
}
 8005c8c:	bf00      	nop
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	200005e0 	.word	0x200005e0

08005c9c <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8005ca0:	4b13      	ldr	r3, [pc, #76]	; (8005cf0 <STM32446Adc1Read+0x54>)
 8005ca2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0302 	and.w	r3, r3, #2
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d015      	beq.n	8005cdc <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8005cb0:	4b0f      	ldr	r3, [pc, #60]	; (8005cf0 <STM32446Adc1Read+0x54>)
 8005cb2:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7fa fc43 	bl	8000544 <__aeabi_ui2d>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	490c      	ldr	r1, [pc, #48]	; (8005cf4 <STM32446Adc1Read+0x58>)
 8005cc4:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8005cc8:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <STM32446Adc1Read+0x54>)
 8005cca:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <STM32446Adc1Read+0x54>)
 8005cd2:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005cd6:	f022 0210 	bic.w	r2, r2, #16
 8005cda:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8005cdc:	4b05      	ldr	r3, [pc, #20]	; (8005cf4 <STM32446Adc1Read+0x58>)
 8005cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce2:	ec43 2b17 	vmov	d7, r2, r3
}
 8005ce6:	eeb0 0a47 	vmov.f32	s0, s14
 8005cea:	eef0 0a67 	vmov.f32	s1, s15
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	200005e0 	.word	0x200005e0
 8005cf4:	200007c8 	.word	0x200007c8

08005cf8 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8005cfc:	4b0b      	ldr	r3, [pc, #44]	; (8005d2c <STM32446Adc1Restart+0x34>)
 8005cfe:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0310 	and.w	r3, r3, #16
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d109      	bne.n	8005d20 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8005d0c:	4b07      	ldr	r3, [pc, #28]	; (8005d2c <STM32446Adc1Restart+0x34>)
 8005d0e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	4b05      	ldr	r3, [pc, #20]	; (8005d2c <STM32446Adc1Restart+0x34>)
 8005d16:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005d1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005d1e:	609a      	str	r2, [r3, #8]
}
 8005d20:	bf00      	nop
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	200005e0 	.word	0x200005e0

08005d30 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005d34:	4b07      	ldr	r3, [pc, #28]	; (8005d54 <STM32446Adc1Stop+0x24>)
 8005d36:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	4b05      	ldr	r3, [pc, #20]	; (8005d54 <STM32446Adc1Stop+0x24>)
 8005d3e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005d42:	f042 0201 	orr.w	r2, r2, #1
 8005d46:	609a      	str	r2, [r3, #8]
}
 8005d48:	bf00      	nop
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	200005e0 	.word	0x200005e0

08005d58 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	ed87 0b00 	vstr	d0, [r7]
 8005d64:	60ba      	str	r2, [r7, #8]
 8005d66:	73fb      	strb	r3, [r7, #15]
 8005d68:	460b      	mov	r3, r1
 8005d6a:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8005d6c:	4b18      	ldr	r3, [pc, #96]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d72:	4b17      	ldr	r3, [pc, #92]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	f042 0210 	orr.w	r2, r2, #16
 8005d7a:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therefore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 8005d7c:	4b14      	ldr	r3, [pc, #80]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d80:	2109      	movs	r1, #9
 8005d82:	2002      	movs	r0, #2
 8005d84:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 8005d86:	4b12      	ldr	r3, [pc, #72]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8a:	210a      	movs	r1, #10
 8005d8c:	2002      	movs	r0, #2
 8005d8e:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8005d90:	4b0f      	ldr	r3, [pc, #60]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d94:	2109      	movs	r1, #9
 8005d96:	2007      	movs	r0, #7
 8005d98:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 8005d9a:	4b0d      	ldr	r3, [pc, #52]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d9e:	210a      	movs	r1, #10
 8005da0:	2007      	movs	r0, #7
 8005da2:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8005da4:	4b0a      	ldr	r3, [pc, #40]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005da6:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	4b08      	ldr	r3, [pc, #32]	; (8005dd0 <STM32446Usart1Inic+0x78>)
 8005dae:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005db2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005db6:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 8005db8:	7bb9      	ldrb	r1, [r7, #14]
 8005dba:	7bfb      	ldrb	r3, [r7, #15]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	ed97 0b00 	vldr	d0, [r7]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 f858 	bl	8005e78 <STM32446Usart1Parameters>

}
 8005dc8:	bf00      	nop
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	200005e0 	.word	0x200005e0

08005dd4 <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8005dd8:	4b11      	ldr	r3, [pc, #68]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005dda:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005dde:	695a      	ldr	r2, [r3, #20]
 8005de0:	4b0f      	ldr	r3, [pc, #60]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005de2:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005de6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dea:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8005dec:	4b0c      	ldr	r3, [pc, #48]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005dee:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	4b0a      	ldr	r3, [pc, #40]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005df6:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005dfa:	f042 0208 	orr.w	r2, r2, #8
 8005dfe:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
	ret.usart1.reg->SR &= ~(1 << 6); // TC: Transmission complete
 8005e00:	4b07      	ldr	r3, [pc, #28]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005e02:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	4b05      	ldr	r3, [pc, #20]	; (8005e20 <STM32446Usart1Transmit+0x4c>)
 8005e0a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e12:	601a      	str	r2, [r3, #0]
}
 8005e14:	bf00      	nop
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	200005e0 	.word	0x200005e0

08005e24 <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8005e28:	4b11      	ldr	r3, [pc, #68]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e2a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e2e:	695a      	ldr	r2, [r3, #20]
 8005e30:	4b0f      	ldr	r3, [pc, #60]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e32:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e3a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 8005e3c:	4b0c      	ldr	r3, [pc, #48]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e3e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e42:	68da      	ldr	r2, [r3, #12]
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e46:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e4a:	f042 0204 	orr.w	r2, r2, #4
 8005e4e:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->SR &= ~(1 << 5); // RXNE: Read data register not empty
 8005e50:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e52:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	4b05      	ldr	r3, [pc, #20]	; (8005e70 <STM32446Usart1Receive+0x4c>)
 8005e5a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e5e:	f022 0220 	bic.w	r2, r2, #32
 8005e62:	601a      	str	r2, [r3, #0]
}
 8005e64:	bf00      	nop
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	200005e0 	.word	0x200005e0
 8005e74:	00000000 	.word	0x00000000

08005e78 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 8005e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e7c:	b08e      	sub	sp, #56	; 0x38
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	4603      	mov	r3, r0
 8005e82:	ed87 0b02 	vstr	d0, [r7, #8]
 8005e86:	613a      	str	r2, [r7, #16]
 8005e88:	75fb      	strb	r3, [r7, #23]
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 8005e8e:	7dfb      	ldrb	r3, [r7, #23]
 8005e90:	2b09      	cmp	r3, #9
 8005e92:	d10a      	bne.n	8005eaa <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 8005e94:	4bb4      	ldr	r3, [pc, #720]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005e96:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	4bb2      	ldr	r3, [pc, #712]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005e9e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005ea2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ea6:	60da      	str	r2, [r3, #12]
 8005ea8:	e017      	b.n	8005eda <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 8005eaa:	7dfb      	ldrb	r3, [r7, #23]
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d10a      	bne.n	8005ec6 <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8005eb0:	4bad      	ldr	r3, [pc, #692]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005eb2:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005eb6:	68da      	ldr	r2, [r3, #12]
 8005eb8:	4bab      	ldr	r3, [pc, #684]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005eba:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005ebe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ec2:	60da      	str	r2, [r3, #12]
 8005ec4:	e009      	b.n	8005eda <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8005ec6:	4ba8      	ldr	r3, [pc, #672]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005ec8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	4ba6      	ldr	r3, [pc, #664]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005ed0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005ed4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ed8:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8005eda:	7dbb      	ldrb	r3, [r7, #22]
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d10d      	bne.n	8005efc <STM32446Usart1Parameters+0x84>
		sampling = 8;
 8005ee0:	2308      	movs	r3, #8
 8005ee2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8005ee6:	4ba0      	ldr	r3, [pc, #640]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005ee8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	4b9e      	ldr	r3, [pc, #632]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005ef0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005ef4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ef8:	60da      	str	r2, [r3, #12]
 8005efa:	e01d      	b.n	8005f38 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 8005efc:	7dbb      	ldrb	r3, [r7, #22]
 8005efe:	2b10      	cmp	r3, #16
 8005f00:	d10d      	bne.n	8005f1e <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8005f02:	2310      	movs	r3, #16
 8005f04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8005f08:	4b97      	ldr	r3, [pc, #604]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f0a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	4b95      	ldr	r3, [pc, #596]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f12:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f1a:	60da      	str	r2, [r3, #12]
 8005f1c:	e00c      	b.n	8005f38 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 8005f1e:	2310      	movs	r3, #16
 8005f20:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8005f24:	4b90      	ldr	r3, [pc, #576]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f26:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f2a:	68da      	ldr	r2, [r3, #12]
 8005f2c:	4b8e      	ldr	r3, [pc, #568]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f2e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f36:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8005f38:	4b8b      	ldr	r3, [pc, #556]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f3a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f3e:	691a      	ldr	r2, [r3, #16]
 8005f40:	4b89      	ldr	r3, [pc, #548]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f42:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f46:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005f4a:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	4b86      	ldr	r3, [pc, #536]	; (800616c <STM32446Usart1Parameters+0x2f4>)
 8005f52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f56:	f7fa f9b7 	bl	80002c8 <__aeabi_dsub>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	603a      	str	r2, [r7, #0]
 8005f60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f64:	607b      	str	r3, [r7, #4]
 8005f66:	a37e      	add	r3, pc, #504	; (adr r3, 8006160 <STM32446Usart1Parameters+0x2e8>)
 8005f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f70:	f7fa fdd4 	bl	8000b1c <__aeabi_dcmplt>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00a      	beq.n	8005f90 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8005f7a:	4b7b      	ldr	r3, [pc, #492]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f7c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	4b79      	ldr	r3, [pc, #484]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005f84:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005f88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f8c:	611a      	str	r2, [r3, #16]
 8005f8e:	e062      	b.n	8006056 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8005f90:	f04f 0200 	mov.w	r2, #0
 8005f94:	4b76      	ldr	r3, [pc, #472]	; (8006170 <STM32446Usart1Parameters+0x2f8>)
 8005f96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f9a:	f7fa f995 	bl	80002c8 <__aeabi_dsub>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	4692      	mov	sl, r2
 8005fa4:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8005fa8:	a36d      	add	r3, pc, #436	; (adr r3, 8006160 <STM32446Usart1Parameters+0x2e8>)
 8005faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fae:	4650      	mov	r0, sl
 8005fb0:	4659      	mov	r1, fp
 8005fb2:	f7fa fdb3 	bl	8000b1c <__aeabi_dcmplt>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00a      	beq.n	8005fd2 <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8005fbc:	4b6a      	ldr	r3, [pc, #424]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005fbe:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	4b68      	ldr	r3, [pc, #416]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8005fc6:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005fca:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005fce:	611a      	str	r2, [r3, #16]
 8005fd0:	e041      	b.n	8006056 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8005fd2:	f04f 0200 	mov.w	r2, #0
 8005fd6:	4b67      	ldr	r3, [pc, #412]	; (8006174 <STM32446Usart1Parameters+0x2fc>)
 8005fd8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005fdc:	f7fa f974 	bl	80002c8 <__aeabi_dsub>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4690      	mov	r8, r2
 8005fe6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005fea:	a35d      	add	r3, pc, #372	; (adr r3, 8006160 <STM32446Usart1Parameters+0x2e8>)
 8005fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff0:	4640      	mov	r0, r8
 8005ff2:	4649      	mov	r1, r9
 8005ff4:	f7fa fd92 	bl	8000b1c <__aeabi_dcmplt>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8005ffe:	4b5a      	ldr	r3, [pc, #360]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8006000:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8006004:	691a      	ldr	r2, [r3, #16]
 8006006:	4b58      	ldr	r3, [pc, #352]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8006008:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800600c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006010:	611a      	str	r2, [r3, #16]
 8006012:	e020      	b.n	8006056 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006014:	f04f 0200 	mov.w	r2, #0
 8006018:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800601c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006020:	f7fa f952 	bl	80002c8 <__aeabi_dsub>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4614      	mov	r4, r2
 800602a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800602e:	a34c      	add	r3, pc, #304	; (adr r3, 8006160 <STM32446Usart1Parameters+0x2e8>)
 8006030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006034:	4620      	mov	r0, r4
 8006036:	4629      	mov	r1, r5
 8006038:	f7fa fd70 	bl	8000b1c <__aeabi_dcmplt>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006042:	4b49      	ldr	r3, [pc, #292]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8006044:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	4b47      	ldr	r3, [pc, #284]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 800604c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8006050:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006054:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 8006056:	4b48      	ldr	r3, [pc, #288]	; (8006178 <STM32446Usart1Parameters+0x300>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7fa fa72 	bl	8000544 <__aeabi_ui2d>
 8006060:	4604      	mov	r4, r0
 8006062:	460d      	mov	r5, r1
 8006064:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	fb02 f303 	mul.w	r3, r2, r3
 800606e:	4618      	mov	r0, r3
 8006070:	f7fa fa68 	bl	8000544 <__aeabi_ui2d>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4620      	mov	r0, r4
 800607a:	4629      	mov	r1, r5
 800607c:	f7fa fc06 	bl	800088c <__aeabi_ddiv>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8006088:	f107 0318 	add.w	r3, r7, #24
 800608c:	4618      	mov	r0, r3
 800608e:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8006092:	f000 fbf7 	bl	8006884 <modf>
 8006096:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 800609a:	4b33      	ldr	r3, [pc, #204]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 800609c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80060a0:	2200      	movs	r2, #0
 80060a2:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 80060a4:	7dbb      	ldrb	r3, [r7, #22]
 80060a6:	2b10      	cmp	r3, #16
 80060a8:	d12b      	bne.n	8006102 <STM32446Usart1Parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 80060aa:	f04f 0200 	mov.w	r2, #0
 80060ae:	4b33      	ldr	r3, [pc, #204]	; (800617c <STM32446Usart1Parameters+0x304>)
 80060b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80060b4:	f7fa fac0 	bl	8000638 <__aeabi_dmul>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	ec43 2b17 	vmov	d7, r2, r3
 80060c0:	eeb0 0a47 	vmov.f32	s0, s14
 80060c4:	eef0 0a67 	vmov.f32	s1, s15
 80060c8:	f001 f8d2 	bl	8007270 <round>
 80060cc:	ec51 0b10 	vmov	r0, r1, d0
 80060d0:	4b25      	ldr	r3, [pc, #148]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 80060d2:	f8d3 4158 	ldr.w	r4, [r3, #344]	; 0x158
 80060d6:	f7fa fd87 	bl	8000be8 <__aeabi_d2uiz>
 80060da:	4603      	mov	r3, r0
 80060dc:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 80060de:	4b22      	ldr	r3, [pc, #136]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 80060e0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80060e4:	689c      	ldr	r4, [r3, #8]
 80060e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060ea:	4610      	mov	r0, r2
 80060ec:	4619      	mov	r1, r3
 80060ee:	f7fa fd7b 	bl	8000be8 <__aeabi_d2uiz>
 80060f2:	4603      	mov	r3, r0
 80060f4:	011a      	lsls	r2, r3, #4
 80060f6:	4b1c      	ldr	r3, [pc, #112]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 80060f8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80060fc:	4322      	orrs	r2, r4
 80060fe:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006100:	e06b      	b.n	80061da <STM32446Usart1Parameters+0x362>
	}else if(samplingmode == 8){
 8006102:	7dbb      	ldrb	r3, [r7, #22]
 8006104:	2b08      	cmp	r3, #8
 8006106:	d13d      	bne.n	8006184 <STM32446Usart1Parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	4b1c      	ldr	r3, [pc, #112]	; (8006180 <STM32446Usart1Parameters+0x308>)
 800610e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006112:	f7fa fa91 	bl	8000638 <__aeabi_dmul>
 8006116:	4602      	mov	r2, r0
 8006118:	460b      	mov	r3, r1
 800611a:	ec43 2b17 	vmov	d7, r2, r3
 800611e:	eeb0 0a47 	vmov.f32	s0, s14
 8006122:	eef0 0a67 	vmov.f32	s1, s15
 8006126:	f001 f8a3 	bl	8007270 <round>
 800612a:	ec51 0b10 	vmov	r0, r1, d0
 800612e:	4b0e      	ldr	r3, [pc, #56]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8006130:	f8d3 4158 	ldr.w	r4, [r3, #344]	; 0x158
 8006134:	f7fa fd58 	bl	8000be8 <__aeabi_d2uiz>
 8006138:	4603      	mov	r3, r0
 800613a:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 800613c:	4b0a      	ldr	r3, [pc, #40]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 800613e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8006142:	689c      	ldr	r4, [r3, #8]
 8006144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006148:	4610      	mov	r0, r2
 800614a:	4619      	mov	r1, r3
 800614c:	f7fa fd4c 	bl	8000be8 <__aeabi_d2uiz>
 8006150:	4603      	mov	r3, r0
 8006152:	011a      	lsls	r2, r3, #4
 8006154:	4b04      	ldr	r3, [pc, #16]	; (8006168 <STM32446Usart1Parameters+0x2f0>)
 8006156:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800615a:	4322      	orrs	r2, r4
 800615c:	609a      	str	r2, [r3, #8]
}
 800615e:	e03c      	b.n	80061da <STM32446Usart1Parameters+0x362>
 8006160:	88e368f1 	.word	0x88e368f1
 8006164:	3ee4f8b5 	.word	0x3ee4f8b5
 8006168:	200005e0 	.word	0x200005e0
 800616c:	3fe00000 	.word	0x3fe00000
 8006170:	3ff00000 	.word	0x3ff00000
 8006174:	3ff80000 	.word	0x3ff80000
 8006178:	20000000 	.word	0x20000000
 800617c:	40300000 	.word	0x40300000
 8006180:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006184:	f04f 0200 	mov.w	r2, #0
 8006188:	4b16      	ldr	r3, [pc, #88]	; (80061e4 <STM32446Usart1Parameters+0x36c>)
 800618a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800618e:	f7fa fa53 	bl	8000638 <__aeabi_dmul>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	ec43 2b17 	vmov	d7, r2, r3
 800619a:	eeb0 0a47 	vmov.f32	s0, s14
 800619e:	eef0 0a67 	vmov.f32	s1, s15
 80061a2:	f001 f865 	bl	8007270 <round>
 80061a6:	ec51 0b10 	vmov	r0, r1, d0
 80061aa:	4b0f      	ldr	r3, [pc, #60]	; (80061e8 <STM32446Usart1Parameters+0x370>)
 80061ac:	f8d3 4158 	ldr.w	r4, [r3, #344]	; 0x158
 80061b0:	f7fa fd1a 	bl	8000be8 <__aeabi_d2uiz>
 80061b4:	4603      	mov	r3, r0
 80061b6:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 80061b8:	4b0b      	ldr	r3, [pc, #44]	; (80061e8 <STM32446Usart1Parameters+0x370>)
 80061ba:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80061be:	689c      	ldr	r4, [r3, #8]
 80061c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061c4:	4610      	mov	r0, r2
 80061c6:	4619      	mov	r1, r3
 80061c8:	f7fa fd0e 	bl	8000be8 <__aeabi_d2uiz>
 80061cc:	4603      	mov	r3, r0
 80061ce:	011a      	lsls	r2, r3, #4
 80061d0:	4b05      	ldr	r3, [pc, #20]	; (80061e8 <STM32446Usart1Parameters+0x370>)
 80061d2:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80061d6:	4322      	orrs	r2, r4
 80061d8:	609a      	str	r2, [r3, #8]
}
 80061da:	bf00      	nop
 80061dc:	3738      	adds	r7, #56	; 0x38
 80061de:	46bd      	mov	sp, r7
 80061e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e4:	40300000 	.word	0x40300000
 80061e8:	200005e0 	.word	0x200005e0

080061ec <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <STM32446Usart1Stop+0x24>)
 80061f2:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80061f6:	68da      	ldr	r2, [r3, #12]
 80061f8:	4b05      	ldr	r3, [pc, #20]	; (8006210 <STM32446Usart1Stop+0x24>)
 80061fa:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80061fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006202:	60da      	str	r2, [r3, #12]
}
 8006204:	bf00      	nop
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	200005e0 	.word	0x200005e0

08006214 <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	4603      	mov	r3, r0
 800621c:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 800621e:	79fb      	ldrb	r3, [r7, #7]
 8006220:	091b      	lsrs	r3, r3, #4
 8006222:	b2db      	uxtb	r3, r3
 8006224:	461a      	mov	r2, r3
 8006226:	0092      	lsls	r2, r2, #2
 8006228:	4413      	add	r3, r2
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	b2da      	uxtb	r2, r3
 800622e:	79fb      	ldrb	r3, [r7, #7]
 8006230:	f003 030f 	and.w	r3, r3, #15
 8006234:	b2db      	uxtb	r3, r3
 8006236:	4413      	add	r3, r2
 8006238:	b2db      	uxtb	r3, r3
}
 800623a:	4618      	mov	r0, r3
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	4603      	mov	r3, r0
 8006250:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006252:	79fb      	ldrb	r3, [r7, #7]
 8006254:	4a0c      	ldr	r2, [pc, #48]	; (8006288 <STM32446dec2bcd+0x40>)
 8006256:	fba2 2303 	umull	r2, r3, r2, r3
 800625a:	08db      	lsrs	r3, r3, #3
 800625c:	b2db      	uxtb	r3, r3
 800625e:	011b      	lsls	r3, r3, #4
 8006260:	b2d8      	uxtb	r0, r3
 8006262:	79fa      	ldrb	r2, [r7, #7]
 8006264:	4b08      	ldr	r3, [pc, #32]	; (8006288 <STM32446dec2bcd+0x40>)
 8006266:	fba3 1302 	umull	r1, r3, r3, r2
 800626a:	08d9      	lsrs	r1, r3, #3
 800626c:	460b      	mov	r3, r1
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	440b      	add	r3, r1
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	b2db      	uxtb	r3, r3
 8006278:	4403      	add	r3, r0
 800627a:	b2db      	uxtb	r3, r3
}
 800627c:	4618      	mov	r0, r3
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	cccccccd 	.word	0xcccccccd

0800628c <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	460b      	mov	r3, r1
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 800629a:	4b26      	ldr	r3, [pc, #152]	; (8006334 <STM32446triggerA+0xa8>)
 800629c:	2200      	movs	r2, #0
 800629e:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 80062a0:	4b24      	ldr	r3, [pc, #144]	; (8006334 <STM32446triggerA+0xa8>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d002      	beq.n	80062ae <STM32446triggerA+0x22>
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d010      	beq.n	80062ce <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 80062ac:	e039      	b.n	8006322 <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 80062ae:	7afb      	ldrb	r3, [r7, #11]
 80062b0:	2201      	movs	r2, #1
 80062b2:	fa02 f303 	lsl.w	r3, r2, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	4013      	ands	r3, r2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d02d      	beq.n	800631c <STM32446triggerA+0x90>
				mem[1] = counter;
 80062c0:	4a1c      	ldr	r2, [pc, #112]	; (8006334 <STM32446triggerA+0xa8>)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 80062c6:	4b1b      	ldr	r3, [pc, #108]	; (8006334 <STM32446triggerA+0xa8>)
 80062c8:	2201      	movs	r2, #1
 80062ca:	601a      	str	r2, [r3, #0]
			break;
 80062cc:	e026      	b.n	800631c <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 80062ce:	7afb      	ldrb	r3, [r7, #11]
 80062d0:	2201      	movs	r2, #1
 80062d2:	fa02 f303 	lsl.w	r3, r2, r3
 80062d6:	461a      	mov	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4013      	ands	r3, r2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d01f      	beq.n	8006320 <STM32446triggerA+0x94>
				mem[2] = counter;
 80062e0:	4a14      	ldr	r2, [pc, #80]	; (8006334 <STM32446triggerA+0xa8>)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 80062e6:	4b13      	ldr	r3, [pc, #76]	; (8006334 <STM32446triggerA+0xa8>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	4b11      	ldr	r3, [pc, #68]	; (8006334 <STM32446triggerA+0xa8>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d907      	bls.n	8006304 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 80062f4:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <STM32446triggerA+0xa8>)
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	4b0e      	ldr	r3, [pc, #56]	; (8006334 <STM32446triggerA+0xa8>)
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	4a0d      	ldr	r2, [pc, #52]	; (8006334 <STM32446triggerA+0xa8>)
 8006300:	60d3      	str	r3, [r2, #12]
 8006302:	e007      	b.n	8006314 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006304:	4b0b      	ldr	r3, [pc, #44]	; (8006334 <STM32446triggerA+0xa8>)
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	4b0a      	ldr	r3, [pc, #40]	; (8006334 <STM32446triggerA+0xa8>)
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	4a08      	ldr	r2, [pc, #32]	; (8006334 <STM32446triggerA+0xa8>)
 8006312:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006314:	4b07      	ldr	r3, [pc, #28]	; (8006334 <STM32446triggerA+0xa8>)
 8006316:	2200      	movs	r2, #0
 8006318:	601a      	str	r2, [r3, #0]
			break;
 800631a:	e001      	b.n	8006320 <STM32446triggerA+0x94>
			break;
 800631c:	bf00      	nop
 800631e:	e000      	b.n	8006322 <STM32446triggerA+0x96>
			break;
 8006320:	bf00      	nop
	}
	return mem[3];
 8006322:	4b04      	ldr	r3, [pc, #16]	; (8006334 <STM32446triggerA+0xa8>)
 8006324:	68db      	ldr	r3, [r3, #12]
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	200007a8 	.word	0x200007a8

08006338 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006348:	4b25      	ldr	r3, [pc, #148]	; (80063e0 <STM32446triggerB+0xa8>)
 800634a:	2200      	movs	r2, #0
 800634c:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 800634e:	4b24      	ldr	r3, [pc, #144]	; (80063e0 <STM32446triggerB+0xa8>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <STM32446triggerB+0x24>
 8006356:	2b01      	cmp	r3, #1
 8006358:	d010      	beq.n	800637c <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 800635a:	e039      	b.n	80063d0 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 800635c:	79fb      	ldrb	r3, [r7, #7]
 800635e:	2201      	movs	r2, #1
 8006360:	fa02 f303 	lsl.w	r3, r2, r3
 8006364:	461a      	mov	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4013      	ands	r3, r2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d02d      	beq.n	80063ca <STM32446triggerB+0x92>
				nen[1] = counter;
 800636e:	4a1c      	ldr	r2, [pc, #112]	; (80063e0 <STM32446triggerB+0xa8>)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006374:	4b1a      	ldr	r3, [pc, #104]	; (80063e0 <STM32446triggerB+0xa8>)
 8006376:	2201      	movs	r2, #1
 8006378:	601a      	str	r2, [r3, #0]
			break;
 800637a:	e026      	b.n	80063ca <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	2201      	movs	r2, #1
 8006380:	fa02 f303 	lsl.w	r3, r2, r3
 8006384:	461a      	mov	r2, r3
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	4013      	ands	r3, r2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d01f      	beq.n	80063ce <STM32446triggerB+0x96>
				nen[2] = counter;
 800638e:	4a14      	ldr	r2, [pc, #80]	; (80063e0 <STM32446triggerB+0xa8>)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006394:	4b12      	ldr	r3, [pc, #72]	; (80063e0 <STM32446triggerB+0xa8>)
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	4b11      	ldr	r3, [pc, #68]	; (80063e0 <STM32446triggerB+0xa8>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d907      	bls.n	80063b2 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 80063a2:	4b0f      	ldr	r3, [pc, #60]	; (80063e0 <STM32446triggerB+0xa8>)
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	4b0e      	ldr	r3, [pc, #56]	; (80063e0 <STM32446triggerB+0xa8>)
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	4a0c      	ldr	r2, [pc, #48]	; (80063e0 <STM32446triggerB+0xa8>)
 80063ae:	60d3      	str	r3, [r2, #12]
 80063b0:	e007      	b.n	80063c2 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 80063b2:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <STM32446triggerB+0xa8>)
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	4b0a      	ldr	r3, [pc, #40]	; (80063e0 <STM32446triggerB+0xa8>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	3b01      	subs	r3, #1
 80063be:	4a08      	ldr	r2, [pc, #32]	; (80063e0 <STM32446triggerB+0xa8>)
 80063c0:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 80063c2:	4b07      	ldr	r3, [pc, #28]	; (80063e0 <STM32446triggerB+0xa8>)
 80063c4:	2200      	movs	r2, #0
 80063c6:	601a      	str	r2, [r3, #0]
			break;
 80063c8:	e001      	b.n	80063ce <STM32446triggerB+0x96>
			break;
 80063ca:	bf00      	nop
 80063cc:	e000      	b.n	80063d0 <STM32446triggerB+0x98>
			break;
 80063ce:	bf00      	nop
	}
	return nen[3];
 80063d0:	4b03      	ldr	r3, [pc, #12]	; (80063e0 <STM32446triggerB+0xa8>)
 80063d2:	68db      	ldr	r3, [r3, #12]
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	200007b8 	.word	0x200007b8

080063e4 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 80063ec:	793b      	ldrb	r3, [r7, #4]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	021b      	lsls	r3, r3, #8
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	797b      	ldrb	r3, [r7, #5]
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	4313      	orrs	r3, r2
 80063fa:	b29b      	uxth	r3, r3
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006410:	797b      	ldrb	r3, [r7, #5]
 8006412:	b29b      	uxth	r3, r3
 8006414:	021b      	lsls	r3, r3, #8
 8006416:	b29a      	uxth	r2, r3
 8006418:	793b      	ldrb	r3, [r7, #4]
 800641a:	b29b      	uxth	r3, r3
 800641c:	4313      	orrs	r3, r2
 800641e:	b29b      	uxth	r3, r3
}
 8006420:	4618      	mov	r0, r3
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	4603      	mov	r3, r0
 8006434:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006436:	88fb      	ldrh	r3, [r7, #6]
 8006438:	0a1b      	lsrs	r3, r3, #8
 800643a:	b29b      	uxth	r3, r3
 800643c:	b2db      	uxtb	r3, r3
 800643e:	723b      	strb	r3, [r7, #8]
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	b2db      	uxtb	r3, r3
 8006444:	727b      	strb	r3, [r7, #9]
	return reg;
 8006446:	893b      	ldrh	r3, [r7, #8]
 8006448:	81bb      	strh	r3, [r7, #12]
 800644a:	2300      	movs	r3, #0
 800644c:	7b3a      	ldrb	r2, [r7, #12]
 800644e:	f362 0307 	bfi	r3, r2, #0, #8
 8006452:	7b7a      	ldrb	r2, [r7, #13]
 8006454:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006458:	4618      	mov	r0, r3
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006464:	b480      	push	{r7}
 8006466:	b085      	sub	sp, #20
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	0a1b      	lsrs	r3, r3, #8
 8006472:	b29b      	uxth	r3, r3
 8006474:	b2db      	uxtb	r3, r3
 8006476:	727b      	strb	r3, [r7, #9]
 8006478:	88fb      	ldrh	r3, [r7, #6]
 800647a:	b2db      	uxtb	r3, r3
 800647c:	723b      	strb	r3, [r7, #8]
	return reg;
 800647e:	893b      	ldrh	r3, [r7, #8]
 8006480:	81bb      	strh	r3, [r7, #12]
 8006482:	2300      	movs	r3, #0
 8006484:	7b3a      	ldrb	r2, [r7, #12]
 8006486:	f362 0307 	bfi	r3, r2, #0, #8
 800648a:	7b7a      	ldrb	r2, [r7, #13]
 800648c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006490:	4618      	mov	r0, r3
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 80064a6:	88fb      	ldrh	r3, [r7, #6]
 80064a8:	021b      	lsls	r3, r3, #8
 80064aa:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 80064ac:	88fb      	ldrh	r3, [r7, #6]
 80064ae:	0a1b      	lsrs	r3, r3, #8
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	89fb      	ldrh	r3, [r7, #14]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	b29b      	uxth	r3, r3
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 80064c4:	b480      	push	{r7}
 80064c6:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80064c8:	4b25      	ldr	r3, [pc, #148]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	4b24      	ldr	r3, [pc, #144]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064d6:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80064d8:	4b21      	ldr	r3, [pc, #132]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064e0:	4b1f      	ldr	r3, [pc, #124]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064e6:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80064ea:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80064ec:	4b1c      	ldr	r3, [pc, #112]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064f4:	4b1a      	ldr	r3, [pc, #104]	; (8006560 <STM32446RtcSetTr+0x9c>)
 80064f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80064fa:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80064fe:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006500:	4b17      	ldr	r3, [pc, #92]	; (8006560 <STM32446RtcSetTr+0x9c>)
 8006502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006506:	68da      	ldr	r2, [r3, #12]
 8006508:	4b15      	ldr	r3, [pc, #84]	; (8006560 <STM32446RtcSetTr+0x9c>)
 800650a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800650e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006512:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006514:	bf00      	nop
 8006516:	4b12      	ldr	r3, [pc, #72]	; (8006560 <STM32446RtcSetTr+0x9c>)
 8006518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006522:	2b00      	cmp	r3, #0
 8006524:	d0f7      	beq.n	8006516 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8006526:	4b0e      	ldr	r3, [pc, #56]	; (8006560 <STM32446RtcSetTr+0x9c>)
 8006528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800652c:	4a0d      	ldr	r2, [pc, #52]	; (8006564 <STM32446RtcSetTr+0xa0>)
 800652e:	6812      	ldr	r2, [r2, #0]
 8006530:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006532:	4b0b      	ldr	r3, [pc, #44]	; (8006560 <STM32446RtcSetTr+0x9c>)
 8006534:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	4b09      	ldr	r3, [pc, #36]	; (8006560 <STM32446RtcSetTr+0x9c>)
 800653c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006540:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006544:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006546:	4b06      	ldr	r3, [pc, #24]	; (8006560 <STM32446RtcSetTr+0x9c>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	4b04      	ldr	r3, [pc, #16]	; (8006560 <STM32446RtcSetTr+0x9c>)
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006554:	601a      	str	r2, [r3, #0]
}
 8006556:	bf00      	nop
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	200005e0 	.word	0x200005e0
 8006564:	200007a0 	.word	0x200007a0

08006568 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8006568:	b480      	push	{r7}
 800656a:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 800656c:	4b25      	ldr	r3, [pc, #148]	; (8006604 <STM32446RtcSetDr+0x9c>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	4b24      	ldr	r3, [pc, #144]	; (8006604 <STM32446RtcSetDr+0x9c>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800657a:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 800657c:	4b21      	ldr	r3, [pc, #132]	; (8006604 <STM32446RtcSetDr+0x9c>)
 800657e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006582:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006584:	4b1f      	ldr	r3, [pc, #124]	; (8006604 <STM32446RtcSetDr+0x9c>)
 8006586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800658a:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800658e:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006590:	4b1c      	ldr	r3, [pc, #112]	; (8006604 <STM32446RtcSetDr+0x9c>)
 8006592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006596:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006598:	4b1a      	ldr	r3, [pc, #104]	; (8006604 <STM32446RtcSetDr+0x9c>)
 800659a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800659e:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80065a2:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80065a4:	4b17      	ldr	r3, [pc, #92]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	4b15      	ldr	r3, [pc, #84]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80065b6:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 80065b8:	bf00      	nop
 80065ba:	4b12      	ldr	r3, [pc, #72]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d0f7      	beq.n	80065ba <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 80065ca:	4b0e      	ldr	r3, [pc, #56]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065d0:	4a0d      	ldr	r2, [pc, #52]	; (8006608 <STM32446RtcSetDr+0xa0>)
 80065d2:	6812      	ldr	r2, [r2, #0]
 80065d4:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80065d6:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	4b09      	ldr	r3, [pc, #36]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065e8:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80065ea:	4b06      	ldr	r3, [pc, #24]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	4b04      	ldr	r3, [pc, #16]	; (8006604 <STM32446RtcSetDr+0x9c>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065f8:	601a      	str	r2, [r3, #0]
}
 80065fa:	bf00      	nop
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr
 8006604:	200005e0 	.word	0x200005e0
 8006608:	200007a4 	.word	0x200007a4

0800660c <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	4603      	mov	r3, r0
 8006614:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8006616:	4b10      	ldr	r3, [pc, #64]	; (8006658 <STM32446RtcAccess+0x4c>)
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800661c:	4b0e      	ldr	r3, [pc, #56]	; (8006658 <STM32446RtcAccess+0x4c>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006624:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006626:	4b0c      	ldr	r3, [pc, #48]	; (8006658 <STM32446RtcAccess+0x4c>)
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <STM32446RtcAccess+0x4c>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006634:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	4618      	mov	r0, r3
 800663a:	f7fc ffff 	bl	800363c <STM32446RccLEnable>
	status = 1;
 800663e:	2301      	movs	r3, #1
 8006640:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 8006642:	79fb      	ldrb	r3, [r7, #7]
 8006644:	4618      	mov	r0, r3
 8006646:	f7fd f857 	bl	80036f8 <STM32446RccLSelect>
	status = 2;
 800664a:	2302      	movs	r3, #2
 800664c:	73fb      	strb	r3, [r7, #15]
	return status;
 800664e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	200005e0 	.word	0x200005e0

0800665c <template>:
	ret.rcc.reg->AHB1ENR |= (1 << 18); // BKPSRAMEN: Backup SRAM interface clock enable
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0

}
 8006660:	bf00      	nop
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
	...

0800666c <SystickInic>:
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemClock() - 1);
 8006670:	f7fd fb3a 	bl	8003ce8 <SystemClock>
 8006674:	4602      	mov	r2, r0
 8006676:	4b0b      	ldr	r3, [pc, #44]	; (80066a4 <SystickInic+0x38>)
 8006678:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800667c:	3a01      	subs	r2, #1
 800667e:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 8006680:	4b08      	ldr	r3, [pc, #32]	; (80066a4 <SystickInic+0x38>)
 8006682:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006686:	2200      	movs	r2, #0
 8006688:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 800668a:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <SystickInic+0x38>)
 800668c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	4b04      	ldr	r3, [pc, #16]	; (80066a4 <SystickInic+0x38>)
 8006694:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006698:	f042 0206 	orr.w	r2, r2, #6
 800669c:	601a      	str	r2, [r3, #0]
}
 800669e:	bf00      	nop
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	200005e0 	.word	0x200005e0

080066a8 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000) - 1);
 80066b0:	f7fd fb1a 	bl	8003ce8 <SystemClock>
 80066b4:	4603      	mov	r3, r0
 80066b6:	4a15      	ldr	r2, [pc, #84]	; (800670c <STM32446delay_ms+0x64>)
 80066b8:	fba2 2303 	umull	r2, r3, r2, r3
 80066bc:	099a      	lsrs	r2, r3, #6
 80066be:	4b14      	ldr	r3, [pc, #80]	; (8006710 <STM32446delay_ms+0x68>)
 80066c0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80066c4:	3a01      	subs	r2, #1
 80066c6:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80066c8:	4b11      	ldr	r3, [pc, #68]	; (8006710 <STM32446delay_ms+0x68>)
 80066ca:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	4b0f      	ldr	r3, [pc, #60]	; (8006710 <STM32446delay_ms+0x68>)
 80066d2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80066d6:	f042 0201 	orr.w	r2, r2, #1
 80066da:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80066dc:	4b0d      	ldr	r3, [pc, #52]	; (8006714 <STM32446delay_ms+0x6c>)
 80066de:	2200      	movs	r2, #0
 80066e0:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 80066e2:	bf00      	nop
 80066e4:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <STM32446delay_ms+0x6c>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d8fa      	bhi.n	80066e4 <STM32446delay_ms+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80066ee:	4b08      	ldr	r3, [pc, #32]	; (8006710 <STM32446delay_ms+0x68>)
 80066f0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	4b06      	ldr	r3, [pc, #24]	; (8006710 <STM32446delay_ms+0x68>)
 80066f8:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80066fc:	f022 0201 	bic.w	r2, r2, #1
 8006700:	601a      	str	r2, [r3, #0]
}
 8006702:	bf00      	nop
 8006704:	3708      	adds	r7, #8
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	10624dd3 	.word	0x10624dd3
 8006710:	200005e0 	.word	0x200005e0
 8006714:	2000079c 	.word	0x2000079c

08006718 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t ten_us)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 100000) - 1);
 8006720:	f7fd fae2 	bl	8003ce8 <SystemClock>
 8006724:	4603      	mov	r3, r0
 8006726:	095b      	lsrs	r3, r3, #5
 8006728:	4a14      	ldr	r2, [pc, #80]	; (800677c <STM32446delay_10us+0x64>)
 800672a:	fba2 2303 	umull	r2, r3, r2, r3
 800672e:	09da      	lsrs	r2, r3, #7
 8006730:	4b13      	ldr	r3, [pc, #76]	; (8006780 <STM32446delay_10us+0x68>)
 8006732:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006736:	3a01      	subs	r2, #1
 8006738:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800673a:	4b11      	ldr	r3, [pc, #68]	; (8006780 <STM32446delay_10us+0x68>)
 800673c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	4b0f      	ldr	r3, [pc, #60]	; (8006780 <STM32446delay_10us+0x68>)
 8006744:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006748:	f042 0201 	orr.w	r2, r2, #1
 800674c:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800674e:	4b0d      	ldr	r3, [pc, #52]	; (8006784 <STM32446delay_10us+0x6c>)
 8006750:	2200      	movs	r2, #0
 8006752:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ten_us);
 8006754:	bf00      	nop
 8006756:	4b0b      	ldr	r3, [pc, #44]	; (8006784 <STM32446delay_10us+0x6c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	429a      	cmp	r2, r3
 800675e:	d8fa      	bhi.n	8006756 <STM32446delay_10us+0x3e>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8006760:	4b07      	ldr	r3, [pc, #28]	; (8006780 <STM32446delay_10us+0x68>)
 8006762:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	4b05      	ldr	r3, [pc, #20]	; (8006780 <STM32446delay_10us+0x68>)
 800676a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800676e:	f022 0201 	bic.w	r2, r2, #1
 8006772:	601a      	str	r2, [r3, #0]
}
 8006774:	bf00      	nop
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	0a7c5ac5 	.word	0x0a7c5ac5
 8006780:	200005e0 	.word	0x200005e0
 8006784:	2000079c 	.word	0x2000079c

08006788 <STM32446delay_us>:

void STM32446delay_us(uint32_t us)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000000) - 1);
 8006790:	f7fd faaa 	bl	8003ce8 <SystemClock>
 8006794:	4603      	mov	r3, r0
 8006796:	4a15      	ldr	r2, [pc, #84]	; (80067ec <STM32446delay_us+0x64>)
 8006798:	fba2 2303 	umull	r2, r3, r2, r3
 800679c:	0c9a      	lsrs	r2, r3, #18
 800679e:	4b14      	ldr	r3, [pc, #80]	; (80067f0 <STM32446delay_us+0x68>)
 80067a0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80067a4:	3a01      	subs	r2, #1
 80067a6:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80067a8:	4b11      	ldr	r3, [pc, #68]	; (80067f0 <STM32446delay_us+0x68>)
 80067aa:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	4b0f      	ldr	r3, [pc, #60]	; (80067f0 <STM32446delay_us+0x68>)
 80067b2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80067b6:	f042 0201 	orr.w	r2, r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80067bc:	4b0d      	ldr	r3, [pc, #52]	; (80067f4 <STM32446delay_us+0x6c>)
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 80067c2:	bf00      	nop
 80067c4:	4b0b      	ldr	r3, [pc, #44]	; (80067f4 <STM32446delay_us+0x6c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d8fa      	bhi.n	80067c4 <STM32446delay_us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80067ce:	4b08      	ldr	r3, [pc, #32]	; (80067f0 <STM32446delay_us+0x68>)
 80067d0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	4b06      	ldr	r3, [pc, #24]	; (80067f0 <STM32446delay_us+0x68>)
 80067d8:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80067dc:	f022 0201 	bic.w	r2, r2, #1
 80067e0:	601a      	str	r2, [r3, #0]
}
 80067e2:	bf00      	nop
 80067e4:	3708      	adds	r7, #8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	431bde83 	.word	0x431bde83
 80067f0:	200005e0 	.word	0x200005e0
 80067f4:	2000079c 	.word	0x2000079c

080067f8 <SysTick_Handler>:

/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
	DelayCounter++;
 80067fc:	4b04      	ldr	r3, [pc, #16]	; (8006810 <SysTick_Handler+0x18>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3301      	adds	r3, #1
 8006802:	4a03      	ldr	r2, [pc, #12]	; (8006810 <SysTick_Handler+0x18>)
 8006804:	6013      	str	r3, [r2, #0]
}
 8006806:	bf00      	nop
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	2000079c 	.word	0x2000079c

08006814 <__errno>:
 8006814:	4b01      	ldr	r3, [pc, #4]	; (800681c <__errno+0x8>)
 8006816:	6818      	ldr	r0, [r3, #0]
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	20000004 	.word	0x20000004

08006820 <__libc_init_array>:
 8006820:	b570      	push	{r4, r5, r6, lr}
 8006822:	4d0d      	ldr	r5, [pc, #52]	; (8006858 <__libc_init_array+0x38>)
 8006824:	4c0d      	ldr	r4, [pc, #52]	; (800685c <__libc_init_array+0x3c>)
 8006826:	1b64      	subs	r4, r4, r5
 8006828:	10a4      	asrs	r4, r4, #2
 800682a:	2600      	movs	r6, #0
 800682c:	42a6      	cmp	r6, r4
 800682e:	d109      	bne.n	8006844 <__libc_init_array+0x24>
 8006830:	4d0b      	ldr	r5, [pc, #44]	; (8006860 <__libc_init_array+0x40>)
 8006832:	4c0c      	ldr	r4, [pc, #48]	; (8006864 <__libc_init_array+0x44>)
 8006834:	f001 fc7e 	bl	8008134 <_init>
 8006838:	1b64      	subs	r4, r4, r5
 800683a:	10a4      	asrs	r4, r4, #2
 800683c:	2600      	movs	r6, #0
 800683e:	42a6      	cmp	r6, r4
 8006840:	d105      	bne.n	800684e <__libc_init_array+0x2e>
 8006842:	bd70      	pop	{r4, r5, r6, pc}
 8006844:	f855 3b04 	ldr.w	r3, [r5], #4
 8006848:	4798      	blx	r3
 800684a:	3601      	adds	r6, #1
 800684c:	e7ee      	b.n	800682c <__libc_init_array+0xc>
 800684e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006852:	4798      	blx	r3
 8006854:	3601      	adds	r6, #1
 8006856:	e7f2      	b.n	800683e <__libc_init_array+0x1e>
 8006858:	08008228 	.word	0x08008228
 800685c:	08008228 	.word	0x08008228
 8006860:	08008228 	.word	0x08008228
 8006864:	0800822c 	.word	0x0800822c

08006868 <memcpy>:
 8006868:	440a      	add	r2, r1
 800686a:	4291      	cmp	r1, r2
 800686c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006870:	d100      	bne.n	8006874 <memcpy+0xc>
 8006872:	4770      	bx	lr
 8006874:	b510      	push	{r4, lr}
 8006876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800687a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800687e:	4291      	cmp	r1, r2
 8006880:	d1f9      	bne.n	8006876 <memcpy+0xe>
 8006882:	bd10      	pop	{r4, pc}

08006884 <modf>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	ec55 4b10 	vmov	r4, r5, d0
 800688a:	4606      	mov	r6, r0
 800688c:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8006890:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 8006894:	2b13      	cmp	r3, #19
 8006896:	462f      	mov	r7, r5
 8006898:	dc21      	bgt.n	80068de <modf+0x5a>
 800689a:	2b00      	cmp	r3, #0
 800689c:	da07      	bge.n	80068ae <modf+0x2a>
 800689e:	2200      	movs	r2, #0
 80068a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80068a4:	e9c6 2300 	strd	r2, r3, [r6]
 80068a8:	ec45 4b10 	vmov	d0, r4, r5
 80068ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ae:	481d      	ldr	r0, [pc, #116]	; (8006924 <modf+0xa0>)
 80068b0:	4118      	asrs	r0, r3
 80068b2:	ea05 0300 	and.w	r3, r5, r0
 80068b6:	4323      	orrs	r3, r4
 80068b8:	d105      	bne.n	80068c6 <modf+0x42>
 80068ba:	e9c6 4500 	strd	r4, r5, [r6]
 80068be:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 80068c2:	461c      	mov	r4, r3
 80068c4:	e7f0      	b.n	80068a8 <modf+0x24>
 80068c6:	2200      	movs	r2, #0
 80068c8:	ea25 0300 	bic.w	r3, r5, r0
 80068cc:	4620      	mov	r0, r4
 80068ce:	4629      	mov	r1, r5
 80068d0:	e9c6 2300 	strd	r2, r3, [r6]
 80068d4:	f7f9 fcf8 	bl	80002c8 <__aeabi_dsub>
 80068d8:	4604      	mov	r4, r0
 80068da:	460d      	mov	r5, r1
 80068dc:	e7e4      	b.n	80068a8 <modf+0x24>
 80068de:	2b33      	cmp	r3, #51	; 0x33
 80068e0:	dd13      	ble.n	800690a <modf+0x86>
 80068e2:	ed86 0b00 	vstr	d0, [r6]
 80068e6:	f000 fc2b 	bl	8007140 <__fpclassifyd>
 80068ea:	b950      	cbnz	r0, 8006902 <modf+0x7e>
 80068ec:	4622      	mov	r2, r4
 80068ee:	462b      	mov	r3, r5
 80068f0:	4620      	mov	r0, r4
 80068f2:	4629      	mov	r1, r5
 80068f4:	f7f9 fcea 	bl	80002cc <__adddf3>
 80068f8:	4604      	mov	r4, r0
 80068fa:	460d      	mov	r5, r1
 80068fc:	e9c6 4500 	strd	r4, r5, [r6]
 8006900:	e7d2      	b.n	80068a8 <modf+0x24>
 8006902:	2400      	movs	r4, #0
 8006904:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8006908:	e7ce      	b.n	80068a8 <modf+0x24>
 800690a:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 800690e:	f04f 30ff 	mov.w	r0, #4294967295
 8006912:	40d8      	lsrs	r0, r3
 8006914:	ea14 0300 	ands.w	r3, r4, r0
 8006918:	d0cf      	beq.n	80068ba <modf+0x36>
 800691a:	462b      	mov	r3, r5
 800691c:	ea24 0200 	bic.w	r2, r4, r0
 8006920:	e7d4      	b.n	80068cc <modf+0x48>
 8006922:	bf00      	nop
 8006924:	000fffff 	.word	0x000fffff

08006928 <_vsniprintf_r>:
 8006928:	b530      	push	{r4, r5, lr}
 800692a:	4614      	mov	r4, r2
 800692c:	2c00      	cmp	r4, #0
 800692e:	b09b      	sub	sp, #108	; 0x6c
 8006930:	4605      	mov	r5, r0
 8006932:	461a      	mov	r2, r3
 8006934:	da05      	bge.n	8006942 <_vsniprintf_r+0x1a>
 8006936:	238b      	movs	r3, #139	; 0x8b
 8006938:	6003      	str	r3, [r0, #0]
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	b01b      	add	sp, #108	; 0x6c
 8006940:	bd30      	pop	{r4, r5, pc}
 8006942:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006946:	f8ad 300c 	strh.w	r3, [sp, #12]
 800694a:	bf14      	ite	ne
 800694c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006950:	4623      	moveq	r3, r4
 8006952:	9302      	str	r3, [sp, #8]
 8006954:	9305      	str	r3, [sp, #20]
 8006956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800695a:	9100      	str	r1, [sp, #0]
 800695c:	9104      	str	r1, [sp, #16]
 800695e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006962:	4669      	mov	r1, sp
 8006964:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006966:	f000 f957 	bl	8006c18 <_svfiprintf_r>
 800696a:	1c43      	adds	r3, r0, #1
 800696c:	bfbc      	itt	lt
 800696e:	238b      	movlt	r3, #139	; 0x8b
 8006970:	602b      	strlt	r3, [r5, #0]
 8006972:	2c00      	cmp	r4, #0
 8006974:	d0e3      	beq.n	800693e <_vsniprintf_r+0x16>
 8006976:	9b00      	ldr	r3, [sp, #0]
 8006978:	2200      	movs	r2, #0
 800697a:	701a      	strb	r2, [r3, #0]
 800697c:	e7df      	b.n	800693e <_vsniprintf_r+0x16>
	...

08006980 <vsniprintf>:
 8006980:	b507      	push	{r0, r1, r2, lr}
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	4613      	mov	r3, r2
 8006986:	460a      	mov	r2, r1
 8006988:	4601      	mov	r1, r0
 800698a:	4803      	ldr	r0, [pc, #12]	; (8006998 <vsniprintf+0x18>)
 800698c:	6800      	ldr	r0, [r0, #0]
 800698e:	f7ff ffcb 	bl	8006928 <_vsniprintf_r>
 8006992:	b003      	add	sp, #12
 8006994:	f85d fb04 	ldr.w	pc, [sp], #4
 8006998:	20000004 	.word	0x20000004

0800699c <__retarget_lock_acquire_recursive>:
 800699c:	4770      	bx	lr

0800699e <__retarget_lock_release_recursive>:
 800699e:	4770      	bx	lr

080069a0 <_free_r>:
 80069a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069a2:	2900      	cmp	r1, #0
 80069a4:	d044      	beq.n	8006a30 <_free_r+0x90>
 80069a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069aa:	9001      	str	r0, [sp, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f1a1 0404 	sub.w	r4, r1, #4
 80069b2:	bfb8      	it	lt
 80069b4:	18e4      	addlt	r4, r4, r3
 80069b6:	f000 fc17 	bl	80071e8 <__malloc_lock>
 80069ba:	4a1e      	ldr	r2, [pc, #120]	; (8006a34 <_free_r+0x94>)
 80069bc:	9801      	ldr	r0, [sp, #4]
 80069be:	6813      	ldr	r3, [r2, #0]
 80069c0:	b933      	cbnz	r3, 80069d0 <_free_r+0x30>
 80069c2:	6063      	str	r3, [r4, #4]
 80069c4:	6014      	str	r4, [r2, #0]
 80069c6:	b003      	add	sp, #12
 80069c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069cc:	f000 bc12 	b.w	80071f4 <__malloc_unlock>
 80069d0:	42a3      	cmp	r3, r4
 80069d2:	d908      	bls.n	80069e6 <_free_r+0x46>
 80069d4:	6825      	ldr	r5, [r4, #0]
 80069d6:	1961      	adds	r1, r4, r5
 80069d8:	428b      	cmp	r3, r1
 80069da:	bf01      	itttt	eq
 80069dc:	6819      	ldreq	r1, [r3, #0]
 80069de:	685b      	ldreq	r3, [r3, #4]
 80069e0:	1949      	addeq	r1, r1, r5
 80069e2:	6021      	streq	r1, [r4, #0]
 80069e4:	e7ed      	b.n	80069c2 <_free_r+0x22>
 80069e6:	461a      	mov	r2, r3
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	b10b      	cbz	r3, 80069f0 <_free_r+0x50>
 80069ec:	42a3      	cmp	r3, r4
 80069ee:	d9fa      	bls.n	80069e6 <_free_r+0x46>
 80069f0:	6811      	ldr	r1, [r2, #0]
 80069f2:	1855      	adds	r5, r2, r1
 80069f4:	42a5      	cmp	r5, r4
 80069f6:	d10b      	bne.n	8006a10 <_free_r+0x70>
 80069f8:	6824      	ldr	r4, [r4, #0]
 80069fa:	4421      	add	r1, r4
 80069fc:	1854      	adds	r4, r2, r1
 80069fe:	42a3      	cmp	r3, r4
 8006a00:	6011      	str	r1, [r2, #0]
 8006a02:	d1e0      	bne.n	80069c6 <_free_r+0x26>
 8006a04:	681c      	ldr	r4, [r3, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	6053      	str	r3, [r2, #4]
 8006a0a:	4421      	add	r1, r4
 8006a0c:	6011      	str	r1, [r2, #0]
 8006a0e:	e7da      	b.n	80069c6 <_free_r+0x26>
 8006a10:	d902      	bls.n	8006a18 <_free_r+0x78>
 8006a12:	230c      	movs	r3, #12
 8006a14:	6003      	str	r3, [r0, #0]
 8006a16:	e7d6      	b.n	80069c6 <_free_r+0x26>
 8006a18:	6825      	ldr	r5, [r4, #0]
 8006a1a:	1961      	adds	r1, r4, r5
 8006a1c:	428b      	cmp	r3, r1
 8006a1e:	bf04      	itt	eq
 8006a20:	6819      	ldreq	r1, [r3, #0]
 8006a22:	685b      	ldreq	r3, [r3, #4]
 8006a24:	6063      	str	r3, [r4, #4]
 8006a26:	bf04      	itt	eq
 8006a28:	1949      	addeq	r1, r1, r5
 8006a2a:	6021      	streq	r1, [r4, #0]
 8006a2c:	6054      	str	r4, [r2, #4]
 8006a2e:	e7ca      	b.n	80069c6 <_free_r+0x26>
 8006a30:	b003      	add	sp, #12
 8006a32:	bd30      	pop	{r4, r5, pc}
 8006a34:	200007f8 	.word	0x200007f8

08006a38 <sbrk_aligned>:
 8006a38:	b570      	push	{r4, r5, r6, lr}
 8006a3a:	4e0e      	ldr	r6, [pc, #56]	; (8006a74 <sbrk_aligned+0x3c>)
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	6831      	ldr	r1, [r6, #0]
 8006a40:	4605      	mov	r5, r0
 8006a42:	b911      	cbnz	r1, 8006a4a <sbrk_aligned+0x12>
 8006a44:	f000 fba6 	bl	8007194 <_sbrk_r>
 8006a48:	6030      	str	r0, [r6, #0]
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	f000 fba1 	bl	8007194 <_sbrk_r>
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	d00a      	beq.n	8006a6c <sbrk_aligned+0x34>
 8006a56:	1cc4      	adds	r4, r0, #3
 8006a58:	f024 0403 	bic.w	r4, r4, #3
 8006a5c:	42a0      	cmp	r0, r4
 8006a5e:	d007      	beq.n	8006a70 <sbrk_aligned+0x38>
 8006a60:	1a21      	subs	r1, r4, r0
 8006a62:	4628      	mov	r0, r5
 8006a64:	f000 fb96 	bl	8007194 <_sbrk_r>
 8006a68:	3001      	adds	r0, #1
 8006a6a:	d101      	bne.n	8006a70 <sbrk_aligned+0x38>
 8006a6c:	f04f 34ff 	mov.w	r4, #4294967295
 8006a70:	4620      	mov	r0, r4
 8006a72:	bd70      	pop	{r4, r5, r6, pc}
 8006a74:	200007fc 	.word	0x200007fc

08006a78 <_malloc_r>:
 8006a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7c:	1ccd      	adds	r5, r1, #3
 8006a7e:	f025 0503 	bic.w	r5, r5, #3
 8006a82:	3508      	adds	r5, #8
 8006a84:	2d0c      	cmp	r5, #12
 8006a86:	bf38      	it	cc
 8006a88:	250c      	movcc	r5, #12
 8006a8a:	2d00      	cmp	r5, #0
 8006a8c:	4607      	mov	r7, r0
 8006a8e:	db01      	blt.n	8006a94 <_malloc_r+0x1c>
 8006a90:	42a9      	cmp	r1, r5
 8006a92:	d905      	bls.n	8006aa0 <_malloc_r+0x28>
 8006a94:	230c      	movs	r3, #12
 8006a96:	603b      	str	r3, [r7, #0]
 8006a98:	2600      	movs	r6, #0
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa0:	4e2e      	ldr	r6, [pc, #184]	; (8006b5c <_malloc_r+0xe4>)
 8006aa2:	f000 fba1 	bl	80071e8 <__malloc_lock>
 8006aa6:	6833      	ldr	r3, [r6, #0]
 8006aa8:	461c      	mov	r4, r3
 8006aaa:	bb34      	cbnz	r4, 8006afa <_malloc_r+0x82>
 8006aac:	4629      	mov	r1, r5
 8006aae:	4638      	mov	r0, r7
 8006ab0:	f7ff ffc2 	bl	8006a38 <sbrk_aligned>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	d14d      	bne.n	8006b56 <_malloc_r+0xde>
 8006aba:	6834      	ldr	r4, [r6, #0]
 8006abc:	4626      	mov	r6, r4
 8006abe:	2e00      	cmp	r6, #0
 8006ac0:	d140      	bne.n	8006b44 <_malloc_r+0xcc>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	eb04 0803 	add.w	r8, r4, r3
 8006acc:	f000 fb62 	bl	8007194 <_sbrk_r>
 8006ad0:	4580      	cmp	r8, r0
 8006ad2:	d13a      	bne.n	8006b4a <_malloc_r+0xd2>
 8006ad4:	6821      	ldr	r1, [r4, #0]
 8006ad6:	3503      	adds	r5, #3
 8006ad8:	1a6d      	subs	r5, r5, r1
 8006ada:	f025 0503 	bic.w	r5, r5, #3
 8006ade:	3508      	adds	r5, #8
 8006ae0:	2d0c      	cmp	r5, #12
 8006ae2:	bf38      	it	cc
 8006ae4:	250c      	movcc	r5, #12
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	4638      	mov	r0, r7
 8006aea:	f7ff ffa5 	bl	8006a38 <sbrk_aligned>
 8006aee:	3001      	adds	r0, #1
 8006af0:	d02b      	beq.n	8006b4a <_malloc_r+0xd2>
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	442b      	add	r3, r5
 8006af6:	6023      	str	r3, [r4, #0]
 8006af8:	e00e      	b.n	8006b18 <_malloc_r+0xa0>
 8006afa:	6822      	ldr	r2, [r4, #0]
 8006afc:	1b52      	subs	r2, r2, r5
 8006afe:	d41e      	bmi.n	8006b3e <_malloc_r+0xc6>
 8006b00:	2a0b      	cmp	r2, #11
 8006b02:	d916      	bls.n	8006b32 <_malloc_r+0xba>
 8006b04:	1961      	adds	r1, r4, r5
 8006b06:	42a3      	cmp	r3, r4
 8006b08:	6025      	str	r5, [r4, #0]
 8006b0a:	bf18      	it	ne
 8006b0c:	6059      	strne	r1, [r3, #4]
 8006b0e:	6863      	ldr	r3, [r4, #4]
 8006b10:	bf08      	it	eq
 8006b12:	6031      	streq	r1, [r6, #0]
 8006b14:	5162      	str	r2, [r4, r5]
 8006b16:	604b      	str	r3, [r1, #4]
 8006b18:	4638      	mov	r0, r7
 8006b1a:	f104 060b 	add.w	r6, r4, #11
 8006b1e:	f000 fb69 	bl	80071f4 <__malloc_unlock>
 8006b22:	f026 0607 	bic.w	r6, r6, #7
 8006b26:	1d23      	adds	r3, r4, #4
 8006b28:	1af2      	subs	r2, r6, r3
 8006b2a:	d0b6      	beq.n	8006a9a <_malloc_r+0x22>
 8006b2c:	1b9b      	subs	r3, r3, r6
 8006b2e:	50a3      	str	r3, [r4, r2]
 8006b30:	e7b3      	b.n	8006a9a <_malloc_r+0x22>
 8006b32:	6862      	ldr	r2, [r4, #4]
 8006b34:	42a3      	cmp	r3, r4
 8006b36:	bf0c      	ite	eq
 8006b38:	6032      	streq	r2, [r6, #0]
 8006b3a:	605a      	strne	r2, [r3, #4]
 8006b3c:	e7ec      	b.n	8006b18 <_malloc_r+0xa0>
 8006b3e:	4623      	mov	r3, r4
 8006b40:	6864      	ldr	r4, [r4, #4]
 8006b42:	e7b2      	b.n	8006aaa <_malloc_r+0x32>
 8006b44:	4634      	mov	r4, r6
 8006b46:	6876      	ldr	r6, [r6, #4]
 8006b48:	e7b9      	b.n	8006abe <_malloc_r+0x46>
 8006b4a:	230c      	movs	r3, #12
 8006b4c:	603b      	str	r3, [r7, #0]
 8006b4e:	4638      	mov	r0, r7
 8006b50:	f000 fb50 	bl	80071f4 <__malloc_unlock>
 8006b54:	e7a1      	b.n	8006a9a <_malloc_r+0x22>
 8006b56:	6025      	str	r5, [r4, #0]
 8006b58:	e7de      	b.n	8006b18 <_malloc_r+0xa0>
 8006b5a:	bf00      	nop
 8006b5c:	200007f8 	.word	0x200007f8

08006b60 <__ssputs_r>:
 8006b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b64:	688e      	ldr	r6, [r1, #8]
 8006b66:	429e      	cmp	r6, r3
 8006b68:	4682      	mov	sl, r0
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	4690      	mov	r8, r2
 8006b6e:	461f      	mov	r7, r3
 8006b70:	d838      	bhi.n	8006be4 <__ssputs_r+0x84>
 8006b72:	898a      	ldrh	r2, [r1, #12]
 8006b74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b78:	d032      	beq.n	8006be0 <__ssputs_r+0x80>
 8006b7a:	6825      	ldr	r5, [r4, #0]
 8006b7c:	6909      	ldr	r1, [r1, #16]
 8006b7e:	eba5 0901 	sub.w	r9, r5, r1
 8006b82:	6965      	ldr	r5, [r4, #20]
 8006b84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	444b      	add	r3, r9
 8006b90:	106d      	asrs	r5, r5, #1
 8006b92:	429d      	cmp	r5, r3
 8006b94:	bf38      	it	cc
 8006b96:	461d      	movcc	r5, r3
 8006b98:	0553      	lsls	r3, r2, #21
 8006b9a:	d531      	bpl.n	8006c00 <__ssputs_r+0xa0>
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	f7ff ff6b 	bl	8006a78 <_malloc_r>
 8006ba2:	4606      	mov	r6, r0
 8006ba4:	b950      	cbnz	r0, 8006bbc <__ssputs_r+0x5c>
 8006ba6:	230c      	movs	r3, #12
 8006ba8:	f8ca 3000 	str.w	r3, [sl]
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bb2:	81a3      	strh	r3, [r4, #12]
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bbc:	6921      	ldr	r1, [r4, #16]
 8006bbe:	464a      	mov	r2, r9
 8006bc0:	f7ff fe52 	bl	8006868 <memcpy>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bce:	81a3      	strh	r3, [r4, #12]
 8006bd0:	6126      	str	r6, [r4, #16]
 8006bd2:	6165      	str	r5, [r4, #20]
 8006bd4:	444e      	add	r6, r9
 8006bd6:	eba5 0509 	sub.w	r5, r5, r9
 8006bda:	6026      	str	r6, [r4, #0]
 8006bdc:	60a5      	str	r5, [r4, #8]
 8006bde:	463e      	mov	r6, r7
 8006be0:	42be      	cmp	r6, r7
 8006be2:	d900      	bls.n	8006be6 <__ssputs_r+0x86>
 8006be4:	463e      	mov	r6, r7
 8006be6:	6820      	ldr	r0, [r4, #0]
 8006be8:	4632      	mov	r2, r6
 8006bea:	4641      	mov	r1, r8
 8006bec:	f000 fae2 	bl	80071b4 <memmove>
 8006bf0:	68a3      	ldr	r3, [r4, #8]
 8006bf2:	1b9b      	subs	r3, r3, r6
 8006bf4:	60a3      	str	r3, [r4, #8]
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	4433      	add	r3, r6
 8006bfa:	6023      	str	r3, [r4, #0]
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	e7db      	b.n	8006bb8 <__ssputs_r+0x58>
 8006c00:	462a      	mov	r2, r5
 8006c02:	f000 fafd 	bl	8007200 <_realloc_r>
 8006c06:	4606      	mov	r6, r0
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d1e1      	bne.n	8006bd0 <__ssputs_r+0x70>
 8006c0c:	6921      	ldr	r1, [r4, #16]
 8006c0e:	4650      	mov	r0, sl
 8006c10:	f7ff fec6 	bl	80069a0 <_free_r>
 8006c14:	e7c7      	b.n	8006ba6 <__ssputs_r+0x46>
	...

08006c18 <_svfiprintf_r>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	4698      	mov	r8, r3
 8006c1e:	898b      	ldrh	r3, [r1, #12]
 8006c20:	061b      	lsls	r3, r3, #24
 8006c22:	b09d      	sub	sp, #116	; 0x74
 8006c24:	4607      	mov	r7, r0
 8006c26:	460d      	mov	r5, r1
 8006c28:	4614      	mov	r4, r2
 8006c2a:	d50e      	bpl.n	8006c4a <_svfiprintf_r+0x32>
 8006c2c:	690b      	ldr	r3, [r1, #16]
 8006c2e:	b963      	cbnz	r3, 8006c4a <_svfiprintf_r+0x32>
 8006c30:	2140      	movs	r1, #64	; 0x40
 8006c32:	f7ff ff21 	bl	8006a78 <_malloc_r>
 8006c36:	6028      	str	r0, [r5, #0]
 8006c38:	6128      	str	r0, [r5, #16]
 8006c3a:	b920      	cbnz	r0, 8006c46 <_svfiprintf_r+0x2e>
 8006c3c:	230c      	movs	r3, #12
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295
 8006c44:	e0d1      	b.n	8006dea <_svfiprintf_r+0x1d2>
 8006c46:	2340      	movs	r3, #64	; 0x40
 8006c48:	616b      	str	r3, [r5, #20]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4e:	2320      	movs	r3, #32
 8006c50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c54:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c58:	2330      	movs	r3, #48	; 0x30
 8006c5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006e04 <_svfiprintf_r+0x1ec>
 8006c5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c62:	f04f 0901 	mov.w	r9, #1
 8006c66:	4623      	mov	r3, r4
 8006c68:	469a      	mov	sl, r3
 8006c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c6e:	b10a      	cbz	r2, 8006c74 <_svfiprintf_r+0x5c>
 8006c70:	2a25      	cmp	r2, #37	; 0x25
 8006c72:	d1f9      	bne.n	8006c68 <_svfiprintf_r+0x50>
 8006c74:	ebba 0b04 	subs.w	fp, sl, r4
 8006c78:	d00b      	beq.n	8006c92 <_svfiprintf_r+0x7a>
 8006c7a:	465b      	mov	r3, fp
 8006c7c:	4622      	mov	r2, r4
 8006c7e:	4629      	mov	r1, r5
 8006c80:	4638      	mov	r0, r7
 8006c82:	f7ff ff6d 	bl	8006b60 <__ssputs_r>
 8006c86:	3001      	adds	r0, #1
 8006c88:	f000 80aa 	beq.w	8006de0 <_svfiprintf_r+0x1c8>
 8006c8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c8e:	445a      	add	r2, fp
 8006c90:	9209      	str	r2, [sp, #36]	; 0x24
 8006c92:	f89a 3000 	ldrb.w	r3, [sl]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80a2 	beq.w	8006de0 <_svfiprintf_r+0x1c8>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006ca2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ca6:	f10a 0a01 	add.w	sl, sl, #1
 8006caa:	9304      	str	r3, [sp, #16]
 8006cac:	9307      	str	r3, [sp, #28]
 8006cae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cb2:	931a      	str	r3, [sp, #104]	; 0x68
 8006cb4:	4654      	mov	r4, sl
 8006cb6:	2205      	movs	r2, #5
 8006cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cbc:	4851      	ldr	r0, [pc, #324]	; (8006e04 <_svfiprintf_r+0x1ec>)
 8006cbe:	f7f9 faaf 	bl	8000220 <memchr>
 8006cc2:	9a04      	ldr	r2, [sp, #16]
 8006cc4:	b9d8      	cbnz	r0, 8006cfe <_svfiprintf_r+0xe6>
 8006cc6:	06d0      	lsls	r0, r2, #27
 8006cc8:	bf44      	itt	mi
 8006cca:	2320      	movmi	r3, #32
 8006ccc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cd0:	0711      	lsls	r1, r2, #28
 8006cd2:	bf44      	itt	mi
 8006cd4:	232b      	movmi	r3, #43	; 0x2b
 8006cd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cda:	f89a 3000 	ldrb.w	r3, [sl]
 8006cde:	2b2a      	cmp	r3, #42	; 0x2a
 8006ce0:	d015      	beq.n	8006d0e <_svfiprintf_r+0xf6>
 8006ce2:	9a07      	ldr	r2, [sp, #28]
 8006ce4:	4654      	mov	r4, sl
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	f04f 0c0a 	mov.w	ip, #10
 8006cec:	4621      	mov	r1, r4
 8006cee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cf2:	3b30      	subs	r3, #48	; 0x30
 8006cf4:	2b09      	cmp	r3, #9
 8006cf6:	d94e      	bls.n	8006d96 <_svfiprintf_r+0x17e>
 8006cf8:	b1b0      	cbz	r0, 8006d28 <_svfiprintf_r+0x110>
 8006cfa:	9207      	str	r2, [sp, #28]
 8006cfc:	e014      	b.n	8006d28 <_svfiprintf_r+0x110>
 8006cfe:	eba0 0308 	sub.w	r3, r0, r8
 8006d02:	fa09 f303 	lsl.w	r3, r9, r3
 8006d06:	4313      	orrs	r3, r2
 8006d08:	9304      	str	r3, [sp, #16]
 8006d0a:	46a2      	mov	sl, r4
 8006d0c:	e7d2      	b.n	8006cb4 <_svfiprintf_r+0x9c>
 8006d0e:	9b03      	ldr	r3, [sp, #12]
 8006d10:	1d19      	adds	r1, r3, #4
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	9103      	str	r1, [sp, #12]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	bfbb      	ittet	lt
 8006d1a:	425b      	neglt	r3, r3
 8006d1c:	f042 0202 	orrlt.w	r2, r2, #2
 8006d20:	9307      	strge	r3, [sp, #28]
 8006d22:	9307      	strlt	r3, [sp, #28]
 8006d24:	bfb8      	it	lt
 8006d26:	9204      	strlt	r2, [sp, #16]
 8006d28:	7823      	ldrb	r3, [r4, #0]
 8006d2a:	2b2e      	cmp	r3, #46	; 0x2e
 8006d2c:	d10c      	bne.n	8006d48 <_svfiprintf_r+0x130>
 8006d2e:	7863      	ldrb	r3, [r4, #1]
 8006d30:	2b2a      	cmp	r3, #42	; 0x2a
 8006d32:	d135      	bne.n	8006da0 <_svfiprintf_r+0x188>
 8006d34:	9b03      	ldr	r3, [sp, #12]
 8006d36:	1d1a      	adds	r2, r3, #4
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	9203      	str	r2, [sp, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	bfb8      	it	lt
 8006d40:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d44:	3402      	adds	r4, #2
 8006d46:	9305      	str	r3, [sp, #20]
 8006d48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e14 <_svfiprintf_r+0x1fc>
 8006d4c:	7821      	ldrb	r1, [r4, #0]
 8006d4e:	2203      	movs	r2, #3
 8006d50:	4650      	mov	r0, sl
 8006d52:	f7f9 fa65 	bl	8000220 <memchr>
 8006d56:	b140      	cbz	r0, 8006d6a <_svfiprintf_r+0x152>
 8006d58:	2340      	movs	r3, #64	; 0x40
 8006d5a:	eba0 000a 	sub.w	r0, r0, sl
 8006d5e:	fa03 f000 	lsl.w	r0, r3, r0
 8006d62:	9b04      	ldr	r3, [sp, #16]
 8006d64:	4303      	orrs	r3, r0
 8006d66:	3401      	adds	r4, #1
 8006d68:	9304      	str	r3, [sp, #16]
 8006d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d6e:	4826      	ldr	r0, [pc, #152]	; (8006e08 <_svfiprintf_r+0x1f0>)
 8006d70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d74:	2206      	movs	r2, #6
 8006d76:	f7f9 fa53 	bl	8000220 <memchr>
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	d038      	beq.n	8006df0 <_svfiprintf_r+0x1d8>
 8006d7e:	4b23      	ldr	r3, [pc, #140]	; (8006e0c <_svfiprintf_r+0x1f4>)
 8006d80:	bb1b      	cbnz	r3, 8006dca <_svfiprintf_r+0x1b2>
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	3307      	adds	r3, #7
 8006d86:	f023 0307 	bic.w	r3, r3, #7
 8006d8a:	3308      	adds	r3, #8
 8006d8c:	9303      	str	r3, [sp, #12]
 8006d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d90:	4433      	add	r3, r6
 8006d92:	9309      	str	r3, [sp, #36]	; 0x24
 8006d94:	e767      	b.n	8006c66 <_svfiprintf_r+0x4e>
 8006d96:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	2001      	movs	r0, #1
 8006d9e:	e7a5      	b.n	8006cec <_svfiprintf_r+0xd4>
 8006da0:	2300      	movs	r3, #0
 8006da2:	3401      	adds	r4, #1
 8006da4:	9305      	str	r3, [sp, #20]
 8006da6:	4619      	mov	r1, r3
 8006da8:	f04f 0c0a 	mov.w	ip, #10
 8006dac:	4620      	mov	r0, r4
 8006dae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006db2:	3a30      	subs	r2, #48	; 0x30
 8006db4:	2a09      	cmp	r2, #9
 8006db6:	d903      	bls.n	8006dc0 <_svfiprintf_r+0x1a8>
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0c5      	beq.n	8006d48 <_svfiprintf_r+0x130>
 8006dbc:	9105      	str	r1, [sp, #20]
 8006dbe:	e7c3      	b.n	8006d48 <_svfiprintf_r+0x130>
 8006dc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e7f0      	b.n	8006dac <_svfiprintf_r+0x194>
 8006dca:	ab03      	add	r3, sp, #12
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	462a      	mov	r2, r5
 8006dd0:	4b0f      	ldr	r3, [pc, #60]	; (8006e10 <_svfiprintf_r+0x1f8>)
 8006dd2:	a904      	add	r1, sp, #16
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f3af 8000 	nop.w
 8006dda:	1c42      	adds	r2, r0, #1
 8006ddc:	4606      	mov	r6, r0
 8006dde:	d1d6      	bne.n	8006d8e <_svfiprintf_r+0x176>
 8006de0:	89ab      	ldrh	r3, [r5, #12]
 8006de2:	065b      	lsls	r3, r3, #25
 8006de4:	f53f af2c 	bmi.w	8006c40 <_svfiprintf_r+0x28>
 8006de8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dea:	b01d      	add	sp, #116	; 0x74
 8006dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006df0:	ab03      	add	r3, sp, #12
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	462a      	mov	r2, r5
 8006df6:	4b06      	ldr	r3, [pc, #24]	; (8006e10 <_svfiprintf_r+0x1f8>)
 8006df8:	a904      	add	r1, sp, #16
 8006dfa:	4638      	mov	r0, r7
 8006dfc:	f000 f87a 	bl	8006ef4 <_printf_i>
 8006e00:	e7eb      	b.n	8006dda <_svfiprintf_r+0x1c2>
 8006e02:	bf00      	nop
 8006e04:	080081c0 	.word	0x080081c0
 8006e08:	080081ca 	.word	0x080081ca
 8006e0c:	00000000 	.word	0x00000000
 8006e10:	08006b61 	.word	0x08006b61
 8006e14:	080081c6 	.word	0x080081c6

08006e18 <_printf_common>:
 8006e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e1c:	4616      	mov	r6, r2
 8006e1e:	4699      	mov	r9, r3
 8006e20:	688a      	ldr	r2, [r1, #8]
 8006e22:	690b      	ldr	r3, [r1, #16]
 8006e24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	bfb8      	it	lt
 8006e2c:	4613      	movlt	r3, r2
 8006e2e:	6033      	str	r3, [r6, #0]
 8006e30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e34:	4607      	mov	r7, r0
 8006e36:	460c      	mov	r4, r1
 8006e38:	b10a      	cbz	r2, 8006e3e <_printf_common+0x26>
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	6033      	str	r3, [r6, #0]
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	0699      	lsls	r1, r3, #26
 8006e42:	bf42      	ittt	mi
 8006e44:	6833      	ldrmi	r3, [r6, #0]
 8006e46:	3302      	addmi	r3, #2
 8006e48:	6033      	strmi	r3, [r6, #0]
 8006e4a:	6825      	ldr	r5, [r4, #0]
 8006e4c:	f015 0506 	ands.w	r5, r5, #6
 8006e50:	d106      	bne.n	8006e60 <_printf_common+0x48>
 8006e52:	f104 0a19 	add.w	sl, r4, #25
 8006e56:	68e3      	ldr	r3, [r4, #12]
 8006e58:	6832      	ldr	r2, [r6, #0]
 8006e5a:	1a9b      	subs	r3, r3, r2
 8006e5c:	42ab      	cmp	r3, r5
 8006e5e:	dc26      	bgt.n	8006eae <_printf_common+0x96>
 8006e60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e64:	1e13      	subs	r3, r2, #0
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	bf18      	it	ne
 8006e6a:	2301      	movne	r3, #1
 8006e6c:	0692      	lsls	r2, r2, #26
 8006e6e:	d42b      	bmi.n	8006ec8 <_printf_common+0xb0>
 8006e70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e74:	4649      	mov	r1, r9
 8006e76:	4638      	mov	r0, r7
 8006e78:	47c0      	blx	r8
 8006e7a:	3001      	adds	r0, #1
 8006e7c:	d01e      	beq.n	8006ebc <_printf_common+0xa4>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	68e5      	ldr	r5, [r4, #12]
 8006e82:	6832      	ldr	r2, [r6, #0]
 8006e84:	f003 0306 	and.w	r3, r3, #6
 8006e88:	2b04      	cmp	r3, #4
 8006e8a:	bf08      	it	eq
 8006e8c:	1aad      	subeq	r5, r5, r2
 8006e8e:	68a3      	ldr	r3, [r4, #8]
 8006e90:	6922      	ldr	r2, [r4, #16]
 8006e92:	bf0c      	ite	eq
 8006e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e98:	2500      	movne	r5, #0
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	bfc4      	itt	gt
 8006e9e:	1a9b      	subgt	r3, r3, r2
 8006ea0:	18ed      	addgt	r5, r5, r3
 8006ea2:	2600      	movs	r6, #0
 8006ea4:	341a      	adds	r4, #26
 8006ea6:	42b5      	cmp	r5, r6
 8006ea8:	d11a      	bne.n	8006ee0 <_printf_common+0xc8>
 8006eaa:	2000      	movs	r0, #0
 8006eac:	e008      	b.n	8006ec0 <_printf_common+0xa8>
 8006eae:	2301      	movs	r3, #1
 8006eb0:	4652      	mov	r2, sl
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	47c0      	blx	r8
 8006eb8:	3001      	adds	r0, #1
 8006eba:	d103      	bne.n	8006ec4 <_printf_common+0xac>
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec4:	3501      	adds	r5, #1
 8006ec6:	e7c6      	b.n	8006e56 <_printf_common+0x3e>
 8006ec8:	18e1      	adds	r1, r4, r3
 8006eca:	1c5a      	adds	r2, r3, #1
 8006ecc:	2030      	movs	r0, #48	; 0x30
 8006ece:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ed2:	4422      	add	r2, r4
 8006ed4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ed8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006edc:	3302      	adds	r3, #2
 8006ede:	e7c7      	b.n	8006e70 <_printf_common+0x58>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	4622      	mov	r2, r4
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	4638      	mov	r0, r7
 8006ee8:	47c0      	blx	r8
 8006eea:	3001      	adds	r0, #1
 8006eec:	d0e6      	beq.n	8006ebc <_printf_common+0xa4>
 8006eee:	3601      	adds	r6, #1
 8006ef0:	e7d9      	b.n	8006ea6 <_printf_common+0x8e>
	...

08006ef4 <_printf_i>:
 8006ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ef8:	7e0f      	ldrb	r7, [r1, #24]
 8006efa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006efc:	2f78      	cmp	r7, #120	; 0x78
 8006efe:	4691      	mov	r9, r2
 8006f00:	4680      	mov	r8, r0
 8006f02:	460c      	mov	r4, r1
 8006f04:	469a      	mov	sl, r3
 8006f06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f0a:	d807      	bhi.n	8006f1c <_printf_i+0x28>
 8006f0c:	2f62      	cmp	r7, #98	; 0x62
 8006f0e:	d80a      	bhi.n	8006f26 <_printf_i+0x32>
 8006f10:	2f00      	cmp	r7, #0
 8006f12:	f000 80d8 	beq.w	80070c6 <_printf_i+0x1d2>
 8006f16:	2f58      	cmp	r7, #88	; 0x58
 8006f18:	f000 80a3 	beq.w	8007062 <_printf_i+0x16e>
 8006f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f24:	e03a      	b.n	8006f9c <_printf_i+0xa8>
 8006f26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f2a:	2b15      	cmp	r3, #21
 8006f2c:	d8f6      	bhi.n	8006f1c <_printf_i+0x28>
 8006f2e:	a101      	add	r1, pc, #4	; (adr r1, 8006f34 <_printf_i+0x40>)
 8006f30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f34:	08006f8d 	.word	0x08006f8d
 8006f38:	08006fa1 	.word	0x08006fa1
 8006f3c:	08006f1d 	.word	0x08006f1d
 8006f40:	08006f1d 	.word	0x08006f1d
 8006f44:	08006f1d 	.word	0x08006f1d
 8006f48:	08006f1d 	.word	0x08006f1d
 8006f4c:	08006fa1 	.word	0x08006fa1
 8006f50:	08006f1d 	.word	0x08006f1d
 8006f54:	08006f1d 	.word	0x08006f1d
 8006f58:	08006f1d 	.word	0x08006f1d
 8006f5c:	08006f1d 	.word	0x08006f1d
 8006f60:	080070ad 	.word	0x080070ad
 8006f64:	08006fd1 	.word	0x08006fd1
 8006f68:	0800708f 	.word	0x0800708f
 8006f6c:	08006f1d 	.word	0x08006f1d
 8006f70:	08006f1d 	.word	0x08006f1d
 8006f74:	080070cf 	.word	0x080070cf
 8006f78:	08006f1d 	.word	0x08006f1d
 8006f7c:	08006fd1 	.word	0x08006fd1
 8006f80:	08006f1d 	.word	0x08006f1d
 8006f84:	08006f1d 	.word	0x08006f1d
 8006f88:	08007097 	.word	0x08007097
 8006f8c:	682b      	ldr	r3, [r5, #0]
 8006f8e:	1d1a      	adds	r2, r3, #4
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	602a      	str	r2, [r5, #0]
 8006f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e0a3      	b.n	80070e8 <_printf_i+0x1f4>
 8006fa0:	6820      	ldr	r0, [r4, #0]
 8006fa2:	6829      	ldr	r1, [r5, #0]
 8006fa4:	0606      	lsls	r6, r0, #24
 8006fa6:	f101 0304 	add.w	r3, r1, #4
 8006faa:	d50a      	bpl.n	8006fc2 <_printf_i+0xce>
 8006fac:	680e      	ldr	r6, [r1, #0]
 8006fae:	602b      	str	r3, [r5, #0]
 8006fb0:	2e00      	cmp	r6, #0
 8006fb2:	da03      	bge.n	8006fbc <_printf_i+0xc8>
 8006fb4:	232d      	movs	r3, #45	; 0x2d
 8006fb6:	4276      	negs	r6, r6
 8006fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fbc:	485e      	ldr	r0, [pc, #376]	; (8007138 <_printf_i+0x244>)
 8006fbe:	230a      	movs	r3, #10
 8006fc0:	e019      	b.n	8006ff6 <_printf_i+0x102>
 8006fc2:	680e      	ldr	r6, [r1, #0]
 8006fc4:	602b      	str	r3, [r5, #0]
 8006fc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fca:	bf18      	it	ne
 8006fcc:	b236      	sxthne	r6, r6
 8006fce:	e7ef      	b.n	8006fb0 <_printf_i+0xbc>
 8006fd0:	682b      	ldr	r3, [r5, #0]
 8006fd2:	6820      	ldr	r0, [r4, #0]
 8006fd4:	1d19      	adds	r1, r3, #4
 8006fd6:	6029      	str	r1, [r5, #0]
 8006fd8:	0601      	lsls	r1, r0, #24
 8006fda:	d501      	bpl.n	8006fe0 <_printf_i+0xec>
 8006fdc:	681e      	ldr	r6, [r3, #0]
 8006fde:	e002      	b.n	8006fe6 <_printf_i+0xf2>
 8006fe0:	0646      	lsls	r6, r0, #25
 8006fe2:	d5fb      	bpl.n	8006fdc <_printf_i+0xe8>
 8006fe4:	881e      	ldrh	r6, [r3, #0]
 8006fe6:	4854      	ldr	r0, [pc, #336]	; (8007138 <_printf_i+0x244>)
 8006fe8:	2f6f      	cmp	r7, #111	; 0x6f
 8006fea:	bf0c      	ite	eq
 8006fec:	2308      	moveq	r3, #8
 8006fee:	230a      	movne	r3, #10
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ff6:	6865      	ldr	r5, [r4, #4]
 8006ff8:	60a5      	str	r5, [r4, #8]
 8006ffa:	2d00      	cmp	r5, #0
 8006ffc:	bfa2      	ittt	ge
 8006ffe:	6821      	ldrge	r1, [r4, #0]
 8007000:	f021 0104 	bicge.w	r1, r1, #4
 8007004:	6021      	strge	r1, [r4, #0]
 8007006:	b90e      	cbnz	r6, 800700c <_printf_i+0x118>
 8007008:	2d00      	cmp	r5, #0
 800700a:	d04d      	beq.n	80070a8 <_printf_i+0x1b4>
 800700c:	4615      	mov	r5, r2
 800700e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007012:	fb03 6711 	mls	r7, r3, r1, r6
 8007016:	5dc7      	ldrb	r7, [r0, r7]
 8007018:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800701c:	4637      	mov	r7, r6
 800701e:	42bb      	cmp	r3, r7
 8007020:	460e      	mov	r6, r1
 8007022:	d9f4      	bls.n	800700e <_printf_i+0x11a>
 8007024:	2b08      	cmp	r3, #8
 8007026:	d10b      	bne.n	8007040 <_printf_i+0x14c>
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	07de      	lsls	r6, r3, #31
 800702c:	d508      	bpl.n	8007040 <_printf_i+0x14c>
 800702e:	6923      	ldr	r3, [r4, #16]
 8007030:	6861      	ldr	r1, [r4, #4]
 8007032:	4299      	cmp	r1, r3
 8007034:	bfde      	ittt	le
 8007036:	2330      	movle	r3, #48	; 0x30
 8007038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800703c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007040:	1b52      	subs	r2, r2, r5
 8007042:	6122      	str	r2, [r4, #16]
 8007044:	f8cd a000 	str.w	sl, [sp]
 8007048:	464b      	mov	r3, r9
 800704a:	aa03      	add	r2, sp, #12
 800704c:	4621      	mov	r1, r4
 800704e:	4640      	mov	r0, r8
 8007050:	f7ff fee2 	bl	8006e18 <_printf_common>
 8007054:	3001      	adds	r0, #1
 8007056:	d14c      	bne.n	80070f2 <_printf_i+0x1fe>
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	b004      	add	sp, #16
 800705e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007062:	4835      	ldr	r0, [pc, #212]	; (8007138 <_printf_i+0x244>)
 8007064:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007068:	6829      	ldr	r1, [r5, #0]
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007070:	6029      	str	r1, [r5, #0]
 8007072:	061d      	lsls	r5, r3, #24
 8007074:	d514      	bpl.n	80070a0 <_printf_i+0x1ac>
 8007076:	07df      	lsls	r7, r3, #31
 8007078:	bf44      	itt	mi
 800707a:	f043 0320 	orrmi.w	r3, r3, #32
 800707e:	6023      	strmi	r3, [r4, #0]
 8007080:	b91e      	cbnz	r6, 800708a <_printf_i+0x196>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	f023 0320 	bic.w	r3, r3, #32
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	2310      	movs	r3, #16
 800708c:	e7b0      	b.n	8006ff0 <_printf_i+0xfc>
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	f043 0320 	orr.w	r3, r3, #32
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	2378      	movs	r3, #120	; 0x78
 8007098:	4828      	ldr	r0, [pc, #160]	; (800713c <_printf_i+0x248>)
 800709a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800709e:	e7e3      	b.n	8007068 <_printf_i+0x174>
 80070a0:	0659      	lsls	r1, r3, #25
 80070a2:	bf48      	it	mi
 80070a4:	b2b6      	uxthmi	r6, r6
 80070a6:	e7e6      	b.n	8007076 <_printf_i+0x182>
 80070a8:	4615      	mov	r5, r2
 80070aa:	e7bb      	b.n	8007024 <_printf_i+0x130>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	6826      	ldr	r6, [r4, #0]
 80070b0:	6961      	ldr	r1, [r4, #20]
 80070b2:	1d18      	adds	r0, r3, #4
 80070b4:	6028      	str	r0, [r5, #0]
 80070b6:	0635      	lsls	r5, r6, #24
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	d501      	bpl.n	80070c0 <_printf_i+0x1cc>
 80070bc:	6019      	str	r1, [r3, #0]
 80070be:	e002      	b.n	80070c6 <_printf_i+0x1d2>
 80070c0:	0670      	lsls	r0, r6, #25
 80070c2:	d5fb      	bpl.n	80070bc <_printf_i+0x1c8>
 80070c4:	8019      	strh	r1, [r3, #0]
 80070c6:	2300      	movs	r3, #0
 80070c8:	6123      	str	r3, [r4, #16]
 80070ca:	4615      	mov	r5, r2
 80070cc:	e7ba      	b.n	8007044 <_printf_i+0x150>
 80070ce:	682b      	ldr	r3, [r5, #0]
 80070d0:	1d1a      	adds	r2, r3, #4
 80070d2:	602a      	str	r2, [r5, #0]
 80070d4:	681d      	ldr	r5, [r3, #0]
 80070d6:	6862      	ldr	r2, [r4, #4]
 80070d8:	2100      	movs	r1, #0
 80070da:	4628      	mov	r0, r5
 80070dc:	f7f9 f8a0 	bl	8000220 <memchr>
 80070e0:	b108      	cbz	r0, 80070e6 <_printf_i+0x1f2>
 80070e2:	1b40      	subs	r0, r0, r5
 80070e4:	6060      	str	r0, [r4, #4]
 80070e6:	6863      	ldr	r3, [r4, #4]
 80070e8:	6123      	str	r3, [r4, #16]
 80070ea:	2300      	movs	r3, #0
 80070ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070f0:	e7a8      	b.n	8007044 <_printf_i+0x150>
 80070f2:	6923      	ldr	r3, [r4, #16]
 80070f4:	462a      	mov	r2, r5
 80070f6:	4649      	mov	r1, r9
 80070f8:	4640      	mov	r0, r8
 80070fa:	47d0      	blx	sl
 80070fc:	3001      	adds	r0, #1
 80070fe:	d0ab      	beq.n	8007058 <_printf_i+0x164>
 8007100:	6823      	ldr	r3, [r4, #0]
 8007102:	079b      	lsls	r3, r3, #30
 8007104:	d413      	bmi.n	800712e <_printf_i+0x23a>
 8007106:	68e0      	ldr	r0, [r4, #12]
 8007108:	9b03      	ldr	r3, [sp, #12]
 800710a:	4298      	cmp	r0, r3
 800710c:	bfb8      	it	lt
 800710e:	4618      	movlt	r0, r3
 8007110:	e7a4      	b.n	800705c <_printf_i+0x168>
 8007112:	2301      	movs	r3, #1
 8007114:	4632      	mov	r2, r6
 8007116:	4649      	mov	r1, r9
 8007118:	4640      	mov	r0, r8
 800711a:	47d0      	blx	sl
 800711c:	3001      	adds	r0, #1
 800711e:	d09b      	beq.n	8007058 <_printf_i+0x164>
 8007120:	3501      	adds	r5, #1
 8007122:	68e3      	ldr	r3, [r4, #12]
 8007124:	9903      	ldr	r1, [sp, #12]
 8007126:	1a5b      	subs	r3, r3, r1
 8007128:	42ab      	cmp	r3, r5
 800712a:	dcf2      	bgt.n	8007112 <_printf_i+0x21e>
 800712c:	e7eb      	b.n	8007106 <_printf_i+0x212>
 800712e:	2500      	movs	r5, #0
 8007130:	f104 0619 	add.w	r6, r4, #25
 8007134:	e7f5      	b.n	8007122 <_printf_i+0x22e>
 8007136:	bf00      	nop
 8007138:	080081d1 	.word	0x080081d1
 800713c:	080081e2 	.word	0x080081e2

08007140 <__fpclassifyd>:
 8007140:	ec51 0b10 	vmov	r0, r1, d0
 8007144:	b510      	push	{r4, lr}
 8007146:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800714a:	460b      	mov	r3, r1
 800714c:	d019      	beq.n	8007182 <__fpclassifyd+0x42>
 800714e:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8007152:	490e      	ldr	r1, [pc, #56]	; (800718c <__fpclassifyd+0x4c>)
 8007154:	428a      	cmp	r2, r1
 8007156:	d90e      	bls.n	8007176 <__fpclassifyd+0x36>
 8007158:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800715c:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8007160:	428a      	cmp	r2, r1
 8007162:	d908      	bls.n	8007176 <__fpclassifyd+0x36>
 8007164:	4a0a      	ldr	r2, [pc, #40]	; (8007190 <__fpclassifyd+0x50>)
 8007166:	4213      	tst	r3, r2
 8007168:	d007      	beq.n	800717a <__fpclassifyd+0x3a>
 800716a:	4294      	cmp	r4, r2
 800716c:	d107      	bne.n	800717e <__fpclassifyd+0x3e>
 800716e:	fab0 f080 	clz	r0, r0
 8007172:	0940      	lsrs	r0, r0, #5
 8007174:	bd10      	pop	{r4, pc}
 8007176:	2004      	movs	r0, #4
 8007178:	e7fc      	b.n	8007174 <__fpclassifyd+0x34>
 800717a:	2003      	movs	r0, #3
 800717c:	e7fa      	b.n	8007174 <__fpclassifyd+0x34>
 800717e:	2000      	movs	r0, #0
 8007180:	e7f8      	b.n	8007174 <__fpclassifyd+0x34>
 8007182:	2800      	cmp	r0, #0
 8007184:	d1ee      	bne.n	8007164 <__fpclassifyd+0x24>
 8007186:	2002      	movs	r0, #2
 8007188:	e7f4      	b.n	8007174 <__fpclassifyd+0x34>
 800718a:	bf00      	nop
 800718c:	7fdfffff 	.word	0x7fdfffff
 8007190:	7ff00000 	.word	0x7ff00000

08007194 <_sbrk_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	4d06      	ldr	r5, [pc, #24]	; (80071b0 <_sbrk_r+0x1c>)
 8007198:	2300      	movs	r3, #0
 800719a:	4604      	mov	r4, r0
 800719c:	4608      	mov	r0, r1
 800719e:	602b      	str	r3, [r5, #0]
 80071a0:	f7fa f84e 	bl	8001240 <_sbrk>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d102      	bne.n	80071ae <_sbrk_r+0x1a>
 80071a8:	682b      	ldr	r3, [r5, #0]
 80071aa:	b103      	cbz	r3, 80071ae <_sbrk_r+0x1a>
 80071ac:	6023      	str	r3, [r4, #0]
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
 80071b0:	20000800 	.word	0x20000800

080071b4 <memmove>:
 80071b4:	4288      	cmp	r0, r1
 80071b6:	b510      	push	{r4, lr}
 80071b8:	eb01 0402 	add.w	r4, r1, r2
 80071bc:	d902      	bls.n	80071c4 <memmove+0x10>
 80071be:	4284      	cmp	r4, r0
 80071c0:	4623      	mov	r3, r4
 80071c2:	d807      	bhi.n	80071d4 <memmove+0x20>
 80071c4:	1e43      	subs	r3, r0, #1
 80071c6:	42a1      	cmp	r1, r4
 80071c8:	d008      	beq.n	80071dc <memmove+0x28>
 80071ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071d2:	e7f8      	b.n	80071c6 <memmove+0x12>
 80071d4:	4402      	add	r2, r0
 80071d6:	4601      	mov	r1, r0
 80071d8:	428a      	cmp	r2, r1
 80071da:	d100      	bne.n	80071de <memmove+0x2a>
 80071dc:	bd10      	pop	{r4, pc}
 80071de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071e6:	e7f7      	b.n	80071d8 <memmove+0x24>

080071e8 <__malloc_lock>:
 80071e8:	4801      	ldr	r0, [pc, #4]	; (80071f0 <__malloc_lock+0x8>)
 80071ea:	f7ff bbd7 	b.w	800699c <__retarget_lock_acquire_recursive>
 80071ee:	bf00      	nop
 80071f0:	200007f4 	.word	0x200007f4

080071f4 <__malloc_unlock>:
 80071f4:	4801      	ldr	r0, [pc, #4]	; (80071fc <__malloc_unlock+0x8>)
 80071f6:	f7ff bbd2 	b.w	800699e <__retarget_lock_release_recursive>
 80071fa:	bf00      	nop
 80071fc:	200007f4 	.word	0x200007f4

08007200 <_realloc_r>:
 8007200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007204:	4680      	mov	r8, r0
 8007206:	4614      	mov	r4, r2
 8007208:	460e      	mov	r6, r1
 800720a:	b921      	cbnz	r1, 8007216 <_realloc_r+0x16>
 800720c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007210:	4611      	mov	r1, r2
 8007212:	f7ff bc31 	b.w	8006a78 <_malloc_r>
 8007216:	b92a      	cbnz	r2, 8007224 <_realloc_r+0x24>
 8007218:	f7ff fbc2 	bl	80069a0 <_free_r>
 800721c:	4625      	mov	r5, r4
 800721e:	4628      	mov	r0, r5
 8007220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007224:	f000 f81b 	bl	800725e <_malloc_usable_size_r>
 8007228:	4284      	cmp	r4, r0
 800722a:	4607      	mov	r7, r0
 800722c:	d802      	bhi.n	8007234 <_realloc_r+0x34>
 800722e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007232:	d812      	bhi.n	800725a <_realloc_r+0x5a>
 8007234:	4621      	mov	r1, r4
 8007236:	4640      	mov	r0, r8
 8007238:	f7ff fc1e 	bl	8006a78 <_malloc_r>
 800723c:	4605      	mov	r5, r0
 800723e:	2800      	cmp	r0, #0
 8007240:	d0ed      	beq.n	800721e <_realloc_r+0x1e>
 8007242:	42bc      	cmp	r4, r7
 8007244:	4622      	mov	r2, r4
 8007246:	4631      	mov	r1, r6
 8007248:	bf28      	it	cs
 800724a:	463a      	movcs	r2, r7
 800724c:	f7ff fb0c 	bl	8006868 <memcpy>
 8007250:	4631      	mov	r1, r6
 8007252:	4640      	mov	r0, r8
 8007254:	f7ff fba4 	bl	80069a0 <_free_r>
 8007258:	e7e1      	b.n	800721e <_realloc_r+0x1e>
 800725a:	4635      	mov	r5, r6
 800725c:	e7df      	b.n	800721e <_realloc_r+0x1e>

0800725e <_malloc_usable_size_r>:
 800725e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007262:	1f18      	subs	r0, r3, #4
 8007264:	2b00      	cmp	r3, #0
 8007266:	bfbc      	itt	lt
 8007268:	580b      	ldrlt	r3, [r1, r0]
 800726a:	18c0      	addlt	r0, r0, r3
 800726c:	4770      	bx	lr
	...

08007270 <round>:
 8007270:	ec51 0b10 	vmov	r0, r1, d0
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800727a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800727e:	2c13      	cmp	r4, #19
 8007280:	ee10 2a10 	vmov	r2, s0
 8007284:	460b      	mov	r3, r1
 8007286:	dc19      	bgt.n	80072bc <round+0x4c>
 8007288:	2c00      	cmp	r4, #0
 800728a:	da09      	bge.n	80072a0 <round+0x30>
 800728c:	3401      	adds	r4, #1
 800728e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8007292:	d103      	bne.n	800729c <round+0x2c>
 8007294:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007298:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800729c:	2200      	movs	r2, #0
 800729e:	e028      	b.n	80072f2 <round+0x82>
 80072a0:	4d15      	ldr	r5, [pc, #84]	; (80072f8 <round+0x88>)
 80072a2:	4125      	asrs	r5, r4
 80072a4:	ea01 0605 	and.w	r6, r1, r5
 80072a8:	4332      	orrs	r2, r6
 80072aa:	d00e      	beq.n	80072ca <round+0x5a>
 80072ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80072b0:	fa42 f404 	asr.w	r4, r2, r4
 80072b4:	4423      	add	r3, r4
 80072b6:	ea23 0305 	bic.w	r3, r3, r5
 80072ba:	e7ef      	b.n	800729c <round+0x2c>
 80072bc:	2c33      	cmp	r4, #51	; 0x33
 80072be:	dd07      	ble.n	80072d0 <round+0x60>
 80072c0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80072c4:	d101      	bne.n	80072ca <round+0x5a>
 80072c6:	f7f9 f801 	bl	80002cc <__adddf3>
 80072ca:	ec41 0b10 	vmov	d0, r0, r1
 80072ce:	bd70      	pop	{r4, r5, r6, pc}
 80072d0:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80072d4:	f04f 35ff 	mov.w	r5, #4294967295
 80072d8:	40f5      	lsrs	r5, r6
 80072da:	4228      	tst	r0, r5
 80072dc:	d0f5      	beq.n	80072ca <round+0x5a>
 80072de:	2101      	movs	r1, #1
 80072e0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80072e4:	fa01 f404 	lsl.w	r4, r1, r4
 80072e8:	1912      	adds	r2, r2, r4
 80072ea:	bf28      	it	cs
 80072ec:	185b      	addcs	r3, r3, r1
 80072ee:	ea22 0205 	bic.w	r2, r2, r5
 80072f2:	4619      	mov	r1, r3
 80072f4:	4610      	mov	r0, r2
 80072f6:	e7e8      	b.n	80072ca <round+0x5a>
 80072f8:	000fffff 	.word	0x000fffff

080072fc <pow>:
 80072fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072fe:	ed2d 8b02 	vpush	{d8}
 8007302:	eeb0 8a40 	vmov.f32	s16, s0
 8007306:	eef0 8a60 	vmov.f32	s17, s1
 800730a:	ec55 4b11 	vmov	r4, r5, d1
 800730e:	f000 f867 	bl	80073e0 <__ieee754_pow>
 8007312:	4622      	mov	r2, r4
 8007314:	462b      	mov	r3, r5
 8007316:	4620      	mov	r0, r4
 8007318:	4629      	mov	r1, r5
 800731a:	ec57 6b10 	vmov	r6, r7, d0
 800731e:	f7f9 fc25 	bl	8000b6c <__aeabi_dcmpun>
 8007322:	2800      	cmp	r0, #0
 8007324:	d13b      	bne.n	800739e <pow+0xa2>
 8007326:	ec51 0b18 	vmov	r0, r1, d8
 800732a:	2200      	movs	r2, #0
 800732c:	2300      	movs	r3, #0
 800732e:	f7f9 fbeb 	bl	8000b08 <__aeabi_dcmpeq>
 8007332:	b1b8      	cbz	r0, 8007364 <pow+0x68>
 8007334:	2200      	movs	r2, #0
 8007336:	2300      	movs	r3, #0
 8007338:	4620      	mov	r0, r4
 800733a:	4629      	mov	r1, r5
 800733c:	f7f9 fbe4 	bl	8000b08 <__aeabi_dcmpeq>
 8007340:	2800      	cmp	r0, #0
 8007342:	d146      	bne.n	80073d2 <pow+0xd6>
 8007344:	ec45 4b10 	vmov	d0, r4, r5
 8007348:	f000 fe63 	bl	8008012 <finite>
 800734c:	b338      	cbz	r0, 800739e <pow+0xa2>
 800734e:	2200      	movs	r2, #0
 8007350:	2300      	movs	r3, #0
 8007352:	4620      	mov	r0, r4
 8007354:	4629      	mov	r1, r5
 8007356:	f7f9 fbe1 	bl	8000b1c <__aeabi_dcmplt>
 800735a:	b300      	cbz	r0, 800739e <pow+0xa2>
 800735c:	f7ff fa5a 	bl	8006814 <__errno>
 8007360:	2322      	movs	r3, #34	; 0x22
 8007362:	e01b      	b.n	800739c <pow+0xa0>
 8007364:	ec47 6b10 	vmov	d0, r6, r7
 8007368:	f000 fe53 	bl	8008012 <finite>
 800736c:	b9e0      	cbnz	r0, 80073a8 <pow+0xac>
 800736e:	eeb0 0a48 	vmov.f32	s0, s16
 8007372:	eef0 0a68 	vmov.f32	s1, s17
 8007376:	f000 fe4c 	bl	8008012 <finite>
 800737a:	b1a8      	cbz	r0, 80073a8 <pow+0xac>
 800737c:	ec45 4b10 	vmov	d0, r4, r5
 8007380:	f000 fe47 	bl	8008012 <finite>
 8007384:	b180      	cbz	r0, 80073a8 <pow+0xac>
 8007386:	4632      	mov	r2, r6
 8007388:	463b      	mov	r3, r7
 800738a:	4630      	mov	r0, r6
 800738c:	4639      	mov	r1, r7
 800738e:	f7f9 fbed 	bl	8000b6c <__aeabi_dcmpun>
 8007392:	2800      	cmp	r0, #0
 8007394:	d0e2      	beq.n	800735c <pow+0x60>
 8007396:	f7ff fa3d 	bl	8006814 <__errno>
 800739a:	2321      	movs	r3, #33	; 0x21
 800739c:	6003      	str	r3, [r0, #0]
 800739e:	ecbd 8b02 	vpop	{d8}
 80073a2:	ec47 6b10 	vmov	d0, r6, r7
 80073a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073a8:	2200      	movs	r2, #0
 80073aa:	2300      	movs	r3, #0
 80073ac:	4630      	mov	r0, r6
 80073ae:	4639      	mov	r1, r7
 80073b0:	f7f9 fbaa 	bl	8000b08 <__aeabi_dcmpeq>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d0f2      	beq.n	800739e <pow+0xa2>
 80073b8:	eeb0 0a48 	vmov.f32	s0, s16
 80073bc:	eef0 0a68 	vmov.f32	s1, s17
 80073c0:	f000 fe27 	bl	8008012 <finite>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	d0ea      	beq.n	800739e <pow+0xa2>
 80073c8:	ec45 4b10 	vmov	d0, r4, r5
 80073cc:	f000 fe21 	bl	8008012 <finite>
 80073d0:	e7c3      	b.n	800735a <pow+0x5e>
 80073d2:	4f01      	ldr	r7, [pc, #4]	; (80073d8 <pow+0xdc>)
 80073d4:	2600      	movs	r6, #0
 80073d6:	e7e2      	b.n	800739e <pow+0xa2>
 80073d8:	3ff00000 	.word	0x3ff00000
 80073dc:	00000000 	.word	0x00000000

080073e0 <__ieee754_pow>:
 80073e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	ed2d 8b06 	vpush	{d8-d10}
 80073e8:	b089      	sub	sp, #36	; 0x24
 80073ea:	ed8d 1b00 	vstr	d1, [sp]
 80073ee:	e9dd 2900 	ldrd	r2, r9, [sp]
 80073f2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80073f6:	ea58 0102 	orrs.w	r1, r8, r2
 80073fa:	ec57 6b10 	vmov	r6, r7, d0
 80073fe:	d115      	bne.n	800742c <__ieee754_pow+0x4c>
 8007400:	19b3      	adds	r3, r6, r6
 8007402:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007406:	4152      	adcs	r2, r2
 8007408:	4299      	cmp	r1, r3
 800740a:	4b89      	ldr	r3, [pc, #548]	; (8007630 <__ieee754_pow+0x250>)
 800740c:	4193      	sbcs	r3, r2
 800740e:	f080 84d2 	bcs.w	8007db6 <__ieee754_pow+0x9d6>
 8007412:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007416:	4630      	mov	r0, r6
 8007418:	4639      	mov	r1, r7
 800741a:	f7f8 ff57 	bl	80002cc <__adddf3>
 800741e:	ec41 0b10 	vmov	d0, r0, r1
 8007422:	b009      	add	sp, #36	; 0x24
 8007424:	ecbd 8b06 	vpop	{d8-d10}
 8007428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800742c:	4b81      	ldr	r3, [pc, #516]	; (8007634 <__ieee754_pow+0x254>)
 800742e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007432:	429c      	cmp	r4, r3
 8007434:	ee10 aa10 	vmov	sl, s0
 8007438:	463d      	mov	r5, r7
 800743a:	dc06      	bgt.n	800744a <__ieee754_pow+0x6a>
 800743c:	d101      	bne.n	8007442 <__ieee754_pow+0x62>
 800743e:	2e00      	cmp	r6, #0
 8007440:	d1e7      	bne.n	8007412 <__ieee754_pow+0x32>
 8007442:	4598      	cmp	r8, r3
 8007444:	dc01      	bgt.n	800744a <__ieee754_pow+0x6a>
 8007446:	d10f      	bne.n	8007468 <__ieee754_pow+0x88>
 8007448:	b172      	cbz	r2, 8007468 <__ieee754_pow+0x88>
 800744a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800744e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007452:	ea55 050a 	orrs.w	r5, r5, sl
 8007456:	d1dc      	bne.n	8007412 <__ieee754_pow+0x32>
 8007458:	e9dd 3200 	ldrd	r3, r2, [sp]
 800745c:	18db      	adds	r3, r3, r3
 800745e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007462:	4152      	adcs	r2, r2
 8007464:	429d      	cmp	r5, r3
 8007466:	e7d0      	b.n	800740a <__ieee754_pow+0x2a>
 8007468:	2d00      	cmp	r5, #0
 800746a:	da3b      	bge.n	80074e4 <__ieee754_pow+0x104>
 800746c:	4b72      	ldr	r3, [pc, #456]	; (8007638 <__ieee754_pow+0x258>)
 800746e:	4598      	cmp	r8, r3
 8007470:	dc51      	bgt.n	8007516 <__ieee754_pow+0x136>
 8007472:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007476:	4598      	cmp	r8, r3
 8007478:	f340 84ac 	ble.w	8007dd4 <__ieee754_pow+0x9f4>
 800747c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007480:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007484:	2b14      	cmp	r3, #20
 8007486:	dd0f      	ble.n	80074a8 <__ieee754_pow+0xc8>
 8007488:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800748c:	fa22 f103 	lsr.w	r1, r2, r3
 8007490:	fa01 f303 	lsl.w	r3, r1, r3
 8007494:	4293      	cmp	r3, r2
 8007496:	f040 849d 	bne.w	8007dd4 <__ieee754_pow+0x9f4>
 800749a:	f001 0101 	and.w	r1, r1, #1
 800749e:	f1c1 0302 	rsb	r3, r1, #2
 80074a2:	9304      	str	r3, [sp, #16]
 80074a4:	b182      	cbz	r2, 80074c8 <__ieee754_pow+0xe8>
 80074a6:	e05f      	b.n	8007568 <__ieee754_pow+0x188>
 80074a8:	2a00      	cmp	r2, #0
 80074aa:	d15b      	bne.n	8007564 <__ieee754_pow+0x184>
 80074ac:	f1c3 0314 	rsb	r3, r3, #20
 80074b0:	fa48 f103 	asr.w	r1, r8, r3
 80074b4:	fa01 f303 	lsl.w	r3, r1, r3
 80074b8:	4543      	cmp	r3, r8
 80074ba:	f040 8488 	bne.w	8007dce <__ieee754_pow+0x9ee>
 80074be:	f001 0101 	and.w	r1, r1, #1
 80074c2:	f1c1 0302 	rsb	r3, r1, #2
 80074c6:	9304      	str	r3, [sp, #16]
 80074c8:	4b5c      	ldr	r3, [pc, #368]	; (800763c <__ieee754_pow+0x25c>)
 80074ca:	4598      	cmp	r8, r3
 80074cc:	d132      	bne.n	8007534 <__ieee754_pow+0x154>
 80074ce:	f1b9 0f00 	cmp.w	r9, #0
 80074d2:	f280 8478 	bge.w	8007dc6 <__ieee754_pow+0x9e6>
 80074d6:	4959      	ldr	r1, [pc, #356]	; (800763c <__ieee754_pow+0x25c>)
 80074d8:	4632      	mov	r2, r6
 80074da:	463b      	mov	r3, r7
 80074dc:	2000      	movs	r0, #0
 80074de:	f7f9 f9d5 	bl	800088c <__aeabi_ddiv>
 80074e2:	e79c      	b.n	800741e <__ieee754_pow+0x3e>
 80074e4:	2300      	movs	r3, #0
 80074e6:	9304      	str	r3, [sp, #16]
 80074e8:	2a00      	cmp	r2, #0
 80074ea:	d13d      	bne.n	8007568 <__ieee754_pow+0x188>
 80074ec:	4b51      	ldr	r3, [pc, #324]	; (8007634 <__ieee754_pow+0x254>)
 80074ee:	4598      	cmp	r8, r3
 80074f0:	d1ea      	bne.n	80074c8 <__ieee754_pow+0xe8>
 80074f2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80074f6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80074fa:	ea53 030a 	orrs.w	r3, r3, sl
 80074fe:	f000 845a 	beq.w	8007db6 <__ieee754_pow+0x9d6>
 8007502:	4b4f      	ldr	r3, [pc, #316]	; (8007640 <__ieee754_pow+0x260>)
 8007504:	429c      	cmp	r4, r3
 8007506:	dd08      	ble.n	800751a <__ieee754_pow+0x13a>
 8007508:	f1b9 0f00 	cmp.w	r9, #0
 800750c:	f2c0 8457 	blt.w	8007dbe <__ieee754_pow+0x9de>
 8007510:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007514:	e783      	b.n	800741e <__ieee754_pow+0x3e>
 8007516:	2302      	movs	r3, #2
 8007518:	e7e5      	b.n	80074e6 <__ieee754_pow+0x106>
 800751a:	f1b9 0f00 	cmp.w	r9, #0
 800751e:	f04f 0000 	mov.w	r0, #0
 8007522:	f04f 0100 	mov.w	r1, #0
 8007526:	f6bf af7a 	bge.w	800741e <__ieee754_pow+0x3e>
 800752a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800752e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007532:	e774      	b.n	800741e <__ieee754_pow+0x3e>
 8007534:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007538:	d106      	bne.n	8007548 <__ieee754_pow+0x168>
 800753a:	4632      	mov	r2, r6
 800753c:	463b      	mov	r3, r7
 800753e:	4630      	mov	r0, r6
 8007540:	4639      	mov	r1, r7
 8007542:	f7f9 f879 	bl	8000638 <__aeabi_dmul>
 8007546:	e76a      	b.n	800741e <__ieee754_pow+0x3e>
 8007548:	4b3e      	ldr	r3, [pc, #248]	; (8007644 <__ieee754_pow+0x264>)
 800754a:	4599      	cmp	r9, r3
 800754c:	d10c      	bne.n	8007568 <__ieee754_pow+0x188>
 800754e:	2d00      	cmp	r5, #0
 8007550:	db0a      	blt.n	8007568 <__ieee754_pow+0x188>
 8007552:	ec47 6b10 	vmov	d0, r6, r7
 8007556:	b009      	add	sp, #36	; 0x24
 8007558:	ecbd 8b06 	vpop	{d8-d10}
 800755c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007560:	f000 bc6c 	b.w	8007e3c <__ieee754_sqrt>
 8007564:	2300      	movs	r3, #0
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	ec47 6b10 	vmov	d0, r6, r7
 800756c:	f000 fd48 	bl	8008000 <fabs>
 8007570:	ec51 0b10 	vmov	r0, r1, d0
 8007574:	f1ba 0f00 	cmp.w	sl, #0
 8007578:	d129      	bne.n	80075ce <__ieee754_pow+0x1ee>
 800757a:	b124      	cbz	r4, 8007586 <__ieee754_pow+0x1a6>
 800757c:	4b2f      	ldr	r3, [pc, #188]	; (800763c <__ieee754_pow+0x25c>)
 800757e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007582:	429a      	cmp	r2, r3
 8007584:	d123      	bne.n	80075ce <__ieee754_pow+0x1ee>
 8007586:	f1b9 0f00 	cmp.w	r9, #0
 800758a:	da05      	bge.n	8007598 <__ieee754_pow+0x1b8>
 800758c:	4602      	mov	r2, r0
 800758e:	460b      	mov	r3, r1
 8007590:	2000      	movs	r0, #0
 8007592:	492a      	ldr	r1, [pc, #168]	; (800763c <__ieee754_pow+0x25c>)
 8007594:	f7f9 f97a 	bl	800088c <__aeabi_ddiv>
 8007598:	2d00      	cmp	r5, #0
 800759a:	f6bf af40 	bge.w	800741e <__ieee754_pow+0x3e>
 800759e:	9b04      	ldr	r3, [sp, #16]
 80075a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80075a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80075a8:	4323      	orrs	r3, r4
 80075aa:	d108      	bne.n	80075be <__ieee754_pow+0x1de>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4610      	mov	r0, r2
 80075b2:	4619      	mov	r1, r3
 80075b4:	f7f8 fe88 	bl	80002c8 <__aeabi_dsub>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	e78f      	b.n	80074de <__ieee754_pow+0xfe>
 80075be:	9b04      	ldr	r3, [sp, #16]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	f47f af2c 	bne.w	800741e <__ieee754_pow+0x3e>
 80075c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075ca:	4619      	mov	r1, r3
 80075cc:	e727      	b.n	800741e <__ieee754_pow+0x3e>
 80075ce:	0feb      	lsrs	r3, r5, #31
 80075d0:	3b01      	subs	r3, #1
 80075d2:	9306      	str	r3, [sp, #24]
 80075d4:	9a06      	ldr	r2, [sp, #24]
 80075d6:	9b04      	ldr	r3, [sp, #16]
 80075d8:	4313      	orrs	r3, r2
 80075da:	d102      	bne.n	80075e2 <__ieee754_pow+0x202>
 80075dc:	4632      	mov	r2, r6
 80075de:	463b      	mov	r3, r7
 80075e0:	e7e6      	b.n	80075b0 <__ieee754_pow+0x1d0>
 80075e2:	4b19      	ldr	r3, [pc, #100]	; (8007648 <__ieee754_pow+0x268>)
 80075e4:	4598      	cmp	r8, r3
 80075e6:	f340 80fb 	ble.w	80077e0 <__ieee754_pow+0x400>
 80075ea:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80075ee:	4598      	cmp	r8, r3
 80075f0:	4b13      	ldr	r3, [pc, #76]	; (8007640 <__ieee754_pow+0x260>)
 80075f2:	dd0c      	ble.n	800760e <__ieee754_pow+0x22e>
 80075f4:	429c      	cmp	r4, r3
 80075f6:	dc0f      	bgt.n	8007618 <__ieee754_pow+0x238>
 80075f8:	f1b9 0f00 	cmp.w	r9, #0
 80075fc:	da0f      	bge.n	800761e <__ieee754_pow+0x23e>
 80075fe:	2000      	movs	r0, #0
 8007600:	b009      	add	sp, #36	; 0x24
 8007602:	ecbd 8b06 	vpop	{d8-d10}
 8007606:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	f000 bcf0 	b.w	8007fee <__math_oflow>
 800760e:	429c      	cmp	r4, r3
 8007610:	dbf2      	blt.n	80075f8 <__ieee754_pow+0x218>
 8007612:	4b0a      	ldr	r3, [pc, #40]	; (800763c <__ieee754_pow+0x25c>)
 8007614:	429c      	cmp	r4, r3
 8007616:	dd19      	ble.n	800764c <__ieee754_pow+0x26c>
 8007618:	f1b9 0f00 	cmp.w	r9, #0
 800761c:	dcef      	bgt.n	80075fe <__ieee754_pow+0x21e>
 800761e:	2000      	movs	r0, #0
 8007620:	b009      	add	sp, #36	; 0x24
 8007622:	ecbd 8b06 	vpop	{d8-d10}
 8007626:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762a:	f000 bcd7 	b.w	8007fdc <__math_uflow>
 800762e:	bf00      	nop
 8007630:	fff00000 	.word	0xfff00000
 8007634:	7ff00000 	.word	0x7ff00000
 8007638:	433fffff 	.word	0x433fffff
 800763c:	3ff00000 	.word	0x3ff00000
 8007640:	3fefffff 	.word	0x3fefffff
 8007644:	3fe00000 	.word	0x3fe00000
 8007648:	41e00000 	.word	0x41e00000
 800764c:	4b60      	ldr	r3, [pc, #384]	; (80077d0 <__ieee754_pow+0x3f0>)
 800764e:	2200      	movs	r2, #0
 8007650:	f7f8 fe3a 	bl	80002c8 <__aeabi_dsub>
 8007654:	a354      	add	r3, pc, #336	; (adr r3, 80077a8 <__ieee754_pow+0x3c8>)
 8007656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765a:	4604      	mov	r4, r0
 800765c:	460d      	mov	r5, r1
 800765e:	f7f8 ffeb 	bl	8000638 <__aeabi_dmul>
 8007662:	a353      	add	r3, pc, #332	; (adr r3, 80077b0 <__ieee754_pow+0x3d0>)
 8007664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007668:	4606      	mov	r6, r0
 800766a:	460f      	mov	r7, r1
 800766c:	4620      	mov	r0, r4
 800766e:	4629      	mov	r1, r5
 8007670:	f7f8 ffe2 	bl	8000638 <__aeabi_dmul>
 8007674:	4b57      	ldr	r3, [pc, #348]	; (80077d4 <__ieee754_pow+0x3f4>)
 8007676:	4682      	mov	sl, r0
 8007678:	468b      	mov	fp, r1
 800767a:	2200      	movs	r2, #0
 800767c:	4620      	mov	r0, r4
 800767e:	4629      	mov	r1, r5
 8007680:	f7f8 ffda 	bl	8000638 <__aeabi_dmul>
 8007684:	4602      	mov	r2, r0
 8007686:	460b      	mov	r3, r1
 8007688:	a14b      	add	r1, pc, #300	; (adr r1, 80077b8 <__ieee754_pow+0x3d8>)
 800768a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800768e:	f7f8 fe1b 	bl	80002c8 <__aeabi_dsub>
 8007692:	4622      	mov	r2, r4
 8007694:	462b      	mov	r3, r5
 8007696:	f7f8 ffcf 	bl	8000638 <__aeabi_dmul>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	2000      	movs	r0, #0
 80076a0:	494d      	ldr	r1, [pc, #308]	; (80077d8 <__ieee754_pow+0x3f8>)
 80076a2:	f7f8 fe11 	bl	80002c8 <__aeabi_dsub>
 80076a6:	4622      	mov	r2, r4
 80076a8:	4680      	mov	r8, r0
 80076aa:	4689      	mov	r9, r1
 80076ac:	462b      	mov	r3, r5
 80076ae:	4620      	mov	r0, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	f7f8 ffc1 	bl	8000638 <__aeabi_dmul>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4640      	mov	r0, r8
 80076bc:	4649      	mov	r1, r9
 80076be:	f7f8 ffbb 	bl	8000638 <__aeabi_dmul>
 80076c2:	a33f      	add	r3, pc, #252	; (adr r3, 80077c0 <__ieee754_pow+0x3e0>)
 80076c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c8:	f7f8 ffb6 	bl	8000638 <__aeabi_dmul>
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	4650      	mov	r0, sl
 80076d2:	4659      	mov	r1, fp
 80076d4:	f7f8 fdf8 	bl	80002c8 <__aeabi_dsub>
 80076d8:	4602      	mov	r2, r0
 80076da:	460b      	mov	r3, r1
 80076dc:	4680      	mov	r8, r0
 80076de:	4689      	mov	r9, r1
 80076e0:	4630      	mov	r0, r6
 80076e2:	4639      	mov	r1, r7
 80076e4:	f7f8 fdf2 	bl	80002cc <__adddf3>
 80076e8:	2000      	movs	r0, #0
 80076ea:	4632      	mov	r2, r6
 80076ec:	463b      	mov	r3, r7
 80076ee:	4604      	mov	r4, r0
 80076f0:	460d      	mov	r5, r1
 80076f2:	f7f8 fde9 	bl	80002c8 <__aeabi_dsub>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4640      	mov	r0, r8
 80076fc:	4649      	mov	r1, r9
 80076fe:	f7f8 fde3 	bl	80002c8 <__aeabi_dsub>
 8007702:	9b04      	ldr	r3, [sp, #16]
 8007704:	9a06      	ldr	r2, [sp, #24]
 8007706:	3b01      	subs	r3, #1
 8007708:	4313      	orrs	r3, r2
 800770a:	4682      	mov	sl, r0
 800770c:	468b      	mov	fp, r1
 800770e:	f040 81e7 	bne.w	8007ae0 <__ieee754_pow+0x700>
 8007712:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80077c8 <__ieee754_pow+0x3e8>
 8007716:	eeb0 8a47 	vmov.f32	s16, s14
 800771a:	eef0 8a67 	vmov.f32	s17, s15
 800771e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007722:	2600      	movs	r6, #0
 8007724:	4632      	mov	r2, r6
 8007726:	463b      	mov	r3, r7
 8007728:	e9dd 0100 	ldrd	r0, r1, [sp]
 800772c:	f7f8 fdcc 	bl	80002c8 <__aeabi_dsub>
 8007730:	4622      	mov	r2, r4
 8007732:	462b      	mov	r3, r5
 8007734:	f7f8 ff80 	bl	8000638 <__aeabi_dmul>
 8007738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800773c:	4680      	mov	r8, r0
 800773e:	4689      	mov	r9, r1
 8007740:	4650      	mov	r0, sl
 8007742:	4659      	mov	r1, fp
 8007744:	f7f8 ff78 	bl	8000638 <__aeabi_dmul>
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	4640      	mov	r0, r8
 800774e:	4649      	mov	r1, r9
 8007750:	f7f8 fdbc 	bl	80002cc <__adddf3>
 8007754:	4632      	mov	r2, r6
 8007756:	463b      	mov	r3, r7
 8007758:	4680      	mov	r8, r0
 800775a:	4689      	mov	r9, r1
 800775c:	4620      	mov	r0, r4
 800775e:	4629      	mov	r1, r5
 8007760:	f7f8 ff6a 	bl	8000638 <__aeabi_dmul>
 8007764:	460b      	mov	r3, r1
 8007766:	4604      	mov	r4, r0
 8007768:	460d      	mov	r5, r1
 800776a:	4602      	mov	r2, r0
 800776c:	4649      	mov	r1, r9
 800776e:	4640      	mov	r0, r8
 8007770:	f7f8 fdac 	bl	80002cc <__adddf3>
 8007774:	4b19      	ldr	r3, [pc, #100]	; (80077dc <__ieee754_pow+0x3fc>)
 8007776:	4299      	cmp	r1, r3
 8007778:	ec45 4b19 	vmov	d9, r4, r5
 800777c:	4606      	mov	r6, r0
 800777e:	460f      	mov	r7, r1
 8007780:	468b      	mov	fp, r1
 8007782:	f340 82f1 	ble.w	8007d68 <__ieee754_pow+0x988>
 8007786:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800778a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800778e:	4303      	orrs	r3, r0
 8007790:	f000 81e4 	beq.w	8007b5c <__ieee754_pow+0x77c>
 8007794:	ec51 0b18 	vmov	r0, r1, d8
 8007798:	2200      	movs	r2, #0
 800779a:	2300      	movs	r3, #0
 800779c:	f7f9 f9be 	bl	8000b1c <__aeabi_dcmplt>
 80077a0:	3800      	subs	r0, #0
 80077a2:	bf18      	it	ne
 80077a4:	2001      	movne	r0, #1
 80077a6:	e72b      	b.n	8007600 <__ieee754_pow+0x220>
 80077a8:	60000000 	.word	0x60000000
 80077ac:	3ff71547 	.word	0x3ff71547
 80077b0:	f85ddf44 	.word	0xf85ddf44
 80077b4:	3e54ae0b 	.word	0x3e54ae0b
 80077b8:	55555555 	.word	0x55555555
 80077bc:	3fd55555 	.word	0x3fd55555
 80077c0:	652b82fe 	.word	0x652b82fe
 80077c4:	3ff71547 	.word	0x3ff71547
 80077c8:	00000000 	.word	0x00000000
 80077cc:	bff00000 	.word	0xbff00000
 80077d0:	3ff00000 	.word	0x3ff00000
 80077d4:	3fd00000 	.word	0x3fd00000
 80077d8:	3fe00000 	.word	0x3fe00000
 80077dc:	408fffff 	.word	0x408fffff
 80077e0:	4bd5      	ldr	r3, [pc, #852]	; (8007b38 <__ieee754_pow+0x758>)
 80077e2:	402b      	ands	r3, r5
 80077e4:	2200      	movs	r2, #0
 80077e6:	b92b      	cbnz	r3, 80077f4 <__ieee754_pow+0x414>
 80077e8:	4bd4      	ldr	r3, [pc, #848]	; (8007b3c <__ieee754_pow+0x75c>)
 80077ea:	f7f8 ff25 	bl	8000638 <__aeabi_dmul>
 80077ee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80077f2:	460c      	mov	r4, r1
 80077f4:	1523      	asrs	r3, r4, #20
 80077f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80077fa:	4413      	add	r3, r2
 80077fc:	9305      	str	r3, [sp, #20]
 80077fe:	4bd0      	ldr	r3, [pc, #832]	; (8007b40 <__ieee754_pow+0x760>)
 8007800:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007804:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007808:	429c      	cmp	r4, r3
 800780a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800780e:	dd08      	ble.n	8007822 <__ieee754_pow+0x442>
 8007810:	4bcc      	ldr	r3, [pc, #816]	; (8007b44 <__ieee754_pow+0x764>)
 8007812:	429c      	cmp	r4, r3
 8007814:	f340 8162 	ble.w	8007adc <__ieee754_pow+0x6fc>
 8007818:	9b05      	ldr	r3, [sp, #20]
 800781a:	3301      	adds	r3, #1
 800781c:	9305      	str	r3, [sp, #20]
 800781e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007822:	2400      	movs	r4, #0
 8007824:	00e3      	lsls	r3, r4, #3
 8007826:	9307      	str	r3, [sp, #28]
 8007828:	4bc7      	ldr	r3, [pc, #796]	; (8007b48 <__ieee754_pow+0x768>)
 800782a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800782e:	ed93 7b00 	vldr	d7, [r3]
 8007832:	4629      	mov	r1, r5
 8007834:	ec53 2b17 	vmov	r2, r3, d7
 8007838:	eeb0 9a47 	vmov.f32	s18, s14
 800783c:	eef0 9a67 	vmov.f32	s19, s15
 8007840:	4682      	mov	sl, r0
 8007842:	f7f8 fd41 	bl	80002c8 <__aeabi_dsub>
 8007846:	4652      	mov	r2, sl
 8007848:	4606      	mov	r6, r0
 800784a:	460f      	mov	r7, r1
 800784c:	462b      	mov	r3, r5
 800784e:	ec51 0b19 	vmov	r0, r1, d9
 8007852:	f7f8 fd3b 	bl	80002cc <__adddf3>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	2000      	movs	r0, #0
 800785c:	49bb      	ldr	r1, [pc, #748]	; (8007b4c <__ieee754_pow+0x76c>)
 800785e:	f7f9 f815 	bl	800088c <__aeabi_ddiv>
 8007862:	ec41 0b1a 	vmov	d10, r0, r1
 8007866:	4602      	mov	r2, r0
 8007868:	460b      	mov	r3, r1
 800786a:	4630      	mov	r0, r6
 800786c:	4639      	mov	r1, r7
 800786e:	f7f8 fee3 	bl	8000638 <__aeabi_dmul>
 8007872:	2300      	movs	r3, #0
 8007874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007878:	9302      	str	r3, [sp, #8]
 800787a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800787e:	46ab      	mov	fp, r5
 8007880:	106d      	asrs	r5, r5, #1
 8007882:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007886:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800788a:	ec41 0b18 	vmov	d8, r0, r1
 800788e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007892:	2200      	movs	r2, #0
 8007894:	4640      	mov	r0, r8
 8007896:	4649      	mov	r1, r9
 8007898:	4614      	mov	r4, r2
 800789a:	461d      	mov	r5, r3
 800789c:	f7f8 fecc 	bl	8000638 <__aeabi_dmul>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4630      	mov	r0, r6
 80078a6:	4639      	mov	r1, r7
 80078a8:	f7f8 fd0e 	bl	80002c8 <__aeabi_dsub>
 80078ac:	ec53 2b19 	vmov	r2, r3, d9
 80078b0:	4606      	mov	r6, r0
 80078b2:	460f      	mov	r7, r1
 80078b4:	4620      	mov	r0, r4
 80078b6:	4629      	mov	r1, r5
 80078b8:	f7f8 fd06 	bl	80002c8 <__aeabi_dsub>
 80078bc:	4602      	mov	r2, r0
 80078be:	460b      	mov	r3, r1
 80078c0:	4650      	mov	r0, sl
 80078c2:	4659      	mov	r1, fp
 80078c4:	f7f8 fd00 	bl	80002c8 <__aeabi_dsub>
 80078c8:	4642      	mov	r2, r8
 80078ca:	464b      	mov	r3, r9
 80078cc:	f7f8 feb4 	bl	8000638 <__aeabi_dmul>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4630      	mov	r0, r6
 80078d6:	4639      	mov	r1, r7
 80078d8:	f7f8 fcf6 	bl	80002c8 <__aeabi_dsub>
 80078dc:	ec53 2b1a 	vmov	r2, r3, d10
 80078e0:	f7f8 feaa 	bl	8000638 <__aeabi_dmul>
 80078e4:	ec53 2b18 	vmov	r2, r3, d8
 80078e8:	ec41 0b19 	vmov	d9, r0, r1
 80078ec:	ec51 0b18 	vmov	r0, r1, d8
 80078f0:	f7f8 fea2 	bl	8000638 <__aeabi_dmul>
 80078f4:	a37c      	add	r3, pc, #496	; (adr r3, 8007ae8 <__ieee754_pow+0x708>)
 80078f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fa:	4604      	mov	r4, r0
 80078fc:	460d      	mov	r5, r1
 80078fe:	f7f8 fe9b 	bl	8000638 <__aeabi_dmul>
 8007902:	a37b      	add	r3, pc, #492	; (adr r3, 8007af0 <__ieee754_pow+0x710>)
 8007904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007908:	f7f8 fce0 	bl	80002cc <__adddf3>
 800790c:	4622      	mov	r2, r4
 800790e:	462b      	mov	r3, r5
 8007910:	f7f8 fe92 	bl	8000638 <__aeabi_dmul>
 8007914:	a378      	add	r3, pc, #480	; (adr r3, 8007af8 <__ieee754_pow+0x718>)
 8007916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791a:	f7f8 fcd7 	bl	80002cc <__adddf3>
 800791e:	4622      	mov	r2, r4
 8007920:	462b      	mov	r3, r5
 8007922:	f7f8 fe89 	bl	8000638 <__aeabi_dmul>
 8007926:	a376      	add	r3, pc, #472	; (adr r3, 8007b00 <__ieee754_pow+0x720>)
 8007928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792c:	f7f8 fcce 	bl	80002cc <__adddf3>
 8007930:	4622      	mov	r2, r4
 8007932:	462b      	mov	r3, r5
 8007934:	f7f8 fe80 	bl	8000638 <__aeabi_dmul>
 8007938:	a373      	add	r3, pc, #460	; (adr r3, 8007b08 <__ieee754_pow+0x728>)
 800793a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793e:	f7f8 fcc5 	bl	80002cc <__adddf3>
 8007942:	4622      	mov	r2, r4
 8007944:	462b      	mov	r3, r5
 8007946:	f7f8 fe77 	bl	8000638 <__aeabi_dmul>
 800794a:	a371      	add	r3, pc, #452	; (adr r3, 8007b10 <__ieee754_pow+0x730>)
 800794c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007950:	f7f8 fcbc 	bl	80002cc <__adddf3>
 8007954:	4622      	mov	r2, r4
 8007956:	4606      	mov	r6, r0
 8007958:	460f      	mov	r7, r1
 800795a:	462b      	mov	r3, r5
 800795c:	4620      	mov	r0, r4
 800795e:	4629      	mov	r1, r5
 8007960:	f7f8 fe6a 	bl	8000638 <__aeabi_dmul>
 8007964:	4602      	mov	r2, r0
 8007966:	460b      	mov	r3, r1
 8007968:	4630      	mov	r0, r6
 800796a:	4639      	mov	r1, r7
 800796c:	f7f8 fe64 	bl	8000638 <__aeabi_dmul>
 8007970:	4642      	mov	r2, r8
 8007972:	4604      	mov	r4, r0
 8007974:	460d      	mov	r5, r1
 8007976:	464b      	mov	r3, r9
 8007978:	ec51 0b18 	vmov	r0, r1, d8
 800797c:	f7f8 fca6 	bl	80002cc <__adddf3>
 8007980:	ec53 2b19 	vmov	r2, r3, d9
 8007984:	f7f8 fe58 	bl	8000638 <__aeabi_dmul>
 8007988:	4622      	mov	r2, r4
 800798a:	462b      	mov	r3, r5
 800798c:	f7f8 fc9e 	bl	80002cc <__adddf3>
 8007990:	4642      	mov	r2, r8
 8007992:	4682      	mov	sl, r0
 8007994:	468b      	mov	fp, r1
 8007996:	464b      	mov	r3, r9
 8007998:	4640      	mov	r0, r8
 800799a:	4649      	mov	r1, r9
 800799c:	f7f8 fe4c 	bl	8000638 <__aeabi_dmul>
 80079a0:	4b6b      	ldr	r3, [pc, #428]	; (8007b50 <__ieee754_pow+0x770>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	4606      	mov	r6, r0
 80079a6:	460f      	mov	r7, r1
 80079a8:	f7f8 fc90 	bl	80002cc <__adddf3>
 80079ac:	4652      	mov	r2, sl
 80079ae:	465b      	mov	r3, fp
 80079b0:	f7f8 fc8c 	bl	80002cc <__adddf3>
 80079b4:	2000      	movs	r0, #0
 80079b6:	4604      	mov	r4, r0
 80079b8:	460d      	mov	r5, r1
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	4640      	mov	r0, r8
 80079c0:	4649      	mov	r1, r9
 80079c2:	f7f8 fe39 	bl	8000638 <__aeabi_dmul>
 80079c6:	4b62      	ldr	r3, [pc, #392]	; (8007b50 <__ieee754_pow+0x770>)
 80079c8:	4680      	mov	r8, r0
 80079ca:	4689      	mov	r9, r1
 80079cc:	2200      	movs	r2, #0
 80079ce:	4620      	mov	r0, r4
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7f8 fc79 	bl	80002c8 <__aeabi_dsub>
 80079d6:	4632      	mov	r2, r6
 80079d8:	463b      	mov	r3, r7
 80079da:	f7f8 fc75 	bl	80002c8 <__aeabi_dsub>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4650      	mov	r0, sl
 80079e4:	4659      	mov	r1, fp
 80079e6:	f7f8 fc6f 	bl	80002c8 <__aeabi_dsub>
 80079ea:	ec53 2b18 	vmov	r2, r3, d8
 80079ee:	f7f8 fe23 	bl	8000638 <__aeabi_dmul>
 80079f2:	4622      	mov	r2, r4
 80079f4:	4606      	mov	r6, r0
 80079f6:	460f      	mov	r7, r1
 80079f8:	462b      	mov	r3, r5
 80079fa:	ec51 0b19 	vmov	r0, r1, d9
 80079fe:	f7f8 fe1b 	bl	8000638 <__aeabi_dmul>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	4630      	mov	r0, r6
 8007a08:	4639      	mov	r1, r7
 8007a0a:	f7f8 fc5f 	bl	80002cc <__adddf3>
 8007a0e:	4606      	mov	r6, r0
 8007a10:	460f      	mov	r7, r1
 8007a12:	4602      	mov	r2, r0
 8007a14:	460b      	mov	r3, r1
 8007a16:	4640      	mov	r0, r8
 8007a18:	4649      	mov	r1, r9
 8007a1a:	f7f8 fc57 	bl	80002cc <__adddf3>
 8007a1e:	a33e      	add	r3, pc, #248	; (adr r3, 8007b18 <__ieee754_pow+0x738>)
 8007a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a24:	2000      	movs	r0, #0
 8007a26:	4604      	mov	r4, r0
 8007a28:	460d      	mov	r5, r1
 8007a2a:	f7f8 fe05 	bl	8000638 <__aeabi_dmul>
 8007a2e:	4642      	mov	r2, r8
 8007a30:	ec41 0b18 	vmov	d8, r0, r1
 8007a34:	464b      	mov	r3, r9
 8007a36:	4620      	mov	r0, r4
 8007a38:	4629      	mov	r1, r5
 8007a3a:	f7f8 fc45 	bl	80002c8 <__aeabi_dsub>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	4630      	mov	r0, r6
 8007a44:	4639      	mov	r1, r7
 8007a46:	f7f8 fc3f 	bl	80002c8 <__aeabi_dsub>
 8007a4a:	a335      	add	r3, pc, #212	; (adr r3, 8007b20 <__ieee754_pow+0x740>)
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	f7f8 fdf2 	bl	8000638 <__aeabi_dmul>
 8007a54:	a334      	add	r3, pc, #208	; (adr r3, 8007b28 <__ieee754_pow+0x748>)
 8007a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	460f      	mov	r7, r1
 8007a5e:	4620      	mov	r0, r4
 8007a60:	4629      	mov	r1, r5
 8007a62:	f7f8 fde9 	bl	8000638 <__aeabi_dmul>
 8007a66:	4602      	mov	r2, r0
 8007a68:	460b      	mov	r3, r1
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	4639      	mov	r1, r7
 8007a6e:	f7f8 fc2d 	bl	80002cc <__adddf3>
 8007a72:	9a07      	ldr	r2, [sp, #28]
 8007a74:	4b37      	ldr	r3, [pc, #220]	; (8007b54 <__ieee754_pow+0x774>)
 8007a76:	4413      	add	r3, r2
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f7f8 fc26 	bl	80002cc <__adddf3>
 8007a80:	4682      	mov	sl, r0
 8007a82:	9805      	ldr	r0, [sp, #20]
 8007a84:	468b      	mov	fp, r1
 8007a86:	f7f8 fd6d 	bl	8000564 <__aeabi_i2d>
 8007a8a:	9a07      	ldr	r2, [sp, #28]
 8007a8c:	4b32      	ldr	r3, [pc, #200]	; (8007b58 <__ieee754_pow+0x778>)
 8007a8e:	4413      	add	r3, r2
 8007a90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a94:	4606      	mov	r6, r0
 8007a96:	460f      	mov	r7, r1
 8007a98:	4652      	mov	r2, sl
 8007a9a:	465b      	mov	r3, fp
 8007a9c:	ec51 0b18 	vmov	r0, r1, d8
 8007aa0:	f7f8 fc14 	bl	80002cc <__adddf3>
 8007aa4:	4642      	mov	r2, r8
 8007aa6:	464b      	mov	r3, r9
 8007aa8:	f7f8 fc10 	bl	80002cc <__adddf3>
 8007aac:	4632      	mov	r2, r6
 8007aae:	463b      	mov	r3, r7
 8007ab0:	f7f8 fc0c 	bl	80002cc <__adddf3>
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	4632      	mov	r2, r6
 8007ab8:	463b      	mov	r3, r7
 8007aba:	4604      	mov	r4, r0
 8007abc:	460d      	mov	r5, r1
 8007abe:	f7f8 fc03 	bl	80002c8 <__aeabi_dsub>
 8007ac2:	4642      	mov	r2, r8
 8007ac4:	464b      	mov	r3, r9
 8007ac6:	f7f8 fbff 	bl	80002c8 <__aeabi_dsub>
 8007aca:	ec53 2b18 	vmov	r2, r3, d8
 8007ace:	f7f8 fbfb 	bl	80002c8 <__aeabi_dsub>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	4650      	mov	r0, sl
 8007ad8:	4659      	mov	r1, fp
 8007ada:	e610      	b.n	80076fe <__ieee754_pow+0x31e>
 8007adc:	2401      	movs	r4, #1
 8007ade:	e6a1      	b.n	8007824 <__ieee754_pow+0x444>
 8007ae0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007b30 <__ieee754_pow+0x750>
 8007ae4:	e617      	b.n	8007716 <__ieee754_pow+0x336>
 8007ae6:	bf00      	nop
 8007ae8:	4a454eef 	.word	0x4a454eef
 8007aec:	3fca7e28 	.word	0x3fca7e28
 8007af0:	93c9db65 	.word	0x93c9db65
 8007af4:	3fcd864a 	.word	0x3fcd864a
 8007af8:	a91d4101 	.word	0xa91d4101
 8007afc:	3fd17460 	.word	0x3fd17460
 8007b00:	518f264d 	.word	0x518f264d
 8007b04:	3fd55555 	.word	0x3fd55555
 8007b08:	db6fabff 	.word	0xdb6fabff
 8007b0c:	3fdb6db6 	.word	0x3fdb6db6
 8007b10:	33333303 	.word	0x33333303
 8007b14:	3fe33333 	.word	0x3fe33333
 8007b18:	e0000000 	.word	0xe0000000
 8007b1c:	3feec709 	.word	0x3feec709
 8007b20:	dc3a03fd 	.word	0xdc3a03fd
 8007b24:	3feec709 	.word	0x3feec709
 8007b28:	145b01f5 	.word	0x145b01f5
 8007b2c:	be3e2fe0 	.word	0xbe3e2fe0
 8007b30:	00000000 	.word	0x00000000
 8007b34:	3ff00000 	.word	0x3ff00000
 8007b38:	7ff00000 	.word	0x7ff00000
 8007b3c:	43400000 	.word	0x43400000
 8007b40:	0003988e 	.word	0x0003988e
 8007b44:	000bb679 	.word	0x000bb679
 8007b48:	080081f8 	.word	0x080081f8
 8007b4c:	3ff00000 	.word	0x3ff00000
 8007b50:	40080000 	.word	0x40080000
 8007b54:	08008218 	.word	0x08008218
 8007b58:	08008208 	.word	0x08008208
 8007b5c:	a3b5      	add	r3, pc, #724	; (adr r3, 8007e34 <__ieee754_pow+0xa54>)
 8007b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b62:	4640      	mov	r0, r8
 8007b64:	4649      	mov	r1, r9
 8007b66:	f7f8 fbb1 	bl	80002cc <__adddf3>
 8007b6a:	4622      	mov	r2, r4
 8007b6c:	ec41 0b1a 	vmov	d10, r0, r1
 8007b70:	462b      	mov	r3, r5
 8007b72:	4630      	mov	r0, r6
 8007b74:	4639      	mov	r1, r7
 8007b76:	f7f8 fba7 	bl	80002c8 <__aeabi_dsub>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	ec51 0b1a 	vmov	r0, r1, d10
 8007b82:	f7f8 ffe9 	bl	8000b58 <__aeabi_dcmpgt>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	f47f ae04 	bne.w	8007794 <__ieee754_pow+0x3b4>
 8007b8c:	4aa4      	ldr	r2, [pc, #656]	; (8007e20 <__ieee754_pow+0xa40>)
 8007b8e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b92:	4293      	cmp	r3, r2
 8007b94:	f340 8108 	ble.w	8007da8 <__ieee754_pow+0x9c8>
 8007b98:	151b      	asrs	r3, r3, #20
 8007b9a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007b9e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007ba2:	fa4a f303 	asr.w	r3, sl, r3
 8007ba6:	445b      	add	r3, fp
 8007ba8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007bac:	4e9d      	ldr	r6, [pc, #628]	; (8007e24 <__ieee754_pow+0xa44>)
 8007bae:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007bb2:	4116      	asrs	r6, r2
 8007bb4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007bb8:	2000      	movs	r0, #0
 8007bba:	ea23 0106 	bic.w	r1, r3, r6
 8007bbe:	f1c2 0214 	rsb	r2, r2, #20
 8007bc2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007bc6:	fa4a fa02 	asr.w	sl, sl, r2
 8007bca:	f1bb 0f00 	cmp.w	fp, #0
 8007bce:	4602      	mov	r2, r0
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	bfb8      	it	lt
 8007bd8:	f1ca 0a00 	rsblt	sl, sl, #0
 8007bdc:	f7f8 fb74 	bl	80002c8 <__aeabi_dsub>
 8007be0:	ec41 0b19 	vmov	d9, r0, r1
 8007be4:	4642      	mov	r2, r8
 8007be6:	464b      	mov	r3, r9
 8007be8:	ec51 0b19 	vmov	r0, r1, d9
 8007bec:	f7f8 fb6e 	bl	80002cc <__adddf3>
 8007bf0:	a37b      	add	r3, pc, #492	; (adr r3, 8007de0 <__ieee754_pow+0xa00>)
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	460d      	mov	r5, r1
 8007bfc:	f7f8 fd1c 	bl	8000638 <__aeabi_dmul>
 8007c00:	ec53 2b19 	vmov	r2, r3, d9
 8007c04:	4606      	mov	r6, r0
 8007c06:	460f      	mov	r7, r1
 8007c08:	4620      	mov	r0, r4
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	f7f8 fb5c 	bl	80002c8 <__aeabi_dsub>
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	4640      	mov	r0, r8
 8007c16:	4649      	mov	r1, r9
 8007c18:	f7f8 fb56 	bl	80002c8 <__aeabi_dsub>
 8007c1c:	a372      	add	r3, pc, #456	; (adr r3, 8007de8 <__ieee754_pow+0xa08>)
 8007c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c22:	f7f8 fd09 	bl	8000638 <__aeabi_dmul>
 8007c26:	a372      	add	r3, pc, #456	; (adr r3, 8007df0 <__ieee754_pow+0xa10>)
 8007c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2c:	4680      	mov	r8, r0
 8007c2e:	4689      	mov	r9, r1
 8007c30:	4620      	mov	r0, r4
 8007c32:	4629      	mov	r1, r5
 8007c34:	f7f8 fd00 	bl	8000638 <__aeabi_dmul>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	4640      	mov	r0, r8
 8007c3e:	4649      	mov	r1, r9
 8007c40:	f7f8 fb44 	bl	80002cc <__adddf3>
 8007c44:	4604      	mov	r4, r0
 8007c46:	460d      	mov	r5, r1
 8007c48:	4602      	mov	r2, r0
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	4639      	mov	r1, r7
 8007c50:	f7f8 fb3c 	bl	80002cc <__adddf3>
 8007c54:	4632      	mov	r2, r6
 8007c56:	463b      	mov	r3, r7
 8007c58:	4680      	mov	r8, r0
 8007c5a:	4689      	mov	r9, r1
 8007c5c:	f7f8 fb34 	bl	80002c8 <__aeabi_dsub>
 8007c60:	4602      	mov	r2, r0
 8007c62:	460b      	mov	r3, r1
 8007c64:	4620      	mov	r0, r4
 8007c66:	4629      	mov	r1, r5
 8007c68:	f7f8 fb2e 	bl	80002c8 <__aeabi_dsub>
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	4606      	mov	r6, r0
 8007c70:	460f      	mov	r7, r1
 8007c72:	464b      	mov	r3, r9
 8007c74:	4640      	mov	r0, r8
 8007c76:	4649      	mov	r1, r9
 8007c78:	f7f8 fcde 	bl	8000638 <__aeabi_dmul>
 8007c7c:	a35e      	add	r3, pc, #376	; (adr r3, 8007df8 <__ieee754_pow+0xa18>)
 8007c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c82:	4604      	mov	r4, r0
 8007c84:	460d      	mov	r5, r1
 8007c86:	f7f8 fcd7 	bl	8000638 <__aeabi_dmul>
 8007c8a:	a35d      	add	r3, pc, #372	; (adr r3, 8007e00 <__ieee754_pow+0xa20>)
 8007c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c90:	f7f8 fb1a 	bl	80002c8 <__aeabi_dsub>
 8007c94:	4622      	mov	r2, r4
 8007c96:	462b      	mov	r3, r5
 8007c98:	f7f8 fcce 	bl	8000638 <__aeabi_dmul>
 8007c9c:	a35a      	add	r3, pc, #360	; (adr r3, 8007e08 <__ieee754_pow+0xa28>)
 8007c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca2:	f7f8 fb13 	bl	80002cc <__adddf3>
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	462b      	mov	r3, r5
 8007caa:	f7f8 fcc5 	bl	8000638 <__aeabi_dmul>
 8007cae:	a358      	add	r3, pc, #352	; (adr r3, 8007e10 <__ieee754_pow+0xa30>)
 8007cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb4:	f7f8 fb08 	bl	80002c8 <__aeabi_dsub>
 8007cb8:	4622      	mov	r2, r4
 8007cba:	462b      	mov	r3, r5
 8007cbc:	f7f8 fcbc 	bl	8000638 <__aeabi_dmul>
 8007cc0:	a355      	add	r3, pc, #340	; (adr r3, 8007e18 <__ieee754_pow+0xa38>)
 8007cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc6:	f7f8 fb01 	bl	80002cc <__adddf3>
 8007cca:	4622      	mov	r2, r4
 8007ccc:	462b      	mov	r3, r5
 8007cce:	f7f8 fcb3 	bl	8000638 <__aeabi_dmul>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	4640      	mov	r0, r8
 8007cd8:	4649      	mov	r1, r9
 8007cda:	f7f8 faf5 	bl	80002c8 <__aeabi_dsub>
 8007cde:	4604      	mov	r4, r0
 8007ce0:	460d      	mov	r5, r1
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	4640      	mov	r0, r8
 8007ce8:	4649      	mov	r1, r9
 8007cea:	f7f8 fca5 	bl	8000638 <__aeabi_dmul>
 8007cee:	2200      	movs	r2, #0
 8007cf0:	ec41 0b19 	vmov	d9, r0, r1
 8007cf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	f7f8 fae4 	bl	80002c8 <__aeabi_dsub>
 8007d00:	4602      	mov	r2, r0
 8007d02:	460b      	mov	r3, r1
 8007d04:	ec51 0b19 	vmov	r0, r1, d9
 8007d08:	f7f8 fdc0 	bl	800088c <__aeabi_ddiv>
 8007d0c:	4632      	mov	r2, r6
 8007d0e:	4604      	mov	r4, r0
 8007d10:	460d      	mov	r5, r1
 8007d12:	463b      	mov	r3, r7
 8007d14:	4640      	mov	r0, r8
 8007d16:	4649      	mov	r1, r9
 8007d18:	f7f8 fc8e 	bl	8000638 <__aeabi_dmul>
 8007d1c:	4632      	mov	r2, r6
 8007d1e:	463b      	mov	r3, r7
 8007d20:	f7f8 fad4 	bl	80002cc <__adddf3>
 8007d24:	4602      	mov	r2, r0
 8007d26:	460b      	mov	r3, r1
 8007d28:	4620      	mov	r0, r4
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	f7f8 facc 	bl	80002c8 <__aeabi_dsub>
 8007d30:	4642      	mov	r2, r8
 8007d32:	464b      	mov	r3, r9
 8007d34:	f7f8 fac8 	bl	80002c8 <__aeabi_dsub>
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	493a      	ldr	r1, [pc, #232]	; (8007e28 <__ieee754_pow+0xa48>)
 8007d3e:	2000      	movs	r0, #0
 8007d40:	f7f8 fac2 	bl	80002c8 <__aeabi_dsub>
 8007d44:	ec41 0b10 	vmov	d0, r0, r1
 8007d48:	ee10 3a90 	vmov	r3, s1
 8007d4c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007d50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d54:	da2b      	bge.n	8007dae <__ieee754_pow+0x9ce>
 8007d56:	4650      	mov	r0, sl
 8007d58:	f000 f966 	bl	8008028 <scalbn>
 8007d5c:	ec51 0b10 	vmov	r0, r1, d0
 8007d60:	ec53 2b18 	vmov	r2, r3, d8
 8007d64:	f7ff bbed 	b.w	8007542 <__ieee754_pow+0x162>
 8007d68:	4b30      	ldr	r3, [pc, #192]	; (8007e2c <__ieee754_pow+0xa4c>)
 8007d6a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007d6e:	429e      	cmp	r6, r3
 8007d70:	f77f af0c 	ble.w	8007b8c <__ieee754_pow+0x7ac>
 8007d74:	4b2e      	ldr	r3, [pc, #184]	; (8007e30 <__ieee754_pow+0xa50>)
 8007d76:	440b      	add	r3, r1
 8007d78:	4303      	orrs	r3, r0
 8007d7a:	d009      	beq.n	8007d90 <__ieee754_pow+0x9b0>
 8007d7c:	ec51 0b18 	vmov	r0, r1, d8
 8007d80:	2200      	movs	r2, #0
 8007d82:	2300      	movs	r3, #0
 8007d84:	f7f8 feca 	bl	8000b1c <__aeabi_dcmplt>
 8007d88:	3800      	subs	r0, #0
 8007d8a:	bf18      	it	ne
 8007d8c:	2001      	movne	r0, #1
 8007d8e:	e447      	b.n	8007620 <__ieee754_pow+0x240>
 8007d90:	4622      	mov	r2, r4
 8007d92:	462b      	mov	r3, r5
 8007d94:	f7f8 fa98 	bl	80002c8 <__aeabi_dsub>
 8007d98:	4642      	mov	r2, r8
 8007d9a:	464b      	mov	r3, r9
 8007d9c:	f7f8 fed2 	bl	8000b44 <__aeabi_dcmpge>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	f43f aef3 	beq.w	8007b8c <__ieee754_pow+0x7ac>
 8007da6:	e7e9      	b.n	8007d7c <__ieee754_pow+0x99c>
 8007da8:	f04f 0a00 	mov.w	sl, #0
 8007dac:	e71a      	b.n	8007be4 <__ieee754_pow+0x804>
 8007dae:	ec51 0b10 	vmov	r0, r1, d0
 8007db2:	4619      	mov	r1, r3
 8007db4:	e7d4      	b.n	8007d60 <__ieee754_pow+0x980>
 8007db6:	491c      	ldr	r1, [pc, #112]	; (8007e28 <__ieee754_pow+0xa48>)
 8007db8:	2000      	movs	r0, #0
 8007dba:	f7ff bb30 	b.w	800741e <__ieee754_pow+0x3e>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	f7ff bb2c 	b.w	800741e <__ieee754_pow+0x3e>
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	4639      	mov	r1, r7
 8007dca:	f7ff bb28 	b.w	800741e <__ieee754_pow+0x3e>
 8007dce:	9204      	str	r2, [sp, #16]
 8007dd0:	f7ff bb7a 	b.w	80074c8 <__ieee754_pow+0xe8>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f7ff bb64 	b.w	80074a2 <__ieee754_pow+0xc2>
 8007dda:	bf00      	nop
 8007ddc:	f3af 8000 	nop.w
 8007de0:	00000000 	.word	0x00000000
 8007de4:	3fe62e43 	.word	0x3fe62e43
 8007de8:	fefa39ef 	.word	0xfefa39ef
 8007dec:	3fe62e42 	.word	0x3fe62e42
 8007df0:	0ca86c39 	.word	0x0ca86c39
 8007df4:	be205c61 	.word	0xbe205c61
 8007df8:	72bea4d0 	.word	0x72bea4d0
 8007dfc:	3e663769 	.word	0x3e663769
 8007e00:	c5d26bf1 	.word	0xc5d26bf1
 8007e04:	3ebbbd41 	.word	0x3ebbbd41
 8007e08:	af25de2c 	.word	0xaf25de2c
 8007e0c:	3f11566a 	.word	0x3f11566a
 8007e10:	16bebd93 	.word	0x16bebd93
 8007e14:	3f66c16c 	.word	0x3f66c16c
 8007e18:	5555553e 	.word	0x5555553e
 8007e1c:	3fc55555 	.word	0x3fc55555
 8007e20:	3fe00000 	.word	0x3fe00000
 8007e24:	000fffff 	.word	0x000fffff
 8007e28:	3ff00000 	.word	0x3ff00000
 8007e2c:	4090cbff 	.word	0x4090cbff
 8007e30:	3f6f3400 	.word	0x3f6f3400
 8007e34:	652b82fe 	.word	0x652b82fe
 8007e38:	3c971547 	.word	0x3c971547

08007e3c <__ieee754_sqrt>:
 8007e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e40:	ec55 4b10 	vmov	r4, r5, d0
 8007e44:	4e55      	ldr	r6, [pc, #340]	; (8007f9c <__ieee754_sqrt+0x160>)
 8007e46:	43ae      	bics	r6, r5
 8007e48:	ee10 0a10 	vmov	r0, s0
 8007e4c:	ee10 3a10 	vmov	r3, s0
 8007e50:	462a      	mov	r2, r5
 8007e52:	4629      	mov	r1, r5
 8007e54:	d110      	bne.n	8007e78 <__ieee754_sqrt+0x3c>
 8007e56:	ee10 2a10 	vmov	r2, s0
 8007e5a:	462b      	mov	r3, r5
 8007e5c:	f7f8 fbec 	bl	8000638 <__aeabi_dmul>
 8007e60:	4602      	mov	r2, r0
 8007e62:	460b      	mov	r3, r1
 8007e64:	4620      	mov	r0, r4
 8007e66:	4629      	mov	r1, r5
 8007e68:	f7f8 fa30 	bl	80002cc <__adddf3>
 8007e6c:	4604      	mov	r4, r0
 8007e6e:	460d      	mov	r5, r1
 8007e70:	ec45 4b10 	vmov	d0, r4, r5
 8007e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e78:	2d00      	cmp	r5, #0
 8007e7a:	dc10      	bgt.n	8007e9e <__ieee754_sqrt+0x62>
 8007e7c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007e80:	4330      	orrs	r0, r6
 8007e82:	d0f5      	beq.n	8007e70 <__ieee754_sqrt+0x34>
 8007e84:	b15d      	cbz	r5, 8007e9e <__ieee754_sqrt+0x62>
 8007e86:	ee10 2a10 	vmov	r2, s0
 8007e8a:	462b      	mov	r3, r5
 8007e8c:	ee10 0a10 	vmov	r0, s0
 8007e90:	f7f8 fa1a 	bl	80002c8 <__aeabi_dsub>
 8007e94:	4602      	mov	r2, r0
 8007e96:	460b      	mov	r3, r1
 8007e98:	f7f8 fcf8 	bl	800088c <__aeabi_ddiv>
 8007e9c:	e7e6      	b.n	8007e6c <__ieee754_sqrt+0x30>
 8007e9e:	1512      	asrs	r2, r2, #20
 8007ea0:	d074      	beq.n	8007f8c <__ieee754_sqrt+0x150>
 8007ea2:	07d4      	lsls	r4, r2, #31
 8007ea4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007ea8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8007eac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007eb0:	bf5e      	ittt	pl
 8007eb2:	0fda      	lsrpl	r2, r3, #31
 8007eb4:	005b      	lslpl	r3, r3, #1
 8007eb6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8007eba:	2400      	movs	r4, #0
 8007ebc:	0fda      	lsrs	r2, r3, #31
 8007ebe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007ec2:	107f      	asrs	r7, r7, #1
 8007ec4:	005b      	lsls	r3, r3, #1
 8007ec6:	2516      	movs	r5, #22
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007ece:	1886      	adds	r6, r0, r2
 8007ed0:	428e      	cmp	r6, r1
 8007ed2:	bfde      	ittt	le
 8007ed4:	1b89      	suble	r1, r1, r6
 8007ed6:	18b0      	addle	r0, r6, r2
 8007ed8:	18a4      	addle	r4, r4, r2
 8007eda:	0049      	lsls	r1, r1, #1
 8007edc:	3d01      	subs	r5, #1
 8007ede:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007ee2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007ee6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007eea:	d1f0      	bne.n	8007ece <__ieee754_sqrt+0x92>
 8007eec:	462a      	mov	r2, r5
 8007eee:	f04f 0e20 	mov.w	lr, #32
 8007ef2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007ef6:	4281      	cmp	r1, r0
 8007ef8:	eb06 0c05 	add.w	ip, r6, r5
 8007efc:	dc02      	bgt.n	8007f04 <__ieee754_sqrt+0xc8>
 8007efe:	d113      	bne.n	8007f28 <__ieee754_sqrt+0xec>
 8007f00:	459c      	cmp	ip, r3
 8007f02:	d811      	bhi.n	8007f28 <__ieee754_sqrt+0xec>
 8007f04:	f1bc 0f00 	cmp.w	ip, #0
 8007f08:	eb0c 0506 	add.w	r5, ip, r6
 8007f0c:	da43      	bge.n	8007f96 <__ieee754_sqrt+0x15a>
 8007f0e:	2d00      	cmp	r5, #0
 8007f10:	db41      	blt.n	8007f96 <__ieee754_sqrt+0x15a>
 8007f12:	f100 0801 	add.w	r8, r0, #1
 8007f16:	1a09      	subs	r1, r1, r0
 8007f18:	459c      	cmp	ip, r3
 8007f1a:	bf88      	it	hi
 8007f1c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8007f20:	eba3 030c 	sub.w	r3, r3, ip
 8007f24:	4432      	add	r2, r6
 8007f26:	4640      	mov	r0, r8
 8007f28:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007f2c:	f1be 0e01 	subs.w	lr, lr, #1
 8007f30:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007f34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007f3c:	d1db      	bne.n	8007ef6 <__ieee754_sqrt+0xba>
 8007f3e:	430b      	orrs	r3, r1
 8007f40:	d006      	beq.n	8007f50 <__ieee754_sqrt+0x114>
 8007f42:	1c50      	adds	r0, r2, #1
 8007f44:	bf13      	iteet	ne
 8007f46:	3201      	addne	r2, #1
 8007f48:	3401      	addeq	r4, #1
 8007f4a:	4672      	moveq	r2, lr
 8007f4c:	f022 0201 	bicne.w	r2, r2, #1
 8007f50:	1063      	asrs	r3, r4, #1
 8007f52:	0852      	lsrs	r2, r2, #1
 8007f54:	07e1      	lsls	r1, r4, #31
 8007f56:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007f5a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007f5e:	bf48      	it	mi
 8007f60:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007f64:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007f68:	4614      	mov	r4, r2
 8007f6a:	e781      	b.n	8007e70 <__ieee754_sqrt+0x34>
 8007f6c:	0ad9      	lsrs	r1, r3, #11
 8007f6e:	3815      	subs	r0, #21
 8007f70:	055b      	lsls	r3, r3, #21
 8007f72:	2900      	cmp	r1, #0
 8007f74:	d0fa      	beq.n	8007f6c <__ieee754_sqrt+0x130>
 8007f76:	02cd      	lsls	r5, r1, #11
 8007f78:	d50a      	bpl.n	8007f90 <__ieee754_sqrt+0x154>
 8007f7a:	f1c2 0420 	rsb	r4, r2, #32
 8007f7e:	fa23 f404 	lsr.w	r4, r3, r4
 8007f82:	1e55      	subs	r5, r2, #1
 8007f84:	4093      	lsls	r3, r2
 8007f86:	4321      	orrs	r1, r4
 8007f88:	1b42      	subs	r2, r0, r5
 8007f8a:	e78a      	b.n	8007ea2 <__ieee754_sqrt+0x66>
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	e7f0      	b.n	8007f72 <__ieee754_sqrt+0x136>
 8007f90:	0049      	lsls	r1, r1, #1
 8007f92:	3201      	adds	r2, #1
 8007f94:	e7ef      	b.n	8007f76 <__ieee754_sqrt+0x13a>
 8007f96:	4680      	mov	r8, r0
 8007f98:	e7bd      	b.n	8007f16 <__ieee754_sqrt+0xda>
 8007f9a:	bf00      	nop
 8007f9c:	7ff00000 	.word	0x7ff00000

08007fa0 <with_errno>:
 8007fa0:	b570      	push	{r4, r5, r6, lr}
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	460d      	mov	r5, r1
 8007fa6:	4616      	mov	r6, r2
 8007fa8:	f7fe fc34 	bl	8006814 <__errno>
 8007fac:	4629      	mov	r1, r5
 8007fae:	6006      	str	r6, [r0, #0]
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	bd70      	pop	{r4, r5, r6, pc}

08007fb4 <xflow>:
 8007fb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fb6:	4614      	mov	r4, r2
 8007fb8:	461d      	mov	r5, r3
 8007fba:	b108      	cbz	r0, 8007fc0 <xflow+0xc>
 8007fbc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007fc0:	e9cd 2300 	strd	r2, r3, [sp]
 8007fc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fc8:	4620      	mov	r0, r4
 8007fca:	4629      	mov	r1, r5
 8007fcc:	f7f8 fb34 	bl	8000638 <__aeabi_dmul>
 8007fd0:	2222      	movs	r2, #34	; 0x22
 8007fd2:	b003      	add	sp, #12
 8007fd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fd8:	f7ff bfe2 	b.w	8007fa0 <with_errno>

08007fdc <__math_uflow>:
 8007fdc:	b508      	push	{r3, lr}
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007fe4:	f7ff ffe6 	bl	8007fb4 <xflow>
 8007fe8:	ec41 0b10 	vmov	d0, r0, r1
 8007fec:	bd08      	pop	{r3, pc}

08007fee <__math_oflow>:
 8007fee:	b508      	push	{r3, lr}
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8007ff6:	f7ff ffdd 	bl	8007fb4 <xflow>
 8007ffa:	ec41 0b10 	vmov	d0, r0, r1
 8007ffe:	bd08      	pop	{r3, pc}

08008000 <fabs>:
 8008000:	ec51 0b10 	vmov	r0, r1, d0
 8008004:	ee10 2a10 	vmov	r2, s0
 8008008:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800800c:	ec43 2b10 	vmov	d0, r2, r3
 8008010:	4770      	bx	lr

08008012 <finite>:
 8008012:	b082      	sub	sp, #8
 8008014:	ed8d 0b00 	vstr	d0, [sp]
 8008018:	9801      	ldr	r0, [sp, #4]
 800801a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800801e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008022:	0fc0      	lsrs	r0, r0, #31
 8008024:	b002      	add	sp, #8
 8008026:	4770      	bx	lr

08008028 <scalbn>:
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	ec55 4b10 	vmov	r4, r5, d0
 800802e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008032:	4606      	mov	r6, r0
 8008034:	462b      	mov	r3, r5
 8008036:	b99a      	cbnz	r2, 8008060 <scalbn+0x38>
 8008038:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800803c:	4323      	orrs	r3, r4
 800803e:	d036      	beq.n	80080ae <scalbn+0x86>
 8008040:	4b39      	ldr	r3, [pc, #228]	; (8008128 <scalbn+0x100>)
 8008042:	4629      	mov	r1, r5
 8008044:	ee10 0a10 	vmov	r0, s0
 8008048:	2200      	movs	r2, #0
 800804a:	f7f8 faf5 	bl	8000638 <__aeabi_dmul>
 800804e:	4b37      	ldr	r3, [pc, #220]	; (800812c <scalbn+0x104>)
 8008050:	429e      	cmp	r6, r3
 8008052:	4604      	mov	r4, r0
 8008054:	460d      	mov	r5, r1
 8008056:	da10      	bge.n	800807a <scalbn+0x52>
 8008058:	a32b      	add	r3, pc, #172	; (adr r3, 8008108 <scalbn+0xe0>)
 800805a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805e:	e03a      	b.n	80080d6 <scalbn+0xae>
 8008060:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008064:	428a      	cmp	r2, r1
 8008066:	d10c      	bne.n	8008082 <scalbn+0x5a>
 8008068:	ee10 2a10 	vmov	r2, s0
 800806c:	4620      	mov	r0, r4
 800806e:	4629      	mov	r1, r5
 8008070:	f7f8 f92c 	bl	80002cc <__adddf3>
 8008074:	4604      	mov	r4, r0
 8008076:	460d      	mov	r5, r1
 8008078:	e019      	b.n	80080ae <scalbn+0x86>
 800807a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800807e:	460b      	mov	r3, r1
 8008080:	3a36      	subs	r2, #54	; 0x36
 8008082:	4432      	add	r2, r6
 8008084:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008088:	428a      	cmp	r2, r1
 800808a:	dd08      	ble.n	800809e <scalbn+0x76>
 800808c:	2d00      	cmp	r5, #0
 800808e:	a120      	add	r1, pc, #128	; (adr r1, 8008110 <scalbn+0xe8>)
 8008090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008094:	da1c      	bge.n	80080d0 <scalbn+0xa8>
 8008096:	a120      	add	r1, pc, #128	; (adr r1, 8008118 <scalbn+0xf0>)
 8008098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800809c:	e018      	b.n	80080d0 <scalbn+0xa8>
 800809e:	2a00      	cmp	r2, #0
 80080a0:	dd08      	ble.n	80080b4 <scalbn+0x8c>
 80080a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80080a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80080aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80080ae:	ec45 4b10 	vmov	d0, r4, r5
 80080b2:	bd70      	pop	{r4, r5, r6, pc}
 80080b4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80080b8:	da19      	bge.n	80080ee <scalbn+0xc6>
 80080ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 80080be:	429e      	cmp	r6, r3
 80080c0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80080c4:	dd0a      	ble.n	80080dc <scalbn+0xb4>
 80080c6:	a112      	add	r1, pc, #72	; (adr r1, 8008110 <scalbn+0xe8>)
 80080c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1e2      	bne.n	8008096 <scalbn+0x6e>
 80080d0:	a30f      	add	r3, pc, #60	; (adr r3, 8008110 <scalbn+0xe8>)
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	f7f8 faaf 	bl	8000638 <__aeabi_dmul>
 80080da:	e7cb      	b.n	8008074 <scalbn+0x4c>
 80080dc:	a10a      	add	r1, pc, #40	; (adr r1, 8008108 <scalbn+0xe0>)
 80080de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0b8      	beq.n	8008058 <scalbn+0x30>
 80080e6:	a10e      	add	r1, pc, #56	; (adr r1, 8008120 <scalbn+0xf8>)
 80080e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ec:	e7b4      	b.n	8008058 <scalbn+0x30>
 80080ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80080f2:	3236      	adds	r2, #54	; 0x36
 80080f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80080f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80080fc:	4620      	mov	r0, r4
 80080fe:	4b0c      	ldr	r3, [pc, #48]	; (8008130 <scalbn+0x108>)
 8008100:	2200      	movs	r2, #0
 8008102:	e7e8      	b.n	80080d6 <scalbn+0xae>
 8008104:	f3af 8000 	nop.w
 8008108:	c2f8f359 	.word	0xc2f8f359
 800810c:	01a56e1f 	.word	0x01a56e1f
 8008110:	8800759c 	.word	0x8800759c
 8008114:	7e37e43c 	.word	0x7e37e43c
 8008118:	8800759c 	.word	0x8800759c
 800811c:	fe37e43c 	.word	0xfe37e43c
 8008120:	c2f8f359 	.word	0xc2f8f359
 8008124:	81a56e1f 	.word	0x81a56e1f
 8008128:	43500000 	.word	0x43500000
 800812c:	ffff3cb0 	.word	0xffff3cb0
 8008130:	3c900000 	.word	0x3c900000

08008134 <_init>:
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	bf00      	nop
 8008138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800813a:	bc08      	pop	{r3}
 800813c:	469e      	mov	lr, r3
 800813e:	4770      	bx	lr

08008140 <_fini>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	bf00      	nop
 8008144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008146:	bc08      	pop	{r3}
 8008148:	469e      	mov	lr, r3
 800814a:	4770      	bx	lr
