INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugur/Desktop/lab_02/lab_02.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module half_substractor
INFO: [VRFC 10-311] analyzing module b_full_substractor
INFO: [VRFC 10-311] analyzing module s_full_substractor
INFO: [VRFC 10-311] analyzing module b_full_adder
INFO: [VRFC 10-311] analyzing module s_full_adder
INFO: [VRFC 10-311] analyzing module TestBench01
INFO: [VRFC 10-311] analyzing module full_adder_2bit
INFO: [VRFC 10-311] analyzing module full_substractor_2bit
INFO: [VRFC 10-311] analyzing module TestBench02
