module alu( input logic [3:0] a, b,
				input logic [2:0] sel,
				input login cin,
				output logic [3:0] f);
	always_comb
		case({sel, cin})
			0:  f = a;
			1:  f = a + 4'b1;
			2:  f = a + b;
			3:  f = a + b + 4'b1;
			4:  f = ;
			5:  f = ;
			6:  f = ;
			7:  f = ;
			8:  f = ;
			10: f = ;
			12: f = ;
			14: f = ;
			default: f = 0;
		endcase
endmodule