-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block6.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block6
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 5/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block6 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block6;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block6 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"0179", X"deac", X"fe73", X"21bc", X"0397", X"f78f", X"01ba", X"2180", X"0903", X"07cb", X"fe77", X"f796", X"087f", X"17ed",
                                                        X"1e85", X"f91b", X"e4cf", X"32b1", X"bce8", X"f98d", X"1d4c", X"0574", X"f289", X"f91f", X"2897", X"efd2", X"069b", X"f560",
                                                        X"12a1", X"1492", X"1c9b", X"f972", X"ee82", X"3458", X"1c3f", X"0789", X"2aea", X"fbff", X"bebd", X"e705", X"159f", X"f875",
                                                        X"074f", X"158f", X"0be6", X"f307", X"e8c6", X"f190", X"fa83", X"fc55", X"0752", X"ec06", X"0180", X"2f73", X"0a6c", X"10e6",
                                                        X"0003", X"019a", X"3019", X"018e", X"0685", X"eb34", X"1fe6", X"f20e", X"edd8", X"0115", X"f0c6", X"e5a4", X"2c90", X"f2a5",
                                                        X"2608", X"3384", X"fbc5", X"e7f6", X"ec45", X"1270", X"27f1", X"dcaf", X"24c0", X"01cb", X"fb37", X"e3fb", X"f703", X"ca04",
                                                        X"d179", X"cb3b", X"251e", X"ecc9", X"ffe4", X"07e5", X"1111", X"f8fa", X"29dd", X"f8b4", X"ec29", X"eaea", X"f0a0", X"ea26",
                                                        X"135f", X"02f8", X"096b", X"1f19", X"e4fe", X"f39d", X"fb10", X"f855", X"e3cf", X"0c80", X"e360", X"ce60", X"ff7b", X"1fe0",
                                                        X"da29", X"e0d3", X"1570", X"e681", X"2087", X"0ed8", X"0844", X"2441", X"f2ff", X"fc15", X"276f", X"f39e", X"1b4b", X"fb26",
                                                        X"0693", X"fcdd");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fcdd";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

