Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 19 Nov 2018 00:47:11 -0000
Received: from icoremail.net (unknown [209.85.214.174])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH3rzdPFbTIyxAQ--.52103S3;
	Sun, 18 Nov 2018 22:19:44 +0800 (CST)
Received: from mail-pl1-f174.google.com (unknown [209.85.214.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHLEjtdPFb1cpRAA--.15308S3;
	Sun, 18 Nov 2018 22:19:25 +0800 (CST)
Received: by mail-pl1-f174.google.com with SMTP id u6so2437348plm.8
        for <xuliker@zju.edu.cn>; Sun, 18 Nov 2018 06:19:25 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:sender:precedence:list-id;
        bh=nean5KzGgPTYBSLoLsUHGS7++gBG6XLbIiW5iStY59w=;
        b=W9hLXS6NjdUDeVbFzH8zPEKLYL4XxV526IyIC6iRQ17UcLzF74qY2o0fhCZMuYdGPl
         4Szp/GCN7NX29qm+1K2A9lm+WoDUV05YVRf6UiDpyPtquolp935OtKwWSpx/7mAsVkBS
         cDuOJh+mHWColkDY/8+mL+qD8WwJyxRwKpkemnawzc4daFISAjA9vBnB0V28B7yMrf5m
         fbZI3olPxAdt6l1zweBJx2t2c89JlTs9w2HifzlLFoepyZoAIESrcEoTugQTnRLRRs9f
         iUhoPexdb6QvFVtJ6VzxLGMZe9LkyBFrlijH/Ko40WTxgbvHJ/C/RikdW0ltaGZw3JmT
         DoMA==
X-Gm-Message-State: AGRZ1gK87g1IPRjQkvgmK524j7EDpEs4rL1kq/S5L1etFTveFaUDPoe0
	+ogHeQqt2W63GfTcOwCUy6Z6vE1+EFdihdMR2faERmSKFJVI87w=
X-Received: by 2002:a17:902:560f:: with SMTP id h15-v6mr19098183pli.160.1542550765050;
        Sun, 18 Nov 2018 06:19:25 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1574245pju;
        Sun, 18 Nov 2018 06:19:23 -0800 (PST)
X-Google-Smtp-Source: AJdET5cusd/obFxOqCDh/MIvVnhHtt6It1wx68hqUXA8c+9SRbrMMql10+BUBJg9uQvjPu/hWAUx
X-Received: by 2002:a63:da45:: with SMTP id l5mr16903274pgj.111.1542550763773;
        Sun, 18 Nov 2018 06:19:23 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542550763; cv=none;
        d=google.com; s=arc-20160816;
        b=BTKSnyM7DtaEcTbrGi7Dltzp6tpAVFhmTCzD9etMjRyCvAf6br5xt0FlYJRIJUKpaR
         dhYE1Ms76yJKq9jFZ6Vm7yz6sdB8mQwZNc6oFINbf32rAQ75emQccq2f/1U0v63xzXjX
         M8+AcbgN2COY55vuCfnzt+NF0LAY/x6MqwgWsCpa3F82z/J4jNeKvw8hdiVJqqekhsu5
         jvCt7d1gYy4VIyc09EacaFydQ5tCEWVuYvmbJios6BL4c9gX9Au1Dy0P7YOhK5ioDNAy
         QAzxnWzSfv7aB5BVMBbtmR7oEu4iyJeE0hWjkE7U3BzUGO36gV8zehvTE/mQTByipWn1
         q1Pg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from:dkim-signature;
        bh=nean5KzGgPTYBSLoLsUHGS7++gBG6XLbIiW5iStY59w=;
        b=tLfBlGsYRY9+zcbOnjMZV9U2kd+eZuGQDk5RZSu2UuSXeuOOv2bI9e7EllABFZ/3Rq
         KP8PabfJHiDv+Rcuv5SNKsE4pSXOwczvaP3j0eQ1LbaDYWLmLvXkTyIKHP7QpcXNqDKf
         e54eAgxMv4sBUKuz+bcQY+MeloHMOAPPFxccdE1fSeaoqTalLKu2D7s2xCvW7DE9YsLj
         LNPkoQXWlvKeB5GiBIYCXVoB0iUPVOwp7xZ34kdT3U9Sbpg6FfhNkuoKHSIz9RawrckR
         XK51x18ptcRPqur0/uYTuLOyK2mQj5KBNIzdIqEWDx3zPId7hdTFL7oTDcphGK4M9UmM
         ex2g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=HvriUcWC;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id a34-v6si40535036pld.249.2018.11.18.06.19.09;
        Sun, 18 Nov 2018 06:19:23 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728101AbeKSAjW (ORCPT <rfc822;kim.jamie.bradley@gmail.com>
        + 99 others); Sun, 18 Nov 2018 19:39:22 -0500
Received: from mail-wm1-f65.google.com ([209.85.128.65]:52111 "EHLO
        mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726643AbeKSAjL (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 18 Nov 2018 19:39:11 -0500
Received: by mail-wm1-f65.google.com with SMTP id w7-v6so2814319wmc.1;
        Sun, 18 Nov 2018 06:18:43 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:in-reply-to:references;
        bh=nean5KzGgPTYBSLoLsUHGS7++gBG6XLbIiW5iStY59w=;
        b=HvriUcWCC1wIt+abC5mLh8VIQy2I8AKBrmdZ4fxQ3R2eu5mbi10Ipz+Up+4V4oID1Z
         SogoTJbVxxpzdmdI16iI7CltDBXNiwG9eHseqwD5x0+sbFGGESE7Lqnpk2rAWZ7kEasL
         xEoV9+TGHf0RBMFC1fGChpXVkbSkKZndqQPAhmYkzZved9Ns+4E+ugi0UsaJp/SCE1eG
         XI5OrhDbx0rNopaPKSXtcTS9GgVwMZ8pTWQe2dCtq/X+1v7lAPgp/NEIZ36xlI2OLa1i
         CPSzoWNYp+f0O2pvOs1llvzShq9+V6DeaMIONImYlEboswmKS5HpraJJSZ8or7/+m47V
         1Xiw==
X-Received: by 2002:a1c:b102:: with SMTP id a2-v6mr4542183wmf.101.1542550722544;
        Sun, 18 Nov 2018 06:18:42 -0800 (PST)
Received: from ThinkPad.home ([185.219.176.209])
        by smtp.gmail.com with ESMTPSA id d4sm29814412wrp.89.2018.11.18.06.18.40
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
        Sun, 18 Nov 2018 06:18:42 -0800 (PST)
From: Mesih Kilinc <mesihkilinc@gmail.com>
To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com
Cc: Mesih Kilinc <mesihkilinc@gmail.com>,
        Maxime Ripard <maxime.ripard@free-electrons.com>,
        Chen-Yu Tsai <wens@csie.org>,
        Russell King <linux@armlinux.org.uk>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Marc Zyngier <marc.zyngier@arm.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Icenowy Zheng <icenowy@aosc.io>,
        Rob Herring <robh+dt@kernel.org>,
        Julian Calaby <julian.calaby@gmail.com>,
        Mesih Kilinc <mesihkilnc@gmail.com>
Subject: [RFC PATCH v2 13/14] ARM: dts: suniv: add initial DTSI file for F1C100s
Date: Sun, 18 Nov 2018 17:17:12 +0300
Message-Id: <b1cc86d5330df59e75914ab3c3a773900b589455.1542546735.git.mesihkilinc@gmail.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <cover.1542546735.git.mesihkilinc@gmail.com>
References: <cover.1542546735.git.mesihkilinc@gmail.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHLEjtdPFb1cpRAA--.15308S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXF1kuryUuFWxAr18Gr1rWFg_yoWrWw17pF
	nrCrZ5Jrs3Zr1S9w4YgFWfKF95Ga4kCFykKwnFyFW8JrySqFWqvayxtFWfXF1UXrW7Zw4Y
	qFs3Zry8KrnrXaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPSb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW5XwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_Gr1j6F4UJwCY
	IxAIcVC2z280aVCY1x0267AKxVW8Jr0_Cr1UMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI
	0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAF
	wI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVW8ZVWrXwCIc4
	0Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7I
	U54pB3UUUUU==

F1C100s is one product with the suniv die, which has a 32MiB co-packaged
DDR1 DRAM chip. As we have the support for suniv pin controller and CCU now, add a
initial DTSI for it.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Signed-off-by: Mesih Kilinc <mesihkilnc@gmail.com>
---
 arch/arm/boot/dts/suniv-f1c100s.dtsi | 158 +++++++++++++++++++++++++++++++++++
 1 file changed, 158 insertions(+)
 create mode 100644 arch/arm/boot/dts/suniv-f1c100s.dtsi

diff --git a/arch/arm/boot/dts/suniv-f1c100s.dtsi b/arch/arm/boot/dts/suniv-f1c100s.dtsi
new file mode 100644
index 0000000..d98f658
--- /dev/null
+++ b/arch/arm/boot/dts/suniv-f1c100s.dtsi
@@ -0,0 +1,158 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR X11)
+/*
+ * Copyright 2018 Icenowy Zheng <icenowy@aosc.io>
+ * Copyright 2018 Mesih Kilinc <mesihkilinc@gmail.com>
+ */
+
+#include <dt-bindings/clock/suniv-ccu-f1c100s.h>
+#include <dt-bindings/reset/suniv-ccu-f1c100s.h>
+
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	interrupt-parent = <&intc>;
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		osc24M: clk-24M {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <24000000>;
+			clock-output-names = "osc24M";
+		};
+
+		osc32k: clk-32k {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <32768>;
+			clock-output-names = "osc32k";
+		};
+
+		fake100M: clk-100M {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <100000000>;
+			clock-output-names = "fake-100M";
+		};
+	};
+
+	cpus {
+		#address-cells = <0>;
+		#size-cells = <0>;
+
+		cpu {
+			compatible = "arm,arm926ej-s";
+			device_type = "cpu";
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		sram-controller@1c00000 {
+			compatible = "allwinner,sun4i-a10-sram-controller";
+			reg = <0x01c00000 0x30>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			sram_d: sram@10000 {
+				compatible = "mmio-sram";
+				reg = <0x00010000 0x1000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges = <0 0x00010000 0x1000>;
+
+				otg_sram: sram-section@0 {
+					compatible = "allwinner,sun4i-a10-sram-d";
+					reg = <0x0000 0x1000>;
+					status = "disabled";
+				};
+			};
+		};
+
+		ccu: clock@1c20000 {
+			compatible = "allwinner,suniv-f1c100s-ccu";
+			reg = <0x01c20000 0x400>;
+			clocks = <&osc24M>, <&osc32k>;
+			clock-names = "hosc", "losc";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
+
+		intc: interrupt-controller@1c20400 {
+			compatible = "allwinner,suniv-f1c100s-ic";
+			reg = <0x01c20400 0x400>;
+			interrupt-controller;
+			#interrupt-cells = <1>;
+		};
+
+		pio: pinctrl@1c20800 {
+			compatible = "allwinner,suniv-f1c100s-pinctrl";
+			reg = <0x01c20800 0x400>;
+			interrupts = <38>, <39>, <40>;
+			clocks = <&ccu CLK_BUS_PIO>, <&osc24M>, <&osc32k>;
+			clock-names = "apb", "hosc", "losc";
+			gpio-controller;
+			interrupt-controller;
+			#interrupt-cells = <3>;
+			#gpio-cells = <3>;
+
+			uart0_pins_a: uart-pins-pe {
+				pins = "PE0", "PE1";
+				function = "uart0";
+			};
+		};
+
+		timer@1c20c00 {
+			compatible = "allwinner,suniv-f1c100s-timer";
+			reg = <0x01c20c00 0x90>;
+			interrupts = <13>;
+			clocks = <&osc24M>;
+		};
+
+		wdt: watchdog@1c20ca0 {
+			compatible = "allwinner,sun6i-a31-wdt";
+			reg = <0x01c20ca0 0x20>;
+		};
+
+		uart0: serial@1c25000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25000 0x400>;
+			interrupts = <1>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu CLK_BUS_UART0>;
+			resets = <&ccu RST_BUS_UART0>;
+			status = "disabled";
+		};
+
+		uart1: serial@1c25400 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25400 0x400>;
+			interrupts = <2>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu CLK_BUS_UART1>;
+			resets = <&ccu RST_BUS_UART1>;
+			status = "disabled";
+		};
+
+		uart2: serial@1c25800 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x01c25800 0x400>;
+			interrupts = <3>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&ccu CLK_BUS_UART2>;
+			resets = <&ccu RST_BUS_UART2>;
+			status = "disabled";
+		};
+	};
+};
-- 
2.7.4
