# counter_using_clock_divider-
# EXPERIMENT – 3.B 4- bit Up/Down Counter and MOD-10 Counter using Clock Divider in FPGA

# Aim
To design and simulate a 4-bit Up/Down Counter and MOD-10 Counter using Verilog HDL, and verify their functionality using a Clock Divider in FPGA (Vivado 2024.2).

# Apparatus Required
Vivado 2024.2

# Procedure
Launch Vivado 2024.2
Open Vivado and create a new RTL project.
Design the Verilog Code
Write the Verilog code for:
4-bit Up/Down Counter
MOD-10 Counter
Clock Divider
Create the Testbench
Write a testbench to simulate counter behavior.
The testbench should apply clock and reset signals and monitor output.
Create the Verilog Files
Add design module and testbench into the Vivado project.
Run Simulation
Run behavioral simulation.
Observe the Waveforms
Verify counting sequence:
Up counter: 0 → 15
Down counter: 15 → 0
MOD-10: 0 → 9 → 0
Save and Document Results
Capture waveform screenshots and save logs.
NOTE: These files go in Design Sources:
   clock_divider.v
   up_down_counter.v
   mod10_counter.v
   top_counter.v  (Your Top Module)
So the Top Module (Using Clock Divider) must be placed in: Design Sources
After adding it: Right click top_counter- Select Set as Top
tb_counter.v - Testbench is used only for simulation.

# Code
# Clock Divider 
```

`timescale 1ns / 1 ps

module clk_div(clk,rst,slow_clk);

input clk,rst;
output reg slow_clk;

    reg [19:0] count;

    always @(posedge clk or posedge rst) 
    begin
        if (rst) 
        begin
            count <= 0;
            slow_clk <= 0;
        end
        else begin
            count <= count + 1'b1;
            slow_clk <= count[19];   
        end
    end

endmodule

```
# 4-bit Up/Down Counter
```

`timescale 1ns / 1 ps

module up_down_counter(clk,rst,mode,count);

input clk,rst,mode;
output reg [3:0] count;

always @(posedge clk or posedge rst) 
begin
        if (rst)
            count <= 4'b0000;
        else if (mode)
            count <= count + 1;
        else
            count <= count - 1;
end

endmodule

```
# MOD-10 Counter
```

`timescale 1ns / 1 ps

module mod10_counter(clk,rst,count);

input clk,rst;
output reg [3:0] count;

always @(posedge clk or posedge rst) 
begin
        if (rst)
            count <= 4'b0000;
        else if (count == 4'd9)
            count <= 4'b0000;
        else
            count <= count + 1;
end

endmodule

```
# Top Module (Using Clock Divider)
```

`timescale 1ns / 1 ps

module top_counter(clk,rst,mode,updown_out,mod10_out,slow_clk);

input clk,rst,mode;
output [3:0] updown_out;
output [3:0] mod10_out;

output slow_clk;
wire s;

    clk_div dut1 (clk, rst, s);
    up_down_counter dut2 (s, rst, mode, updown_out);
    mod10_counter dut3 (s, rst, mod10_out);
    assign slow_clk = s;
endmodule

```
# Testbench

```

`timescale 1ns / 1ps

module top_counter_tb;

reg clk;
reg rst;
reg mode;

wire [3:0] updown_out;
wire [3:0] mod10_out;
wire slow_clk;

top_counter dut(clk, rst, mode, updown_out, mod10_out, slow_clk);

always #5 clk = ~clk;

initial
begin
    clk = 0;
    rst = 1;
    mode = 1;

    #50
    rst = 0;

    #30000000
    mode = 0;

    #50000000
    $finish;
end

endmodule

```
# Output Waveform:

![image](https://github.com/subhashspace/counter_using_clock_divider-/blob/main/clock_divider.png)

# Conclusion
The 4-bit Up/Down Counter and MOD-10 Counter were successfully designed using Verilog HDL and verified through simulation in Vivado 2024.2. The clock divider was used to generate a slower clock suitable for FPGA implementation. The waveform analysis confirmed correct counting sequences in both up/down and MOD-10 modes.
