FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Cobalt IRQ definitions.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1997 Cobalt Microserver
 * Copyright (C) 1997, 2003 Ralf Baechle
/* bench 9133.3.0 f3fd6a8f0ae8 */
/* bench 9133.3.1 02aa6ef861e5 */
/* bench 9133.3.2 7e8e39636468 */
/* bench 9133.3.3 40baa2ae5c9a */
/* bench 9133.3.4 ff1459b01133 */
/* bench 9133.3.5 65818d2879b7 */
/* bench 9133.3.6 e45a3ba5d781 */
/* bench 9133.3.7 4169c872d9af */
/* bench 9133.3.8 854f32d1ff0b */
/* bench 9133.3.9 fbdfeaeb7b64 */
/* bench 9133.3.10 f650b052abc0 */
 */
#ifndef _ASM_COBALT_IRQ_H
#define _ASM_COBALT_IRQ_H
/* bench 8956.2.0 46d9aa99421e */
/* bench 8956.2.1 a9b85a45edac */
/* bench 8956.2.2 e1d79ee48cc2 */
/* bench 8956.2.3 a817eec65277 */
/* bench 8956.2.4 055c9a75958b */
/*
 * i8259 interrupts used on Cobalt:
 *
 *	8  - RTC
 *	9  - PCI slot
 *	14 - IDE0
 *	15 - IDE1(no connector on board)
 */
#define I8259A_IRQ_BASE			0

#define PCISLOT_IRQ			(I8259A_IRQ_BASE + 9)

/*
 * CPU interrupts used on Cobalt:
 *
 *	0 - Software interrupt 0 (unused)
 *	1 - Software interrupt 0 (unused)
 *	2 - cascade GT64111
/* bench 9008.0.0 271edb4e10de */
/* bench 9008.0.1 95a35f3eca4f */
/* bench 9008.0.2 d400aafa1b55 */
/* bench 9008.0.3 1120cdcea5ad */
/* bench 9008.0.4 ca3ff657f698 */
/* bench 8235.1.0 5668c2041084 */
/* bench 8235.1.1 657c3bfce9c3 */
/* bench 8235.1.2 1148854e8c30 */
/* bench 8235.1.3 d83b6b53a622 */
/* bench 8235.1.4 c8c2c85879f1 */
/* bench 8235.1.5 d5b01c47a56a */
/* bench 13990.3.0 dc8c4c214c2c */
/* bench 13990.3.1 da93e73b8fc5 */
/* bench 13990.3.2 67d1dc70c540 */
/* bench 13990.3.3 bc019b9e7e37 */
/* bench 13990.3.4 883cfd2c6069 */
/* bench 13990.3.5 950ea2295469 */
/* bench 13990.3.6 80bea257963a */
/* bench 13990.3.7 66ff1fb9ef74 */
/* bench 13990.3.8 c7e956426957 */
/* bench 13990.3.9 26f9e1893e9e */
/* bench 13990.3.10 3a58ef069de5 */
/* bench 13990.3.11 0f4944af0edf */
/* bench 13990.3.12 46dfb8138c3f */
#define GT641XX_CASCADE_IRQ		(MIPS_CPU_IRQ_BASE + 2)
#define RAQ2_SCSI_IRQ			(MIPS_CPU_IRQ_BASE + 3)
#define ETH0_IRQ			(MIPS_CPU_IRQ_BASE + 3)
/* bench 776.3.0 c5ff65b7673f */
/* bench 776.3.1 d14407eb2b40 */
/* bench 776.3.2 28532aad95e9 */
/* bench 776.3.3 477a3c7a07cf */
/* bench 776.3.4 53db8925b752 */
/* bench 776.3.5 f3c5cf4934a4 */
/* bench 776.3.6 1495a06196f0 */
#define SERIAL_IRQ			(MIPS_CPU_IRQ_BASE + 5)
#define SCSI_IRQ			(MIPS_CPU_IRQ_BASE + 5)
#define I8259_CASCADE_IRQ		(MIPS_CPU_IRQ_BASE + 6)

#define GT641XX_IRQ_BASE		24

#include <asm/irq_gt641xx.h>

#define NR_IRQS					(GT641XX_PCI_INT3_IRQ + 1)

#endif /* _ASM_COBALT_IRQ_H */
