superscalar
wide-issue processor
dynamic scheduling
instruction level parallelism
ILP
in-order superscalar
out-of-order superscalar
data dependency graph
instruction window
instruction queue
instruction scheduler
ready instruction
execution unit
RAW dependency
true dependency
WAW dependency
WAR dependency
register renaming
register renamer
register alias table
RAT
architectural registers
physical registers
single assignment rule
physical register file
data forwarding
IPC
control dependency
branch prediction
exception
software exception
trap instruction
page fault
divide-by-0
arithmetic overflow
hardware exception
interrupt
exception handler
precise exception
architectural state
in-order commit
retirement register file
RRF
branch misprediction
RAT snapshot
physical register recycling
load/store queue
memory renaming
store queue
load queue
flush
address generation unit
AGU
branch target buffer
BTB
global history buffer
GHB
return stack
RS
structural hazards
data hazards
data hazards (registers)
data hazards (memory)
control hazards
instruction queue size
physical register file size
energy efficiency
VLIW
ALU
load/store unit
commit unit
operation queue
instruction fetch buffer