// Seed: 4215588814
module module_0 #(
    parameter id_2 = 32'd0,
    parameter id_4 = 32'd22
) (
    id_1
);
  inout wire id_1;
  localparam id_2 = 1;
  wire id_3;
  logic [id_2 : {  id_2  }] _id_4;
  wire id_5;
  wire [-1  <->  1 : id_4] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_6 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 (id_9);
  inout wire id_7;
  input wire _id_6;
  output reg id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  for (id_11 = -1'h0 - (id_7); id_4[id_6]; id_5 = id_7) begin : LABEL_0
    logic id_12;
    ;
    wire id_13;
  end
  always id_4[id_1] <= {id_4, -1};
endmodule
