
*** Running vivado
    with args -log rx_top_level.vds -m64 -mode batch -messageDb vivado.pb -notrace -source rx_top_level.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source rx_top_level.tcl -notrace
Command: synth_design -top rx_top_level -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -100 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 291.395 ; gain = 119.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rx_top_level' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_top_level.v:31]
INFO: [Synth 8-638] synthesizing module 'rx_low_pass_filter' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_low_pass_filter.v:23]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_128_low_pass' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128_low_pass.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_128_low_pass' (1#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128_low_pass.v:4]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_128' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_128' (2#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_low_pass_filter' (3#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_low_pass_filter.v:23]
INFO: [Synth 8-638] synthesizing module 'rx_band_pass_filter' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_band_pass_filter.v:23]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_512_band_pass' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512_band_pass.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_512_band_pass' (4#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512_band_pass.v:4]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_512' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_512' (5#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_band_pass_filter' (6#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_band_pass_filter.v:23]
INFO: [Synth 8-638] synthesizing module 'rx_samples_organizer' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_samples_organizer.v:30]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_internal_controller' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v:31]
	Parameter MEMORY_LENGTH bound to: 510 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_510_filtered_samples' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_510_filtered_samples.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_510_filtered_samples' (7#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_510_filtered_samples.v:4]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_internal_controller' (8#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v:31]
INFO: [Synth 8-256] done synthesizing module 'rx_samples_organizer' (9#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_samples_organizer.v:30]
INFO: [Synth 8-638] synthesizing module 'rx_correlator' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:25]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized0' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized0' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_1' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:104]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized1' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized1' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_2' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:122]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized2' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized2' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_3' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:140]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized3' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized3' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_4' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:158]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized4' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized4' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_5' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:176]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized5' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized5' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_6' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:194]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized6' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized6' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_7' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:212]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized7' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized7' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_8' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:231]
INFO: [Synth 8-638] synthesizing module 'rx_correlation_unit__parameterized8' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
	Parameter SAMPLE_POSITION bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_correlation_unit__parameterized8' (10#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:22]
WARNING: [Synth 8-350] instance 'rx_correlation_unit_9' of module 'rx_correlation_unit' requires 9 connections, but only 8 given [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:249]
INFO: [Synth 8-638] synthesizing module 'rx_sequences_bits_feader' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_sequnces_bits_feader.v:24]
INFO: [Synth 8-638] synthesizing module 'rx_BRAM_16_256_binary_sequences' [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_256_binary_sequences.v:6]
INFO: [Synth 8-256] done synthesizing module 'rx_BRAM_16_256_binary_sequences' (11#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_256_binary_sequences.v:6]
INFO: [Synth 8-256] done synthesizing module 'rx_sequences_bits_feader' (12#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_sequnces_bits_feader.v:24]
INFO: [Synth 8-256] done synthesizing module 'rx_correlator' (13#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:25]
INFO: [Synth 8-256] done synthesizing module 'rx_top_level' (14#1) [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_top_level.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 332.305 ; gain = 160.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 332.305 ; gain = 160.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 332.305 ; gain = 160.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "wnew_sample_trigg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v:62]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v:340]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 379.551 ; gain = 207.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  20 Input     41 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 20    
	   2 Input      9 Bit       Adders := 40    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 11    
+---Registers : 
	               41 Bit    Registers := 3     
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 25    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 25    
+---RAMs : 
	               8K Bit         RAMs := 20    
	               4K Bit         RAMs := 3     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 40    
	   2 Input      9 Bit        Muxes := 60    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 86    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx_top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx_BRAM_16_128_low_pass 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module rx_BRAM_16_128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module rx_low_pass_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               41 Bit    Registers := 1     
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rx_BRAM_16_512_band_pass 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module rx_BRAM_16_512 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module rx_band_pass_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_BRAM_16_510_filtered_samples 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module rx_BRAM_internal_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rx_samples_organizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rx_correlation_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module rx_correlation_unit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module rx_correlation_unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module rx_correlation_unit__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rx_BRAM_16_256_binary_sequences 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module rx_sequences_bits_feader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module rx_correlator 
Detailed RTL Component Info : 
+---Adders : 
	  20 Input     41 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 458.328 ; gain = 286.125
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_low_pass_filter_0/wnew_sample_trigg" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP rx_low_pass_filter_0/rfiltered_sample_acum_reg, operation Mode is: (P+A*B)'.
DSP Report: register rx_low_pass_filter_0/rfiltered_sample_acum_reg is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_acum_reg.
DSP Report: operator rx_low_pass_filter_0/rfiltered_sample_acum0 is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_acum_reg.
DSP Report: operator rx_low_pass_filter_0/rfiltered_sample_acum1 is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_acum_reg.
DSP Report: Generating DSP rx_low_pass_filter_0/rfiltered_sample_final_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register rx_low_pass_filter_0/rfiltered_sample_final_reg is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_final_reg.
DSP Report: operator rx_low_pass_filter_0/rfiltered_sample_final0 is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_final_reg.
DSP Report: operator rx_low_pass_filter_0/rfiltered_sample_final1 is absorbed into DSP rx_low_pass_filter_0/rfiltered_sample_final_reg.
DSP Report: Generating DSP rx_low_pass_filter_0/ofiltered_sample, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator rx_low_pass_filter_0/ofiltered_sample is absorbed into DSP rx_low_pass_filter_0/ofiltered_sample.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.746 ; gain = 287.543
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 459.746 ; gain = 287.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-5730] RAM rx_band_pass_filter_0/rx_BRAM_16_512_band_pass_0/ram_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM rx_band_pass_filter_0/rx_BRAM_16_512_0/ram_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------+-------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+
|Module Name  | RTL Object                                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name       | 
+-------------+-------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+
|rx_top_level | rx_low_pass_filter_0/rx_BRAM_16_128_0/ram_reg                                                   | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__28 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_0/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__32 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_1/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__34 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_2/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__36 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_3/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__38 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_4/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__40 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_5/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__42 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_6/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__44 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_7/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__46 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_8/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__48 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_9/rx_BRAM_16_510_filtered_samples_0/ram_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__50 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_10/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__52 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_11/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__54 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_12/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__56 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_13/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__58 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_14/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__60 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_15/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__62 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_16/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__64 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__66 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_18/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__68 | 
|rx_top_level | rx_samples_organizer_0/rx_BRAM_internal_controller_19/rx_BRAM_16_510_filtered_samples_0/ram_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | rx_top_level/extram__70 | 
+-------------+-------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------+-----------------------------------+
|Module Name  | RTL Object                                                           | Inference | Size (Depth x Width) | Primitives                  | Hierarchical Name                 | 
+-------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------+-----------------------------------+
|rx_top_level | rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/ram_reg               | Implied   | 128 x 16             | RAM64X1D x 2  RAM64M x 10   | rx_top_level/ram                  | 
|rx_top_level | rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | rx_top_level/rx_correlator/ram__1 | 
+-------------+----------------------------------------------------------------------+-----------+----------------------+-----------------------------+-----------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+-------------------+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rx_low_pass_filter | (P+A*B)'         | No           | 16     | 16     | 41     | 25     | 41     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|rx_low_pass_filter | (PCIN+A*B)'      | No           | 16     | 16     | 41     | 25     | 41     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|rx_top_level       | PCIN+(A:0x0):B+C | No           | 30     | 16     | 9      | -1     | -1     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+-------------------+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[40] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[39] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[38] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[37] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[36] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[35] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[34] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[33] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[32] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[31] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[30] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[29] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[28] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[27] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[26] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[25] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[24] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[23] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[22] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[21] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[20] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[19] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[18] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[17] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[16] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[1] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[2] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[3] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[4] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[5] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[6] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[7] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[8] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[9] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[10] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[11] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[12] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[13] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3886] merging instance '\rx_band_pass_filter_0/rfiltered_sample_final_reg[14] ' (FDRE) to '\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] )
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[15] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[14] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[13] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[12] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[11] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[10] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[9] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[8] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[7] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rx_BRAM_16_128_low_pass_0/dob_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized1.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized3.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized4.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized5.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized6.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized7.
WARNING: [Synth 8-3332] Sequential element (obit_ready_reg) is unused and will be removed from module rx_correlation_unit__parameterized8.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_RAM_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rwrite_address_samples_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_low_pass_filter_0/rread_address_samples_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[40] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[39] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[38] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[37] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[36] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[35] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[34] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[33] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[32] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[31] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[30] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[29] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[28] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[27] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[26] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[25] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[24] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[23] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[22] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[21] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[20] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[19] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[18] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[17] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[16] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[15] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[14] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[13] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[12] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[11] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[10] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[9] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[8] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[7] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rfiltered_sample_final_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[7] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[3] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[2] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[1] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rread_address_RAM_reg[0] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rwrite_address_samples_reg[7] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rwrite_address_samples_reg[6] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rwrite_address_samples_reg[5] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rwrite_address_samples_reg[4] ) is unused and will be removed from module rx_top_level.
WARNING: [Synth 8-3332] Sequential element (\rx_band_pass_filter_0/rwrite_address_samples_reg[3] ) is unused and will be removed from module rx_top_level.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 506.266 ; gain = 334.063
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 506.266 ; gain = 334.063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 506.266 ; gain = 334.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_0/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_1/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_2/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_3/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_4/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_5/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_6/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_7/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_8/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_9/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_10/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_11/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_12/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_13/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_14/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_15/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_16/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_18/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_samples_organizer_0/rx_BRAM_internal_controller_19/rx_BRAM_16_510_filtered_samples_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 528.117 ; gain = 355.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   333|
|3     |LUT1     |    39|
|4     |LUT2     |    46|
|5     |LUT3     |  1234|
|6     |LUT4     |   312|
|7     |LUT5     |   207|
|8     |LUT6     |   772|
|9     |RAMB18E1 |    21|
|10    |FDRE     |  1451|
|11    |FDSE     |    15|
|12    |IBUF     |     4|
|13    |OBUF     |   656|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |  5091|
|2     |  rx_correlator_0                       |rx_correlator                       |  3277|
|3     |    rx_correlation_unit_0               |rx_correlation_unit                 |   128|
|4     |    rx_correlation_unit_1               |rx_correlation_unit__parameterized0 |   126|
|5     |    rx_correlation_unit_2               |rx_correlation_unit__parameterized1 |   147|
|6     |    rx_correlation_unit_3               |rx_correlation_unit__parameterized2 |   125|
|7     |    rx_correlation_unit_4               |rx_correlation_unit__parameterized3 |   125|
|8     |    rx_correlation_unit_5               |rx_correlation_unit__parameterized4 |   126|
|9     |    rx_correlation_unit_6               |rx_correlation_unit__parameterized5 |   125|
|10    |    rx_correlation_unit_7               |rx_correlation_unit__parameterized6 |   125|
|11    |    rx_correlation_unit_8               |rx_correlation_unit__parameterized7 |   126|
|12    |    rx_correlation_unit_9               |rx_correlation_unit__parameterized8 |   126|
|13    |    rx_sequences_bits_feader_0          |rx_sequences_bits_feader            |   871|
|14    |      rx_BRAM_16_256_binary_sequences_0 |rx_BRAM_16_256_binary_sequences     |   849|
|15    |  rx_samples_organizer_0                |rx_samples_organizer                |  1151|
|16    |    rx_BRAM_internal_controller_0       |rx_BRAM_internal_controller         |    58|
|17    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_37  |     2|
|18    |    rx_BRAM_internal_controller_1       |rx_BRAM_internal_controller_0       |    56|
|19    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_36  |     2|
|20    |    rx_BRAM_internal_controller_10      |rx_BRAM_internal_controller_1       |    57|
|21    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_35  |     2|
|22    |    rx_BRAM_internal_controller_11      |rx_BRAM_internal_controller_2       |    56|
|23    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_34  |     2|
|24    |    rx_BRAM_internal_controller_12      |rx_BRAM_internal_controller_3       |    56|
|25    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_33  |     2|
|26    |    rx_BRAM_internal_controller_13      |rx_BRAM_internal_controller_4       |    56|
|27    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_32  |     2|
|28    |    rx_BRAM_internal_controller_14      |rx_BRAM_internal_controller_5       |    57|
|29    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_31  |     2|
|30    |    rx_BRAM_internal_controller_15      |rx_BRAM_internal_controller_6       |    58|
|31    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_30  |     2|
|32    |    rx_BRAM_internal_controller_16      |rx_BRAM_internal_controller_7       |    57|
|33    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_29  |     2|
|34    |    rx_BRAM_internal_controller_17      |rx_BRAM_internal_controller_8       |    57|
|35    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_28  |     2|
|36    |    rx_BRAM_internal_controller_18      |rx_BRAM_internal_controller_9       |    58|
|37    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_27  |     2|
|38    |    rx_BRAM_internal_controller_19      |rx_BRAM_internal_controller_10      |    56|
|39    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_26  |     2|
|40    |    rx_BRAM_internal_controller_2       |rx_BRAM_internal_controller_11      |    57|
|41    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_25  |     2|
|42    |    rx_BRAM_internal_controller_3       |rx_BRAM_internal_controller_12      |    56|
|43    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_24  |     2|
|44    |    rx_BRAM_internal_controller_4       |rx_BRAM_internal_controller_13      |    57|
|45    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_23  |     2|
|46    |    rx_BRAM_internal_controller_5       |rx_BRAM_internal_controller_14      |    57|
|47    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_22  |     2|
|48    |    rx_BRAM_internal_controller_6       |rx_BRAM_internal_controller_15      |    57|
|49    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_21  |     2|
|50    |    rx_BRAM_internal_controller_7       |rx_BRAM_internal_controller_16      |    59|
|51    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_20  |     2|
|52    |    rx_BRAM_internal_controller_8       |rx_BRAM_internal_controller_17      |    59|
|53    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples_19  |     2|
|54    |    rx_BRAM_internal_controller_9       |rx_BRAM_internal_controller_18      |    55|
|55    |      rx_BRAM_16_510_filtered_samples_0 |rx_BRAM_16_510_filtered_samples     |     2|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 528.117 ; gain = 306.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 528.117 ; gain = 355.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 581.410 ; gain = 371.809
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 581.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 19:44:45 2018...
