// Seed: 2169323265
module module_0;
  wor id_1;
  parameter id_2 = id_1;
  module_2 modCall_1 (id_2);
  assign module_1.type_4 = 0;
  wire id_3;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  real id_3;
  assign id_1 = -1 == -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  assign module_0.type_4 = 0;
  parameter id_3 = 1'b0 ** -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_17 = id_4;
  always $display(id_15);
  module_2 modCall_1 (id_6);
  always id_14 <= -1 == id_8;
endmodule
