EESchema-LIBRARY Version 2.3  07/10/2010-12:20:41
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 218
#
# Dev Name: 27C08032P6
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27C08032P6 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 27C080
F0 "IC" -300 1225 50 H V L B
F1 "27C08032P6" -300 -1300 50 H V L B
F2 "atmel-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1200 300 -1200
P 2 1 0 0 300 -1200 300 1200
P 2 1 0 0 300 1200 -300 1200
P 2 1 0 0 -300 1200 -300 -1200
X !CE 22 -400 -1000 100 R 40 40 1 1 I 
X !OE!VPP 24 -400 -1100 100 R 40 40 1 1 I 
X A0 12 -400 1100 100 R 40 40 1 1 I 
X A1 11 -400 1000 100 R 40 40 1 1 I 
X A2 10 -400 900 100 R 40 40 1 1 I 
X A3 9 -400 800 100 R 40 40 1 1 I 
X A4 8 -400 700 100 R 40 40 1 1 I 
X A5 7 -400 600 100 R 40 40 1 1 I 
X A6 6 -400 500 100 R 40 40 1 1 I 
X A7 5 -400 400 100 R 40 40 1 1 I 
X A8 27 -400 300 100 R 40 40 1 1 I 
X A9 26 -400 200 100 R 40 40 1 1 I 
X A10 23 -400 100 100 R 40 40 1 1 I 
X A11 25 -400 0 100 R 40 40 1 1 I 
X A12 4 -400 -100 100 R 40 40 1 1 I 
X A13 28 -400 -200 100 R 40 40 1 1 I 
X A14 29 -400 -300 100 R 40 40 1 1 I 
X A15 3 -400 -400 100 R 40 40 1 1 I 
X A16 2 -400 -500 100 R 40 40 1 1 I 
X A17 30 -400 -600 100 R 40 40 1 1 I 
X A18 31 -400 -700 100 R 40 40 1 1 I 
X A19 1 -400 -800 100 R 40 40 1 1 I 
X O0 13 400 1100 100 L 40 40 1 1 T 
X O1 14 400 1000 100 L 40 40 1 1 T 
X O2 15 400 900 100 L 40 40 1 1 T 
X O3 17 400 800 100 L 40 40 1 1 T 
X O4 18 400 700 100 L 40 40 1 1 T 
X O5 19 400 600 100 L 40 40 1 1 T 
X O6 20 400 500 100 L 40 40 1 1 T 
X O7 21 400 400 100 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 32 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C080J
# Package Name: PLCC32R
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27C080J IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 27C080
F0 "IC" -300 1225 50 H V L B
F1 "27C080J" -300 -1300 50 H V L B
F2 "atmel-PLCC32R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1200 300 -1200
P 2 1 0 0 300 -1200 300 1200
P 2 1 0 0 300 1200 -300 1200
P 2 1 0 0 -300 1200 -300 -1200
X !CE 22 -400 -1000 100 R 40 40 1 1 I 
X !OE!VPP 24 -400 -1100 100 R 40 40 1 1 I 
X A0 12 -400 1100 100 R 40 40 1 1 I 
X A1 11 -400 1000 100 R 40 40 1 1 I 
X A2 10 -400 900 100 R 40 40 1 1 I 
X A3 9 -400 800 100 R 40 40 1 1 I 
X A4 8 -400 700 100 R 40 40 1 1 I 
X A5 7 -400 600 100 R 40 40 1 1 I 
X A6 6 -400 500 100 R 40 40 1 1 I 
X A7 5 -400 400 100 R 40 40 1 1 I 
X A8 27 -400 300 100 R 40 40 1 1 I 
X A9 26 -400 200 100 R 40 40 1 1 I 
X A10 23 -400 100 100 R 40 40 1 1 I 
X A11 25 -400 0 100 R 40 40 1 1 I 
X A12 4 -400 -100 100 R 40 40 1 1 I 
X A13 28 -400 -200 100 R 40 40 1 1 I 
X A14 29 -400 -300 100 R 40 40 1 1 I 
X A15 3 -400 -400 100 R 40 40 1 1 I 
X A16 2 -400 -500 100 R 40 40 1 1 I 
X A17 30 -400 -600 100 R 40 40 1 1 I 
X A18 31 -400 -700 100 R 40 40 1 1 I 
X A19 1 -400 -800 100 R 40 40 1 1 I 
X O0 13 400 1100 100 L 40 40 1 1 T 
X O1 14 400 1000 100 L 40 40 1 1 T 
X O2 15 400 900 100 L 40 40 1 1 T 
X O3 17 400 800 100 L 40 40 1 1 T 
X O4 18 400 700 100 L 40 40 1 1 T 
X O5 19 400 600 100 L 40 40 1 1 T 
X O6 20 400 500 100 L 40 40 1 1 T 
X O7 21 400 400 100 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 32 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C080R
# Package Name: SO32X
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27C080R IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 27C080
F0 "IC" -300 1225 50 H V L B
F1 "27C080R" -300 -1300 50 H V L B
F2 "atmel-SO32X" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1200 300 -1200
P 2 1 0 0 300 -1200 300 1200
P 2 1 0 0 300 1200 -300 1200
P 2 1 0 0 -300 1200 -300 -1200
X !CE 22 -400 -1000 100 R 40 40 1 1 I 
X !OE!VPP 24 -400 -1100 100 R 40 40 1 1 I 
X A0 12 -400 1100 100 R 40 40 1 1 I 
X A1 11 -400 1000 100 R 40 40 1 1 I 
X A2 10 -400 900 100 R 40 40 1 1 I 
X A3 9 -400 800 100 R 40 40 1 1 I 
X A4 8 -400 700 100 R 40 40 1 1 I 
X A5 7 -400 600 100 R 40 40 1 1 I 
X A6 6 -400 500 100 R 40 40 1 1 I 
X A7 5 -400 400 100 R 40 40 1 1 I 
X A8 27 -400 300 100 R 40 40 1 1 I 
X A9 26 -400 200 100 R 40 40 1 1 I 
X A10 23 -400 100 100 R 40 40 1 1 I 
X A11 25 -400 0 100 R 40 40 1 1 I 
X A12 4 -400 -100 100 R 40 40 1 1 I 
X A13 28 -400 -200 100 R 40 40 1 1 I 
X A14 29 -400 -300 100 R 40 40 1 1 I 
X A15 3 -400 -400 100 R 40 40 1 1 I 
X A16 2 -400 -500 100 R 40 40 1 1 I 
X A17 30 -400 -600 100 R 40 40 1 1 I 
X A18 31 -400 -700 100 R 40 40 1 1 I 
X A19 1 -400 -800 100 R 40 40 1 1 I 
X O0 13 400 1100 100 L 40 40 1 1 T 
X O1 14 400 1000 100 L 40 40 1 1 T 
X O2 15 400 900 100 L 40 40 1 1 T 
X O3 17 400 800 100 L 40 40 1 1 T 
X O4 18 400 700 100 L 40 40 1 1 T 
X O5 19 400 600 100 L 40 40 1 1 T 
X O6 20 400 500 100 L 40 40 1 1 T 
X O7 21 400 400 100 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 32 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27C080T
# Package Name: TSOP32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27C080T IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 27C080
F0 "IC" -300 1225 50 H V L B
F1 "27C080T" -300 -1300 50 H V L B
F2 "atmel-TSOP32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1200 300 -1200
P 2 1 0 0 300 -1200 300 1200
P 2 1 0 0 300 1200 -300 1200
P 2 1 0 0 -300 1200 -300 -1200
X !CE 30 -400 -1000 100 R 40 40 1 1 I 
X !OE!VPP 32 -400 -1100 100 R 40 40 1 1 I 
X A0 20 -400 1100 100 R 40 40 1 1 I 
X A1 19 -400 1000 100 R 40 40 1 1 I 
X A2 18 -400 900 100 R 40 40 1 1 I 
X A3 17 -400 800 100 R 40 40 1 1 I 
X A4 16 -400 700 100 R 40 40 1 1 I 
X A5 15 -400 600 100 R 40 40 1 1 I 
X A6 14 -400 500 100 R 40 40 1 1 I 
X A7 13 -400 400 100 R 40 40 1 1 I 
X A8 3 -400 300 100 R 40 40 1 1 I 
X A9 2 -400 200 100 R 40 40 1 1 I 
X A10 31 -400 100 100 R 40 40 1 1 I 
X A11 1 -400 0 100 R 40 40 1 1 I 
X A12 12 -400 -100 100 R 40 40 1 1 I 
X A13 4 -400 -200 100 R 40 40 1 1 I 
X A14 5 -400 -300 100 R 40 40 1 1 I 
X A15 11 -400 -400 100 R 40 40 1 1 I 
X A16 10 -400 -500 100 R 40 40 1 1 I 
X A17 6 -400 -600 100 R 40 40 1 1 I 
X A18 7 -400 -700 100 R 40 40 1 1 I 
X A19 9 -400 -800 100 R 40 40 1 1 I 
X O0 21 400 1100 100 L 40 40 1 1 T 
X O1 22 400 1000 100 L 40 40 1 1 T 
X O2 23 400 900 100 L 40 40 1 1 T 
X O3 25 400 800 100 L 40 40 1 1 T 
X O4 26 400 700 100 L 40 40 1 1 T 
X O5 27 400 600 100 L 40 40 1 1 T 
X O6 28 400 500 100 L 40 40 1 1 T 
X O7 29 400 400 100 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: VCCGND
X GND 24 0 -400 100 U 40 40 2 1 W 
X VCC 8 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT24CP
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT24CP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 24CXX
F0 "IC" -300 425 50 H V L B
F1 "AT24CP" -300 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X A0 1 400 100 100 L 40 40 1 1 I 
X A1 2 400 200 100 L 40 40 1 1 I 
X A2 3 400 300 100 L 40 40 1 1 I 
X GND 4 -400 -300 100 R 40 40 1 1 W 
X SCL 6 400 -200 100 L 40 40 1 1 B 
X SDA 5 400 -300 100 L 40 40 1 1 B 
X VCC 8 -400 300 100 R 40 40 1 1 W 
X WP 7 400 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT25P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT25P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 250X0
F0 "IC" -300 425 50 H V L B
F1 "AT25P" -300 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X CS/ 1 500 200 100 L 40 40 1 1 I 
X GND 4 -400 -300 100 R 40 40 1 1 W 
X HOLD/ 7 500 300 100 L 40 40 1 1 I 
X SCK 6 500 100 100 L 40 40 1 1 B 
X SI 5 500 -300 100 L 40 40 1 1 B 
X SO 2 500 -200 100 L 40 40 1 1 I 
X VCC 8 -400 300 100 R 40 40 1 1 W 
X WP/ 3 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT45DB642D
# Package Name: 28T-TSOP-1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT45DB642D IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT45DB642D
F0 "IC" -400 650 50 H V L B
F1 "AT45DB642D" -400 -700 50 H V L B
F2 "atmel-28T-TSOP-1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -600 500 -600
P 2 1 0 0 500 -600 500 600
P 2 1 0 0 500 600 -400 600
P 2 1 0 0 -400 600 -400 -600
X !CS 11 -500 0 100 R 40 40 1 1 I 
X !RESET 2 -500 300 100 R 40 40 1 1 I 
X !WP 3 -500 100 100 R 40 40 1 1 I 
X GND 7 -500 -500 100 R 40 40 1 1 W 
X GNDP 21 600 -500 100 L 40 40 1 1 W 
X I/O0 17 600 -300 100 L 40 40 1 1 B 
X I/O1 18 600 -200 100 L 40 40 1 1 B 
X I/O2 19 600 -100 100 L 40 40 1 1 B 
X I/O3 20 600 0 100 L 40 40 1 1 B 
X I/O4 23 600 100 100 L 40 40 1 1 B 
X I/O5 24 600 200 100 L 40 40 1 1 B 
X I/O6 25 600 300 100 L 40 40 1 1 B 
X I/O7 26 600 400 100 L 40 40 1 1 B 
X RDY/!BUSY 1 -500 -100 100 R 40 40 1 1 O 
X SCK/CLK 12 -500 200 100 R 40 40 1 1 I 
X SER/!BYTE 16 600 -400 100 L 40 40 1 1 I 
X SI 13 -500 -200 100 R 40 40 1 1 I 
X SO 14 -500 -300 100 R 40 40 1 1 O 
X VCC 6 -500 500 100 R 40 40 1 1 W 
X VCCP 22 600 500 100 L 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT80C51SND1C
# Package Name: PLCC84
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 2
#
DEF AT80C51SND1C IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT80C51SND1C" -600 -2400 50 H V L B
F2 "atmel-PLCC84" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP 13 700 -300 100 L 40 40 1 1 I 
X !TST 30 -700 1400 100 R 40 40 1 1 I 
X AIN0 49 -700 -1800 100 R 40 40 1 1 I 
X AIN1 50 -700 -1700 100 R 40 40 1 1 I 
X ALE 12 700 -200 100 L 40 40 1 1 O 
X AREFN 48 -700 -2000 100 R 40 40 1 1 I 
X AREFP 47 -700 -1900 100 R 40 40 1 1 I 
X AVDD 45 -700 -2200 100 R 40 40 1 1 W 
X AVSS 46 -700 -2100 100 R 40 40 1 1 W 
X D+ 33 -700 800 100 R 40 40 1 1 B 
X D- 34 -700 700 100 R 40 40 1 1 B 
X DCLK 57 700 700 100 L 40 40 1 1 O 
X DESL 58 700 800 100 L 40 40 1 1 O 
X DOUT 56 700 600 100 L 40 40 1 1 O 
X FILT 24 -700 1600 100 R 40 40 1 1 I 
X MCLK 63 -700 1000 100 R 40 40 1 1 O 
X MCMD 61 -700 1200 100 R 40 40 1 1 B 
X MDAT 62 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 8 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 7 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 6 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 5 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 4 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 3 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 84 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 83 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 14 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 15 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 16 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 17 700 1400 100 L 40 40 1 1 B 
X P1.4 18 700 1500 100 L 40 40 1 1 B 
X P1.5 19 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL 20 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA 21 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 78 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 77 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 71 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 70 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 69 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 68 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 67 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 66 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD 37 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD 38 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 39 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 40 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 41 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 42 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR 43 700 300 100 L 40 40 1 1 B 
X P3.7/!RD 44 700 400 100 L 40 40 1 1 B 
X P4.0/MISO 79 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI 80 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK 81 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS 82 -700 -700 100 R 40 40 1 1 I 
X P4.4 72 -700 -500 100 R 40 40 1 1 I 
X P4.5 73 -700 -400 100 R 40 40 1 1 I 
X P4.6 75 -700 -300 100 R 40 40 1 1 I 
X P4.7 76 -700 -200 100 R 40 40 1 1 I 
X P5.0 9 -700 -1500 100 R 40 40 1 1 B 
X P5.1 10 -700 -1400 100 R 40 40 1 1 B 
X P5.2 51 -700 -1300 100 R 40 40 1 1 B 
X P5.3 52 -700 -1200 100 R 40 40 1 1 B 
X RST 60 -700 1900 100 R 40 40 1 1 I 
X SCLK 59 700 900 100 L 40 40 1 1 O 
X X1 29 -700 1700 100 R 40 40 1 1 I 
X X2 27 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD 23 -500 200 100 R 40 40 2 1 W 
X PVSS 25 -500 -200 100 R 40 40 2 1 W 
X UVDD 31 -500 100 100 R 40 40 2 1 W 
X UVSS 32 -500 -100 100 R 40 40 2 1 W 
X VDD@1 1 0 400 100 D 40 40 2 1 W 
X VDD@2 22 100 400 100 D 40 40 2 1 W 
X VDD@3 35 200 400 100 D 40 40 2 1 W 
X VDD@4 54 300 400 100 D 40 40 2 1 W 
X VDD@5 64 400 400 100 D 40 40 2 1 W 
X VSS@1 2 0 -400 100 U 40 40 2 1 W 
X VSS@2 26 100 -400 100 U 40 40 2 1 W 
X VSS@3 36 200 -400 100 U 40 40 2 1 W 
X VSS@4 55 300 -400 100 U 40 40 2 1 W 
X VSS@5 65 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT80C51SND1C-7H
# Package Name: BGA81
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 2
#
DEF AT80C51SND1C-7H IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT80C51SND1C-7H" -600 -2400 50 H V L B
F2 "atmel-BGA81" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP B2 700 -300 100 L 40 40 1 1 I 
X !TST G2 -700 1400 100 R 40 40 1 1 I 
X AIN0 H5 -700 -1800 100 R 40 40 1 1 I 
X AIN1 H7 -700 -1700 100 R 40 40 1 1 I 
X ALE A1 700 -200 100 L 40 40 1 1 O 
X AREFN J6 -700 -2000 100 R 40 40 1 1 I 
X AREFP J7 -700 -1900 100 R 40 40 1 1 I 
X AVDD F5 -700 -2200 100 R 40 40 1 1 W 
X AVSS H6 -700 -2100 100 R 40 40 1 1 W 
X D+ J1 -700 800 100 R 40 40 1 1 B 
X D- H2 -700 700 100 R 40 40 1 1 B 
X DCLK H9 700 700 100 L 40 40 1 1 O 
X DESL G9 700 800 100 L 40 40 1 1 O 
X DOUT G7 700 600 100 L 40 40 1 1 O 
X FILT E4 -700 1600 100 R 40 40 1 1 I 
X MCLK F7 -700 1000 100 R 40 40 1 1 O 
X MCMD F8 -700 1200 100 R 40 40 1 1 B 
X MDAT F6 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 B3 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 B5 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 A4 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 A3 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 B4 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 D5 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 C6 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 D6 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 C3 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 B1 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 C1 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 C2 700 1400 100 L 40 40 1 1 B 
X P1.4 D1 700 1500 100 L 40 40 1 1 B 
X P1.5 D2 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL D4 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA D3 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 A8 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 C7 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 C8 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 E8 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 D9 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 C9 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 D8 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 E6 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD J3 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD H3 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 J4 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 H4 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 F4 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 G4 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR J5 700 300 100 L 40 40 1 1 B 
X P3.7/!RD G5 700 400 100 L 40 40 1 1 B 
X P4.0/MISO A7 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI B7 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK A6 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS B6 -700 -700 100 R 40 40 1 1 I 
X P4.4 B9 -700 -500 100 R 40 40 1 1 I 
X P4.5 D7 -700 -400 100 R 40 40 1 1 I 
X P4.6 A9 -700 -300 100 R 40 40 1 1 I 
X P4.7 B8 -700 -200 100 R 40 40 1 1 I 
X P5.0 A2 -700 -1500 100 R 40 40 1 1 B 
X P5.1 C4 -700 -1400 100 R 40 40 1 1 B 
X P5.2 J8 -700 -1300 100 R 40 40 1 1 B 
X P5.3 G6 -700 -1200 100 R 40 40 1 1 B 
X RST F9 -700 1900 100 R 40 40 1 1 I 
X SCLK G8 700 900 100 L 40 40 1 1 O 
X X1 E2 -700 1700 100 R 40 40 1 1 I 
X X2 F1 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD E3 -500 200 100 R 40 40 2 1 W 
X PVSS F2 -500 -200 100 R 40 40 2 1 W 
X UVDD H1 -500 100 100 R 40 40 2 1 W 
X UVSS F3 -500 -100 100 R 40 40 2 1 W 
X VDD@1 A5 0 400 100 D 40 40 2 1 W 
X VDD@2 E1 100 400 100 D 40 40 2 1 W 
X VDD@3 E9 200 400 100 D 40 40 2 1 W 
X VDD@4 G3 300 400 100 D 40 40 2 1 W 
X VDD@5 J9 400 400 100 D 40 40 2 1 W 
X VSS@1 C5 0 -400 100 U 40 40 2 1 W 
X VSS@2 E7 100 -400 100 U 40 40 2 1 W 
X VSS@3 G1 200 -400 100 U 40 40 2 1 W 
X VSS@4 H8 300 -400 100 U 40 40 2 1 W 
X VSS@5 J2 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT80C51SND1C-RO
# Package Name: TQFP80
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 2
#
DEF AT80C51SND1C-RO IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT80C51SND1C-RO" -600 -2400 50 H V L B
F2 "atmel-TQFP80" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP 2 700 -300 100 L 40 40 1 1 I 
X !TST 18 -700 1400 100 R 40 40 1 1 I 
X AIN0 37 -700 -1800 100 R 40 40 1 1 I 
X AIN1 38 -700 -1700 100 R 40 40 1 1 I 
X ALE 1 700 -200 100 L 40 40 1 1 O 
X AREFN 36 -700 -2000 100 R 40 40 1 1 I 
X AREFP 35 -700 -1900 100 R 40 40 1 1 I 
X AVDD 33 -700 -2200 100 R 40 40 1 1 W 
X AVSS 34 -700 -2100 100 R 40 40 1 1 W 
X D+ 21 -700 800 100 R 40 40 1 1 B 
X D- 22 -700 700 100 R 40 40 1 1 B 
X DCLK 44 700 700 100 L 40 40 1 1 O 
X DESL 45 700 800 100 L 40 40 1 1 O 
X DOUT 43 700 600 100 L 40 40 1 1 O 
X FILT 13 -700 1600 100 R 40 40 1 1 I 
X MCLK 50 -700 1000 100 R 40 40 1 1 O 
X MCMD 48 -700 1200 100 R 40 40 1 1 B 
X MDAT 49 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 78 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 77 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 76 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 75 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 74 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 73 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 70 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 69 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 3 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 4 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 5 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 6 700 1400 100 L 40 40 1 1 B 
X P1.4 7 700 1500 100 L 40 40 1 1 B 
X P1.5 8 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL 9 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA 10 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 64 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 63 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 58 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 57 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 56 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 55 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 54 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 53 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD 25 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD 26 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 27 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 28 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 29 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 30 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR 31 700 300 100 L 40 40 1 1 B 
X P3.7/!RD 32 700 400 100 L 40 40 1 1 B 
X P4.0/MISO 65 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI 66 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK 67 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS 68 -700 -700 100 R 40 40 1 1 I 
X P4.4 59 -700 -500 100 R 40 40 1 1 I 
X P4.5 60 -700 -400 100 R 40 40 1 1 I 
X P4.6 61 -700 -300 100 R 40 40 1 1 I 
X P4.7 62 -700 -200 100 R 40 40 1 1 I 
X P5.0 79 -700 -1500 100 R 40 40 1 1 B 
X P5.1 80 -700 -1400 100 R 40 40 1 1 B 
X P5.2 39 -700 -1300 100 R 40 40 1 1 B 
X P5.3 40 -700 -1200 100 R 40 40 1 1 B 
X RST 47 -700 1900 100 R 40 40 1 1 I 
X SCLK 46 700 900 100 L 40 40 1 1 O 
X X1 17 -700 1700 100 R 40 40 1 1 I 
X X2 16 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD 51 -500 200 100 R 40 40 2 1 W 
X PVSS 14 -500 -200 100 R 40 40 2 1 W 
X UVDD 19 -500 100 100 R 40 40 2 1 W 
X UVSS 20 -500 -100 100 R 40 40 2 1 W 
X VDD@1 11 0 400 100 D 40 40 2 1 W 
X VDD@2 12 100 400 100 D 40 40 2 1 W 
X VDD@3 23 200 400 100 D 40 40 2 1 W 
X VDD@4 41 300 400 100 D 40 40 2 1 W 
X VDD@5 71 400 400 100 D 40 40 2 1 W 
X VSS@1 15 0 -400 100 U 40 40 2 1 W 
X VSS@2 24 100 -400 100 U 40 40 2 1 W 
X VSS@3 42 200 -400 100 U 40 40 2 1 W 
X VSS@4 52 300 -400 100 U 40 40 2 1 W 
X VSS@5 72 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C52A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C52A IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C52A" -500 -1300 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 27 800 -700 200 L 40 40 1 1 O 
X EA 29 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 37 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 36 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 35 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 34 800 900 200 L 40 40 1 1 B 
X P0.4AD4 33 800 800 200 L 40 40 1 1 B 
X P0.5AD5 32 800 700 200 L 40 40 1 1 B 
X P0.6AD6 31 800 600 200 L 40 40 1 1 B 
X P0.7AD7 30 800 500 200 L 40 40 1 1 B 
X P1.0_T2 40 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 300 200 L 40 40 1 1 B 
X P2.1_A9 19 800 200 200 L 40 40 1 1 B 
X P2.2_A10 20 800 100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 0 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -400 200 L 40 40 1 1 B 
X P3.0 5 -800 -400 200 R 40 40 1 1 B 
X P3.1 7 -800 -500 200 R 40 40 1 1 B 
X P3.2 8 -800 -600 200 R 40 40 1 1 B 
X P3.3 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 13 -800 -1100 200 R 40 40 1 1 B 
X PSEN 26 800 -800 200 L 40 40 1 1 O 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 38 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C52J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C52J IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C52J" -500 -1300 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 33 800 -700 200 L 40 40 1 1 O 
X EA 35 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 43 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 42 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 41 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 40 800 900 200 L 40 40 1 1 B 
X P0.4AD4 39 800 800 200 L 40 40 1 1 B 
X P0.5AD5 38 800 700 200 L 40 40 1 1 B 
X P0.6AD6 37 800 600 200 L 40 40 1 1 B 
X P0.7AD7 36 800 500 200 L 40 40 1 1 B 
X P1.0_T2 2 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 300 200 L 40 40 1 1 B 
X P2.1_A9 25 800 200 200 L 40 40 1 1 B 
X P2.2_A10 26 800 100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 0 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -400 200 L 40 40 1 1 B 
X P3.0 11 -800 -400 200 R 40 40 1 1 B 
X P3.1 13 -800 -500 200 R 40 40 1 1 B 
X P3.2 14 -800 -600 200 R 40 40 1 1 B 
X P3.3 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 19 -800 -1100 200 R 40 40 1 1 B 
X PSEN 32 800 -800 200 L 40 40 1 1 O 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 22 0 -400 100 U 40 40 2 1 W 
X VCC 44 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C52P6
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C52P6 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C52P6" -500 -1300 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 30 800 -700 200 L 40 40 1 1 O 
X EA 31 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 39 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 38 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 37 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 36 800 900 200 L 40 40 1 1 B 
X P0.4AD4 35 800 800 200 L 40 40 1 1 B 
X P0.5AD5 34 800 700 200 L 40 40 1 1 B 
X P0.6AD6 33 800 600 200 L 40 40 1 1 B 
X P0.7AD7 32 800 500 200 L 40 40 1 1 B 
X P1.0_T2 1 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 300 200 L 40 40 1 1 B 
X P2.1_A9 22 800 200 200 L 40 40 1 1 B 
X P2.2_A10 23 800 100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 0 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -400 200 L 40 40 1 1 B 
X P3.0 10 -800 -400 200 R 40 40 1 1 B 
X P3.1 11 -800 -500 200 R 40 40 1 1 B 
X P3.2 12 -800 -600 200 R 40 40 1 1 B 
X P3.3 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 17 -800 -1100 200 R 40 40 1 1 B 
X PSEN 29 800 -800 200 L 40 40 1 1 O 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 20 0 -400 100 U 40 40 2 1 W 
X VCC 40 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C52Q
# Package Name: PQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C52Q IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C52Q" -500 -1300 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 27 800 -700 200 L 40 40 1 1 O 
X EA 29 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 37 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 36 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 35 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 34 800 900 200 L 40 40 1 1 B 
X P0.4AD4 33 800 800 200 L 40 40 1 1 B 
X P0.5AD5 32 800 700 200 L 40 40 1 1 B 
X P0.6AD6 31 800 600 200 L 40 40 1 1 B 
X P0.7AD7 30 800 500 200 L 40 40 1 1 B 
X P1.0_T2 40 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 300 200 L 40 40 1 1 B 
X P2.1_A9 19 800 200 200 L 40 40 1 1 B 
X P2.2_A10 20 800 100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 0 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -400 200 L 40 40 1 1 B 
X P3.0 5 -800 -400 200 R 40 40 1 1 B 
X P3.1 7 -800 -500 200 R 40 40 1 1 B 
X P3.2 8 -800 -600 200 R 40 40 1 1 B 
X P3.3 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 13 -800 -1100 200 R 40 40 1 1 B 
X PSEN 26 800 -800 200 L 40 40 1 1 O 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 38 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-JC
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-JC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-JC" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-12JC
# Package Name: PLCC44
# Dev Tech: 12
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-12JC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-12JC" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-12PC
# Package Name: DIL40
# Dev Tech: 12
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-12PC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-12PC" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-16JC
# Package Name: PLCC44
# Dev Tech: 16
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-16JC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-16JC" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-16PC
# Package Name: DIL40
# Dev Tech: 16
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-16PC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-16PC" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-20JC
# Package Name: PLCC44
# Dev Tech: 20
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-20JC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-20JC" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-20PC
# Package Name: DIL40
# Dev Tech: 20
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-20PC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-20PC" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-24JC
# Package Name: PLCC44
# Dev Tech: 24
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-24JC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-24JC" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51-24PC
# Package Name: DIL40
# Dev Tech: 24
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C51-24PC IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51-24PC" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51AC-12
# Package Name: TQFP44
# Dev Tech: -12
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51AC-12 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51AC-12" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51AC-16
# Package Name: TQFP44
# Dev Tech: -16
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51AC-16 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51AC-16" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51AC-20
# Package Name: TQFP44
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51AC-20 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51AC-20" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51AC-24
# Package Name: TQFP44
# Dev Tech: -24
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51AC-24 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51AC-24" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51QC-12
# Package Name: PQFP44
# Dev Tech: -12
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51QC-12 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51QC-12" -600 -1400 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51QC-16
# Package Name: PQFP44
# Dev Tech: -16
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51QC-16 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51QC-16" -600 -1400 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51QC-20
# Package Name: PQFP44
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51QC-20 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51QC-20" -600 -1400 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51QC-24
# Package Name: PQFP44
# Dev Tech: -24
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51QC-24 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51
F0 "IC" -600 1325 50 H V L B
F1 "AT89C51QC-24" -600 -1400 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51SND1C
# Package Name: PLCC84
# Dev Tech: 9
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51SND1C IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT89C51SND1C" -600 -2400 50 H V L B
F2 "atmel-PLCC84" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP 13 700 -300 100 L 40 40 1 1 I 
X !TST 30 -700 1400 100 R 40 40 1 1 I 
X AIN0 49 -700 -1800 100 R 40 40 1 1 I 
X AIN1 50 -700 -1700 100 R 40 40 1 1 I 
X ALE 12 700 -200 100 L 40 40 1 1 O 
X AREFN 48 -700 -2000 100 R 40 40 1 1 I 
X AREFP 47 -700 -1900 100 R 40 40 1 1 I 
X AVDD 45 -700 -2200 100 R 40 40 1 1 W 
X AVSS 46 -700 -2100 100 R 40 40 1 1 W 
X D+ 33 -700 800 100 R 40 40 1 1 B 
X D- 34 -700 700 100 R 40 40 1 1 B 
X DCLK 57 700 700 100 L 40 40 1 1 O 
X DESL 58 700 800 100 L 40 40 1 1 O 
X DOUT 56 700 600 100 L 40 40 1 1 O 
X FILT 24 -700 1600 100 R 40 40 1 1 I 
X MCLK 63 -700 1000 100 R 40 40 1 1 O 
X MCMD 61 -700 1200 100 R 40 40 1 1 B 
X MDAT 62 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 8 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 7 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 6 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 5 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 4 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 3 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 84 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 83 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 14 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 15 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 16 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 17 700 1400 100 L 40 40 1 1 B 
X P1.4 18 700 1500 100 L 40 40 1 1 B 
X P1.5 19 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL 20 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA 21 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 78 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 77 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 71 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 70 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 69 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 68 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 67 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 66 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD 37 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD 38 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 39 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 40 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 41 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 42 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR 43 700 300 100 L 40 40 1 1 B 
X P3.7/!RD 44 700 400 100 L 40 40 1 1 B 
X P4.0/MISO 79 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI 80 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK 81 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS 82 -700 -700 100 R 40 40 1 1 I 
X P4.4 72 -700 -500 100 R 40 40 1 1 I 
X P4.5 73 -700 -400 100 R 40 40 1 1 I 
X P4.6 75 -700 -300 100 R 40 40 1 1 I 
X P4.7 76 -700 -200 100 R 40 40 1 1 I 
X P5.0 9 -700 -1500 100 R 40 40 1 1 B 
X P5.1 10 -700 -1400 100 R 40 40 1 1 B 
X P5.2 51 -700 -1300 100 R 40 40 1 1 B 
X P5.3 52 -700 -1200 100 R 40 40 1 1 B 
X RST 60 -700 1900 100 R 40 40 1 1 I 
X SCLK 59 700 900 100 L 40 40 1 1 O 
X X1 29 -700 1700 100 R 40 40 1 1 I 
X X2 27 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD 23 -500 200 100 R 40 40 2 1 W 
X PVSS 25 -500 -200 100 R 40 40 2 1 W 
X UVDD 31 -500 100 100 R 40 40 2 1 W 
X UVSS 32 -500 -100 100 R 40 40 2 1 W 
X VDD@1 1 0 400 100 D 40 40 2 1 W 
X VDD@2 22 100 400 100 D 40 40 2 1 W 
X VDD@3 35 200 400 100 D 40 40 2 1 W 
X VDD@4 54 300 400 100 D 40 40 2 1 W 
X VDD@5 64 400 400 100 D 40 40 2 1 W 
X VSS@1 2 0 -400 100 U 40 40 2 1 W 
X VSS@2 26 100 -400 100 U 40 40 2 1 W 
X VSS@3 36 200 -400 100 U 40 40 2 1 W 
X VSS@4 55 300 -400 100 U 40 40 2 1 W 
X VSS@5 65 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51SND1C-7H
# Package Name: BGA81
# Dev Tech: 9
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51SND1C-7H IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT89C51SND1C-7H" -600 -2400 50 H V L B
F2 "atmel-BGA81" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP B2 700 -300 100 L 40 40 1 1 I 
X !TST G2 -700 1400 100 R 40 40 1 1 I 
X AIN0 H5 -700 -1800 100 R 40 40 1 1 I 
X AIN1 H7 -700 -1700 100 R 40 40 1 1 I 
X ALE A1 700 -200 100 L 40 40 1 1 O 
X AREFN J6 -700 -2000 100 R 40 40 1 1 I 
X AREFP J7 -700 -1900 100 R 40 40 1 1 I 
X AVDD F5 -700 -2200 100 R 40 40 1 1 W 
X AVSS H6 -700 -2100 100 R 40 40 1 1 W 
X D+ J1 -700 800 100 R 40 40 1 1 B 
X D- H2 -700 700 100 R 40 40 1 1 B 
X DCLK H9 700 700 100 L 40 40 1 1 O 
X DESL G9 700 800 100 L 40 40 1 1 O 
X DOUT G7 700 600 100 L 40 40 1 1 O 
X FILT E4 -700 1600 100 R 40 40 1 1 I 
X MCLK F7 -700 1000 100 R 40 40 1 1 O 
X MCMD F8 -700 1200 100 R 40 40 1 1 B 
X MDAT F6 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 B3 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 B5 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 A4 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 A3 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 B4 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 D5 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 C6 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 D6 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 C3 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 B1 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 C1 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 C2 700 1400 100 L 40 40 1 1 B 
X P1.4 D1 700 1500 100 L 40 40 1 1 B 
X P1.5 D2 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL D4 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA D3 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 A8 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 C7 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 C8 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 E8 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 D9 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 C9 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 D8 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 E6 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD J3 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD H3 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 J4 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 H4 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 F4 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 G4 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR J5 700 300 100 L 40 40 1 1 B 
X P3.7/!RD G5 700 400 100 L 40 40 1 1 B 
X P4.0/MISO A7 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI B7 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK A6 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS B6 -700 -700 100 R 40 40 1 1 I 
X P4.4 B9 -700 -500 100 R 40 40 1 1 I 
X P4.5 D7 -700 -400 100 R 40 40 1 1 I 
X P4.6 A9 -700 -300 100 R 40 40 1 1 I 
X P4.7 B8 -700 -200 100 R 40 40 1 1 I 
X P5.0 A2 -700 -1500 100 R 40 40 1 1 B 
X P5.1 C4 -700 -1400 100 R 40 40 1 1 B 
X P5.2 J8 -700 -1300 100 R 40 40 1 1 B 
X P5.3 G6 -700 -1200 100 R 40 40 1 1 B 
X RST F9 -700 1900 100 R 40 40 1 1 I 
X SCLK G8 700 900 100 L 40 40 1 1 O 
X X1 E2 -700 1700 100 R 40 40 1 1 I 
X X2 F1 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD E3 -500 200 100 R 40 40 2 1 W 
X PVSS F2 -500 -200 100 R 40 40 2 1 W 
X UVDD H1 -500 100 100 R 40 40 2 1 W 
X UVSS F3 -500 -100 100 R 40 40 2 1 W 
X VDD@1 A5 0 400 100 D 40 40 2 1 W 
X VDD@2 E1 100 400 100 D 40 40 2 1 W 
X VDD@3 E9 200 400 100 D 40 40 2 1 W 
X VDD@4 G3 300 400 100 D 40 40 2 1 W 
X VDD@5 J9 400 400 100 D 40 40 2 1 W 
X VSS@1 C5 0 -400 100 U 40 40 2 1 W 
X VSS@2 E7 100 -400 100 U 40 40 2 1 W 
X VSS@3 G1 200 -400 100 U 40 40 2 1 W 
X VSS@4 H8 300 -400 100 U 40 40 2 1 W 
X VSS@5 J2 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C51SND1C-RO
# Package Name: TQFP80
# Dev Tech: 9
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C51SND1C-RO IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C51SND1C
F0 "IC" -600 2050 50 H V L B
F1 "AT89C51SND1C-RO" -600 -2400 50 H V L B
F2 "atmel-TQFP80" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2000 -50 2000
P 2 1 0 0 -50 2000 600 2000
P 2 1 0 0 600 2000 600 1700
P 2 1 0 0 600 1700 600 1000
P 2 1 0 0 600 1000 600 500
P 2 1 0 0 600 500 600 -2300
P 2 1 0 0 600 -2300 0 -2300
P 2 1 0 0 0 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 -1600
P 2 1 0 0 -600 -1600 -600 -1100
P 2 1 0 0 -600 -1100 -600 -600
P 2 1 0 0 -600 -600 -600 600
P 2 1 0 0 -600 600 -600 900
P 2 1 0 0 -600 900 -600 2000
P 2 1 0 0 -600 900 -200 900
P 2 1 0 0 -200 900 -200 600
P 2 1 0 0 -200 600 -600 600
P 2 1 0 0 -600 -600 50 -600
P 2 1 0 0 50 -600 50 -1100
P 2 1 0 0 50 -1100 -600 -1100
P 2 1 0 0 -600 -1600 0 -1600
P 2 1 0 0 0 -1600 0 -2300
P 2 1 0 0 600 1700 -50 1700
P 2 1 0 0 -50 1700 -50 2000
P 2 1 0 0 600 500 50 500
P 2 1 0 0 50 500 50 1000
P 2 1 0 0 50 1000 600 1000
T 1 -285 755 70 0 1 0 USB
T 1 -35 -775 70 0 1 0 Flash
T 1 -85 -1945 70 0 1 0 A/D
T 1 65 1855 70 0 1 0 TWI
T 1 165 755 70 0 1 0 PCM
X !ISP 2 700 -300 100 L 40 40 1 1 I 
X !TST 18 -700 1400 100 R 40 40 1 1 I 
X AIN0 37 -700 -1800 100 R 40 40 1 1 I 
X AIN1 38 -700 -1700 100 R 40 40 1 1 I 
X ALE 1 700 -200 100 L 40 40 1 1 O 
X AREFN 36 -700 -2000 100 R 40 40 1 1 I 
X AREFP 35 -700 -1900 100 R 40 40 1 1 I 
X AVDD 33 -700 -2200 100 R 40 40 1 1 W 
X AVSS 34 -700 -2100 100 R 40 40 1 1 W 
X D+ 21 -700 800 100 R 40 40 1 1 B 
X D- 22 -700 700 100 R 40 40 1 1 B 
X DCLK 44 700 700 100 L 40 40 1 1 O 
X DESL 45 700 800 100 L 40 40 1 1 O 
X DOUT 43 700 600 100 L 40 40 1 1 O 
X FILT 13 -700 1600 100 R 40 40 1 1 I 
X MCLK 50 -700 1000 100 R 40 40 1 1 O 
X MCMD 48 -700 1200 100 R 40 40 1 1 B 
X MDAT 49 -700 1100 100 R 40 40 1 1 B 
X P0.0/AD0 78 700 -2100 100 L 40 40 1 1 B 
X P0.1/AD1 77 700 -2000 100 L 40 40 1 1 B 
X P0.2/AD2 76 700 -1900 100 L 40 40 1 1 B 
X P0.3/AD3 75 700 -1800 100 L 40 40 1 1 B 
X P0.4/AD4 74 700 -1700 100 L 40 40 1 1 B 
X P0.5/AD5 73 700 -1600 100 L 40 40 1 1 B 
X P0.6/AD6 70 700 -1500 100 L 40 40 1 1 B 
X P0.7/AD7 69 700 -1400 100 L 40 40 1 1 B 
X P1.0/KIN0 3 700 1100 100 L 40 40 1 1 B 
X P1.1/KIN1 4 700 1200 100 L 40 40 1 1 B 
X P1.2/KIN2 5 700 1300 100 L 40 40 1 1 B 
X P1.3/KIN3 6 700 1400 100 L 40 40 1 1 B 
X P1.4 7 700 1500 100 L 40 40 1 1 B 
X P1.5 8 700 1600 100 L 40 40 1 1 B 
X P1.6/SCL 9 700 1800 100 L 40 40 1 1 B 
X P1.7/SDA 10 700 1900 100 L 40 40 1 1 B 
X P2.0/A8 64 700 -1200 100 L 40 40 1 1 B 
X P2.1/A9 63 700 -1100 100 L 40 40 1 1 B 
X P2.2/A10 58 700 -1000 100 L 40 40 1 1 B 
X P2.3/A11 57 700 -900 100 L 40 40 1 1 B 
X P2.4/A12 56 700 -800 100 L 40 40 1 1 B 
X P2.5/A13 55 700 -700 100 L 40 40 1 1 B 
X P2.6/A14 54 700 -600 100 L 40 40 1 1 B 
X P2.7/A15 53 700 -500 100 L 40 40 1 1 B 
X P3.0/RXD 25 -700 0 100 R 40 40 1 1 B 
X P3.1/TXD 26 -700 100 100 R 40 40 1 1 B 
X P3.2/!INT0 27 -700 200 100 R 40 40 1 1 B 
X P3.3/!INT1 28 -700 300 100 R 40 40 1 1 B 
X P3.4/T0 29 -700 400 100 R 40 40 1 1 B 
X P3.5/T1 30 -700 500 100 R 40 40 1 1 B 
X P3.6/!WR 31 700 300 100 L 40 40 1 1 B 
X P3.7/!RD 32 700 400 100 L 40 40 1 1 B 
X P4.0/MISO 65 -700 -1000 100 R 40 40 1 1 I 
X P4.1/MOSI 66 -700 -900 100 R 40 40 1 1 O 
X P4.2/SCK 67 -700 -800 100 R 40 40 1 1 O 
X P4.3/!SS 68 -700 -700 100 R 40 40 1 1 I 
X P4.4 59 -700 -500 100 R 40 40 1 1 I 
X P4.5 60 -700 -400 100 R 40 40 1 1 I 
X P4.6 61 -700 -300 100 R 40 40 1 1 I 
X P4.7 62 -700 -200 100 R 40 40 1 1 I 
X P5.0 79 -700 -1500 100 R 40 40 1 1 B 
X P5.1 80 -700 -1400 100 R 40 40 1 1 B 
X P5.2 39 -700 -1300 100 R 40 40 1 1 B 
X P5.3 40 -700 -1200 100 R 40 40 1 1 B 
X RST 47 -700 1900 100 R 40 40 1 1 I 
X SCLK 46 700 900 100 L 40 40 1 1 O 
X X1 17 -700 1700 100 R 40 40 1 1 I 
X X2 16 -700 1800 100 R 40 40 1 1 O 
# Gate Name: P
# Symbol Name: P-AT89C51SND1C
P 2 2 0 0 -400 300 500 300
P 2 2 0 0 500 300 500 -300
P 2 2 0 0 500 -300 -400 -300
P 2 2 0 0 -400 -300 -400 300
T 0 140 230 60 0 2 0 VDD
T 0 140 -220 60 0 2 0 VSS
X PVDD 51 -500 200 100 R 40 40 2 1 W 
X PVSS 14 -500 -200 100 R 40 40 2 1 W 
X UVDD 19 -500 100 100 R 40 40 2 1 W 
X UVSS 20 -500 -100 100 R 40 40 2 1 W 
X VDD@1 11 0 400 100 D 40 40 2 1 W 
X VDD@2 12 100 400 100 D 40 40 2 1 W 
X VDD@3 23 200 400 100 D 40 40 2 1 W 
X VDD@4 41 300 400 100 D 40 40 2 1 W 
X VDD@5 71 400 400 100 D 40 40 2 1 W 
X VSS@1 15 0 -400 100 U 40 40 2 1 W 
X VSS@2 24 100 -400 100 U 40 40 2 1 W 
X VSS@3 42 200 -400 100 U 40 40 2 1 W 
X VSS@4 52 300 -400 100 U 40 40 2 1 W 
X VSS@5 72 400 -400 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C2051P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C2051P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 89C2051
F0 "IC" -500 730 50 H V L B
F1 "AT89C2051P" -500 -800 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 600 700
P 2 1 0 0 600 700 600 -700
P 2 1 0 0 600 -700 -500 -700
P 2 1 0 0 -500 -700 -500 700
T 0 309 628 56 0 1 0 VCC
T 0 309 -647 56 0 1 0 GND
X AIN0-P1.0 12 700 300 100 L 40 40 1 1 B 
X AIN1-P1.1 13 700 200 100 L 40 40 1 1 B 
X GND 10 300 -800 100 U 40 40 1 1 W 
X P1.2 14 700 100 100 L 40 40 1 1 B 
X P1.3 15 700 0 100 L 40 40 1 1 B 
X P1.4 16 700 -100 100 L 40 40 1 1 B 
X P1.5 17 700 -200 100 L 40 40 1 1 B 
X P1.6 18 700 -300 100 L 40 40 1 1 B 
X P1.7 19 700 -400 100 L 40 40 1 1 B 
X P3.0-RXD 2 -600 0 100 R 40 40 1 1 B 
X P3.1-TXD 3 -600 -100 100 R 40 40 1 1 B 
X P3.2-INTO/ 6 -600 -200 100 R 40 40 1 1 B 
X P3.3-INT1/ 7 -600 -300 100 R 40 40 1 1 B 
X P3.4-T0 8 -600 -400 100 R 40 40 1 1 B 
X P3.5-T1 9 -600 -500 100 R 40 40 1 1 B 
X P3.7 11 -600 -600 100 R 40 40 1 1 B 
X RST-VPP 1 -600 600 100 R 40 40 1 1 I 
X VCC 20 300 800 100 D 40 40 1 1 W 
X XTAL1 5 -600 400 100 R 40 40 1 1 I 
X XTAL2 4 -600 200 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C2051S
# Package Name: SOIC20S
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C2051S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 89C2051
F0 "IC" -500 730 50 H V L B
F1 "AT89C2051S" -500 -800 50 H V L B
F2 "atmel-SOIC20S" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 700 600 700
P 2 1 0 0 600 700 600 -700
P 2 1 0 0 600 -700 -500 -700
P 2 1 0 0 -500 -700 -500 700
T 0 309 628 56 0 1 0 VCC
T 0 309 -647 56 0 1 0 GND
X AIN0-P1.0 12 700 300 100 L 40 40 1 1 B 
X AIN1-P1.1 13 700 200 100 L 40 40 1 1 B 
X GND 10 300 -800 100 U 40 40 1 1 W 
X P1.2 14 700 100 100 L 40 40 1 1 B 
X P1.3 15 700 0 100 L 40 40 1 1 B 
X P1.4 16 700 -100 100 L 40 40 1 1 B 
X P1.5 17 700 -200 100 L 40 40 1 1 B 
X P1.6 18 700 -300 100 L 40 40 1 1 B 
X P1.7 19 700 -400 100 L 40 40 1 1 B 
X P3.0-RXD 2 -600 0 100 R 40 40 1 1 B 
X P3.1-TXD 3 -600 -100 100 R 40 40 1 1 B 
X P3.2-INTO/ 6 -600 -200 100 R 40 40 1 1 B 
X P3.3-INT1/ 7 -600 -300 100 R 40 40 1 1 B 
X P3.4-T0 8 -600 -400 100 R 40 40 1 1 B 
X P3.5-T1 9 -600 -500 100 R 40 40 1 1 B 
X P3.7 11 -600 -600 100 R 40 40 1 1 B 
X RST-VPP 1 -600 600 100 R 40 40 1 1 I 
X VCC 20 300 800 100 D 40 40 1 1 W 
X XTAL1 5 -600 400 100 R 40 40 1 1 I 
X XTAL2 4 -600 200 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5130-R
# Package Name: VQFP64
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5130-R IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5131
F0 "IC" -900 1650 50 H V L B
F1 "AT89C5130-R" -900 -1800 50 H V L B
F2 "atmel-VQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 -1700 900 -1700
P 2 1 0 0 900 -1700 900 1600
P 2 1 0 0 900 1600 -900 1600
P 2 1 0 0 -900 1600 -900 -1700
X !EA!/VPP 24 1000 -900 100 L 40 40 1 1 I 
X !PSEN 26 1000 -1100 100 L 40 40 1 1 O 
X !RST 44 -1000 1500 100 R 40 40 1 1 I 
X ALE 25 1000 -1000 100 L 40 40 1 1 B 
X AVDD 10 -1000 -1500 100 R 40 40 1 1 W 
X AVSS 12 -1000 -1600 100 R 40 40 1 1 W 
X D+ 21 -1000 -1000 100 R 40 40 1 1 B 
X D- 20 -1000 -1100 100 R 40 40 1 1 B 
X FREV 22 -1000 -1400 100 R 40 40 1 1 B 
X P0.0_AD0 55 1000 1200 100 L 40 40 1 1 B 
X P0.1_AD1 46 1000 1100 100 L 40 40 1 1 B 
X P0.2_AD2 45 1000 1000 100 L 40 40 1 1 B 
X P0.3_AD3 43 1000 900 100 L 40 40 1 1 B 
X P0.4_AD4 40 1000 800 100 L 40 40 1 1 B 
X P0.5_AD5 38 1000 700 100 L 40 40 1 1 B 
X P0.6_AD6 37 1000 600 100 L 40 40 1 1 B 
X P0.7_AD7 36 1000 500 100 L 40 40 1 1 B 
X P1.0/T2/KIN0 50 -1000 900 100 R 40 40 1 1 B 
X P1.1/T2EX/KIN1/SS 51 -1000 800 100 R 40 40 1 1 B 
X P1.2/ECI/KIN2 52 -1000 700 100 R 40 40 1 1 B 
X P1.3/CEX0/KIN3 53 -1000 600 100 R 40 40 1 1 B 
X P1.4/CEX1/KIN4 54 -1000 500 100 R 40 40 1 1 B 
X P1.5/CEX2/KIN5/MISO 59 -1000 400 100 R 40 40 1 1 B 
X P1.6/CEX3/KIN6/SCK 60 -1000 300 100 R 40 40 1 1 B 
X P1.7/CEX4/KIN7/MOSI 61 -1000 200 100 R 40 40 1 1 B 
X P2.0_A8 56 1000 300 100 L 40 40 1 1 B 
X P2.1_A9 57 1000 200 100 L 40 40 1 1 B 
X P2.2_A10 58 1000 100 100 L 40 40 1 1 B 
X P2.3_A11 2 1000 0 100 L 40 40 1 1 B 
X P2.4_A12 3 1000 -100 100 L 40 40 1 1 B 
X P2.5_A13 4 1000 -200 100 L 40 40 1 1 B 
X P2.6_A14 7 1000 -300 100 L 40 40 1 1 B 
X P2.7_A15 8 1000 -400 100 L 40 40 1 1 B 
X P3.0/RXD 14 -1000 0 100 R 40 40 1 1 B 
X P3.1/TXD 27 -1000 -100 100 R 40 40 1 1 B 
X P3.2/!INT0 28 -1000 -200 100 R 40 40 1 1 B 
X P3.3/!INT1 29 -1000 -300 100 R 40 40 1 1 B 
X P3.4/T0 30 -1000 -400 100 R 40 40 1 1 B 
X P3.5/T1 31 -1000 -500 100 R 40 40 1 1 B 
X P3.6/!WR 35 1000 -600 100 L 40 40 1 1 B 
X P3.7/!RD 39 1000 -700 100 L 40 40 1 1 B 
X P4.0/SCL 62 -1000 -700 100 R 40 40 1 1 B 
X P4.1/SDA 63 -1000 -800 100 R 40 40 1 1 B 
X PLLF 19 -1000 -1300 100 R 40 40 1 1 B 
X VDD 9 1000 1500 100 L 40 40 1 1 W 
X VSS 42 1000 -1600 100 L 40 40 1 1 W 
X XTAL1 6 -1000 1300 100 R 40 40 1 1 I 
X XTAL2 5 -1000 1100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5130-S
# Package Name: PLCC52
# Dev Tech: 0
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5130-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5131
F0 "IC" -900 1650 50 H V L B
F1 "AT89C5130-S" -900 -1800 50 H V L B
F2 "atmel-PLCC52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 -1700 900 -1700
P 2 1 0 0 900 -1700 900 1600
P 2 1 0 0 900 1600 -900 1600
P 2 1 0 0 -900 1600 -900 -1700
X !EA!/VPP 26 1000 -900 100 L 40 40 1 1 I 
X !PSEN 28 1000 -1100 100 L 40 40 1 1 O 
X !RST 43 -1000 1500 100 R 40 40 1 1 I 
X ALE 27 1000 -1000 100 L 40 40 1 1 B 
X AVDD 17 -1000 -1500 100 R 40 40 1 1 W 
X AVSS 19 -1000 -1600 100 R 40 40 1 1 W 
X D+ 23 -1000 -1000 100 R 40 40 1 1 B 
X D- 22 -1000 -1100 100 R 40 40 1 1 B 
X FREV 24 -1000 -1400 100 R 40 40 1 1 B 
X P0.0_AD0 52 1000 1200 100 L 40 40 1 1 B 
X P0.1_AD1 45 1000 1100 100 L 40 40 1 1 B 
X P0.2_AD2 44 1000 1000 100 L 40 40 1 1 B 
X P0.3_AD3 42 1000 900 100 L 40 40 1 1 B 
X P0.4_AD4 40 1000 800 100 L 40 40 1 1 B 
X P0.5_AD5 38 1000 700 100 L 40 40 1 1 B 
X P0.6_AD6 37 1000 600 100 L 40 40 1 1 B 
X P0.7_AD7 36 1000 500 100 L 40 40 1 1 B 
X P1.0/T2/KIN0 47 -1000 900 100 R 40 40 1 1 B 
X P1.1/T2EX/KIN1/SS 48 -1000 800 100 R 40 40 1 1 B 
X P1.2/ECI/KIN2 49 -1000 700 100 R 40 40 1 1 B 
X P1.3/CEX0/KIN3 50 -1000 600 100 R 40 40 1 1 B 
X P1.4/CEX1/KIN4 51 -1000 500 100 R 40 40 1 1 B 
X P1.5/CEX2/KIN5/MISO 4 -1000 400 100 R 40 40 1 1 B 
X P1.6/CEX3/KIN6/SCK 5 -1000 300 100 R 40 40 1 1 B 
X P1.7/CEX4/KIN7/MOSI 6 -1000 200 100 R 40 40 1 1 B 
X P2.0_A8 1 1000 300 100 L 40 40 1 1 B 
X P2.1_A9 2 1000 200 100 L 40 40 1 1 B 
X P2.2_A10 3 1000 100 100 L 40 40 1 1 B 
X P2.3_A11 9 1000 0 100 L 40 40 1 1 B 
X P2.4_A12 10 1000 -100 100 L 40 40 1 1 B 
X P2.5_A13 11 1000 -200 100 L 40 40 1 1 B 
X P2.6_A14 14 1000 -300 100 L 40 40 1 1 B 
X P2.7_A15 15 1000 -400 100 L 40 40 1 1 B 
X P3.0/RXD 20 -1000 0 100 R 40 40 1 1 B 
X P3.1/TXD 29 -1000 -100 100 R 40 40 1 1 B 
X P3.2/!INT0 30 -1000 -200 100 R 40 40 1 1 B 
X P3.3/!INT1 31 -1000 -300 100 R 40 40 1 1 B 
X P3.4/T0 32 -1000 -400 100 R 40 40 1 1 B 
X P3.5/T1 33 -1000 -500 100 R 40 40 1 1 B 
X P3.6/!WR 35 1000 -600 100 L 40 40 1 1 B 
X P3.7/!RD 39 1000 -700 100 L 40 40 1 1 B 
X P4.0/SCL 7 -1000 -700 100 R 40 40 1 1 B 
X P4.1/SDA 8 -1000 -800 100 R 40 40 1 1 B 
X PLLF 21 -1000 -1300 100 R 40 40 1 1 B 
X VDD 16 1000 1500 100 L 40 40 1 1 W 
X VSS 41 1000 -1600 100 L 40 40 1 1 W 
X XTAL1 13 -1000 1300 100 R 40 40 1 1 I 
X XTAL2 12 -1000 1100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5131-R
# Package Name: VQFP64
# Dev Tech: 1
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5131-R IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5131
F0 "IC" -900 1650 50 H V L B
F1 "AT89C5131-R" -900 -1800 50 H V L B
F2 "atmel-VQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 -1700 900 -1700
P 2 1 0 0 900 -1700 900 1600
P 2 1 0 0 900 1600 -900 1600
P 2 1 0 0 -900 1600 -900 -1700
X !EA!/VPP 24 1000 -900 100 L 40 40 1 1 I 
X !PSEN 26 1000 -1100 100 L 40 40 1 1 O 
X !RST 44 -1000 1500 100 R 40 40 1 1 I 
X ALE 25 1000 -1000 100 L 40 40 1 1 B 
X AVDD 10 -1000 -1500 100 R 40 40 1 1 W 
X AVSS 12 -1000 -1600 100 R 40 40 1 1 W 
X D+ 21 -1000 -1000 100 R 40 40 1 1 B 
X D- 20 -1000 -1100 100 R 40 40 1 1 B 
X FREV 22 -1000 -1400 100 R 40 40 1 1 B 
X P0.0_AD0 55 1000 1200 100 L 40 40 1 1 B 
X P0.1_AD1 46 1000 1100 100 L 40 40 1 1 B 
X P0.2_AD2 45 1000 1000 100 L 40 40 1 1 B 
X P0.3_AD3 43 1000 900 100 L 40 40 1 1 B 
X P0.4_AD4 40 1000 800 100 L 40 40 1 1 B 
X P0.5_AD5 38 1000 700 100 L 40 40 1 1 B 
X P0.6_AD6 37 1000 600 100 L 40 40 1 1 B 
X P0.7_AD7 36 1000 500 100 L 40 40 1 1 B 
X P1.0/T2/KIN0 50 -1000 900 100 R 40 40 1 1 B 
X P1.1/T2EX/KIN1/SS 51 -1000 800 100 R 40 40 1 1 B 
X P1.2/ECI/KIN2 52 -1000 700 100 R 40 40 1 1 B 
X P1.3/CEX0/KIN3 53 -1000 600 100 R 40 40 1 1 B 
X P1.4/CEX1/KIN4 54 -1000 500 100 R 40 40 1 1 B 
X P1.5/CEX2/KIN5/MISO 59 -1000 400 100 R 40 40 1 1 B 
X P1.6/CEX3/KIN6/SCK 60 -1000 300 100 R 40 40 1 1 B 
X P1.7/CEX4/KIN7/MOSI 61 -1000 200 100 R 40 40 1 1 B 
X P2.0_A8 56 1000 300 100 L 40 40 1 1 B 
X P2.1_A9 57 1000 200 100 L 40 40 1 1 B 
X P2.2_A10 58 1000 100 100 L 40 40 1 1 B 
X P2.3_A11 2 1000 0 100 L 40 40 1 1 B 
X P2.4_A12 3 1000 -100 100 L 40 40 1 1 B 
X P2.5_A13 4 1000 -200 100 L 40 40 1 1 B 
X P2.6_A14 7 1000 -300 100 L 40 40 1 1 B 
X P2.7_A15 8 1000 -400 100 L 40 40 1 1 B 
X P3.0/RXD 14 -1000 0 100 R 40 40 1 1 B 
X P3.1/TXD 27 -1000 -100 100 R 40 40 1 1 B 
X P3.2/!INT0 28 -1000 -200 100 R 40 40 1 1 B 
X P3.3/!INT1 29 -1000 -300 100 R 40 40 1 1 B 
X P3.4/T0 30 -1000 -400 100 R 40 40 1 1 B 
X P3.5/T1 31 -1000 -500 100 R 40 40 1 1 B 
X P3.6/!WR 35 1000 -600 100 L 40 40 1 1 B 
X P3.7/!RD 39 1000 -700 100 L 40 40 1 1 B 
X P4.0/SCL 62 -1000 -700 100 R 40 40 1 1 B 
X P4.1/SDA 63 -1000 -800 100 R 40 40 1 1 B 
X PLLF 19 -1000 -1300 100 R 40 40 1 1 B 
X VDD 9 1000 1500 100 L 40 40 1 1 W 
X VSS 42 1000 -1600 100 L 40 40 1 1 W 
X XTAL1 6 -1000 1300 100 R 40 40 1 1 I 
X XTAL2 5 -1000 1100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5131-S
# Package Name: PLCC52
# Dev Tech: 1
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5131-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5131
F0 "IC" -900 1650 50 H V L B
F1 "AT89C5131-S" -900 -1800 50 H V L B
F2 "atmel-PLCC52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 -1700 900 -1700
P 2 1 0 0 900 -1700 900 1600
P 2 1 0 0 900 1600 -900 1600
P 2 1 0 0 -900 1600 -900 -1700
X !EA!/VPP 26 1000 -900 100 L 40 40 1 1 I 
X !PSEN 28 1000 -1100 100 L 40 40 1 1 O 
X !RST 43 -1000 1500 100 R 40 40 1 1 I 
X ALE 27 1000 -1000 100 L 40 40 1 1 B 
X AVDD 17 -1000 -1500 100 R 40 40 1 1 W 
X AVSS 19 -1000 -1600 100 R 40 40 1 1 W 
X D+ 23 -1000 -1000 100 R 40 40 1 1 B 
X D- 22 -1000 -1100 100 R 40 40 1 1 B 
X FREV 24 -1000 -1400 100 R 40 40 1 1 B 
X P0.0_AD0 52 1000 1200 100 L 40 40 1 1 B 
X P0.1_AD1 45 1000 1100 100 L 40 40 1 1 B 
X P0.2_AD2 44 1000 1000 100 L 40 40 1 1 B 
X P0.3_AD3 42 1000 900 100 L 40 40 1 1 B 
X P0.4_AD4 40 1000 800 100 L 40 40 1 1 B 
X P0.5_AD5 38 1000 700 100 L 40 40 1 1 B 
X P0.6_AD6 37 1000 600 100 L 40 40 1 1 B 
X P0.7_AD7 36 1000 500 100 L 40 40 1 1 B 
X P1.0/T2/KIN0 47 -1000 900 100 R 40 40 1 1 B 
X P1.1/T2EX/KIN1/SS 48 -1000 800 100 R 40 40 1 1 B 
X P1.2/ECI/KIN2 49 -1000 700 100 R 40 40 1 1 B 
X P1.3/CEX0/KIN3 50 -1000 600 100 R 40 40 1 1 B 
X P1.4/CEX1/KIN4 51 -1000 500 100 R 40 40 1 1 B 
X P1.5/CEX2/KIN5/MISO 4 -1000 400 100 R 40 40 1 1 B 
X P1.6/CEX3/KIN6/SCK 5 -1000 300 100 R 40 40 1 1 B 
X P1.7/CEX4/KIN7/MOSI 6 -1000 200 100 R 40 40 1 1 B 
X P2.0_A8 1 1000 300 100 L 40 40 1 1 B 
X P2.1_A9 2 1000 200 100 L 40 40 1 1 B 
X P2.2_A10 3 1000 100 100 L 40 40 1 1 B 
X P2.3_A11 9 1000 0 100 L 40 40 1 1 B 
X P2.4_A12 10 1000 -100 100 L 40 40 1 1 B 
X P2.5_A13 11 1000 -200 100 L 40 40 1 1 B 
X P2.6_A14 14 1000 -300 100 L 40 40 1 1 B 
X P2.7_A15 15 1000 -400 100 L 40 40 1 1 B 
X P3.0/RXD 20 -1000 0 100 R 40 40 1 1 B 
X P3.1/TXD 29 -1000 -100 100 R 40 40 1 1 B 
X P3.2/!INT0 30 -1000 -200 100 R 40 40 1 1 B 
X P3.3/!INT1 31 -1000 -300 100 R 40 40 1 1 B 
X P3.4/T0 32 -1000 -400 100 R 40 40 1 1 B 
X P3.5/T1 33 -1000 -500 100 R 40 40 1 1 B 
X P3.6/!WR 35 1000 -600 100 L 40 40 1 1 B 
X P3.7/!RD 39 1000 -700 100 L 40 40 1 1 B 
X P4.0/SCL 7 -1000 -700 100 R 40 40 1 1 B 
X P4.1/SDA 8 -1000 -800 100 R 40 40 1 1 B 
X PLLF 21 -1000 -1300 100 R 40 40 1 1 B 
X VDD 16 1000 1500 100 L 40 40 1 1 W 
X VSS 41 1000 -1600 100 L 40 40 1 1 W 
X XTAL1 13 -1000 1300 100 R 40 40 1 1 I 
X XTAL2 12 -1000 1100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5132
# Package Name: TQFP80
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5132 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5132
F0 "IC" -700 2550 50 H V L B
F1 "AT89C5132" -700 -2900 50 H V L B
F2 "atmel-TQFP80" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -2800 700 -2800
P 2 1 0 0 700 -2800 700 2500
P 2 1 0 0 700 2500 -700 2500
P 2 1 0 0 -700 2500 -700 -2800
X !ISP 2 -800 1500 100 R 40 40 1 1 B 
X !TST 18 -800 1400 100 R 40 40 1 1 I 
X AIN0 37 -800 -2200 100 R 40 40 1 1 I 
X AIN1 38 -800 -2300 100 R 40 40 1 1 I 
X ALE 1 800 -400 100 L 40 40 1 1 B 
X AREFN 36 -800 -2500 100 R 40 40 1 1 I 
X AREFP 35 -800 -2400 100 R 40 40 1 1 I 
X AVDD 33 -800 -2000 100 R 40 40 1 1 W 
X AVSS 34 -800 -2700 100 R 40 40 1 1 W 
X D+ 21 -800 -1500 100 R 40 40 1 1 B 
X D- 22 -800 -1600 100 R 40 40 1 1 B 
X DCLK 44 800 -2000 100 L 40 40 1 1 O 
X DOUT 43 800 -2100 100 L 40 40 1 1 O 
X DSEL 45 800 -2200 100 L 40 40 1 1 O 
X FILT 13 -800 1900 100 R 40 40 1 1 I 
X MCLK 50 800 -2500 100 L 40 40 1 1 O 
X MCMD 48 800 -2600 100 L 40 40 1 1 B 
X MDAT 49 800 -2700 100 L 40 40 1 1 B 
X P0.0_AD0 78 800 1600 100 L 40 40 1 1 B 
X P0.1_AD1 77 800 1500 100 L 40 40 1 1 B 
X P0.2_AD2 76 800 1400 100 L 40 40 1 1 B 
X P0.3_AD3 75 800 1300 100 L 40 40 1 1 B 
X P0.4_AD4 74 800 1200 100 L 40 40 1 1 B 
X P0.5_AD5 73 800 1100 100 L 40 40 1 1 B 
X P0.6_AD6 70 800 1000 100 L 40 40 1 1 B 
X P0.7_AD7 69 800 900 100 L 40 40 1 1 B 
X P1.0/KIN0 3 -800 1200 100 R 40 40 1 1 B 
X P1.1/KIN1 4 -800 1100 100 R 40 40 1 1 B 
X P1.2/KIN2 5 -800 1000 100 R 40 40 1 1 B 
X P1.3/KIN3 6 -800 900 100 R 40 40 1 1 B 
X P1.4 7 -800 800 100 R 40 40 1 1 B 
X P1.5 8 -800 700 100 R 40 40 1 1 B 
X P1.6/SCL 9 -800 600 100 R 40 40 1 1 B 
X P1.7/SDA 10 -800 500 100 R 40 40 1 1 B 
X P2.0_A8 64 800 700 100 L 40 40 1 1 B 
X P2.1_A9 63 800 600 100 L 40 40 1 1 B 
X P2.2_A10 58 800 500 100 L 40 40 1 1 B 
X P2.3_A11 57 800 400 100 L 40 40 1 1 B 
X P2.4_A12 56 800 300 100 L 40 40 1 1 B 
X P2.5_A13 55 800 200 100 L 40 40 1 1 B 
X P2.6_A14 54 800 100 100 L 40 40 1 1 B 
X P2.7_A15 53 800 0 100 L 40 40 1 1 B 
X P3.0/RXD 25 -800 300 100 R 40 40 1 1 B 
X P3.1/TXD 26 -800 200 100 R 40 40 1 1 B 
X P3.2/!INT0 27 -800 100 100 R 40 40 1 1 B 
X P3.3/!INT1 28 -800 0 100 R 40 40 1 1 B 
X P3.4/T0 29 -800 -100 100 R 40 40 1 1 B 
X P3.5/T1 30 -800 -200 100 R 40 40 1 1 B 
X P3.6/!WR 31 800 -200 100 L 40 40 1 1 B 
X P3.7/!RD 32 800 -300 100 L 40 40 1 1 B 
X P4.0/MISO 65 -800 -400 100 R 40 40 1 1 B 
X P4.1/MOSI 66 -800 -500 100 R 40 40 1 1 B 
X P4.2/SCK 67 -800 -600 100 R 40 40 1 1 B 
X P4.3/!SS 68 -800 -700 100 R 40 40 1 1 B 
X P4.4 59 -800 -800 100 R 40 40 1 1 B 
X P4.5 60 -800 -900 100 R 40 40 1 1 B 
X P4.6 61 -800 -1000 100 R 40 40 1 1 B 
X P4.7 62 -800 -1100 100 R 40 40 1 1 B 
X P5.0 79 800 -600 100 L 40 40 1 1 B 
X P5.1 80 800 -700 100 L 40 40 1 1 B 
X P5.2 39 800 -800 100 L 40 40 1 1 B 
X P5.3 40 800 -900 100 L 40 40 1 1 B 
X PVDD 12 -800 2400 100 R 40 40 1 1 W 
X PVSS 14 -800 1700 100 R 40 40 1 1 W 
X RST 47 -800 2200 100 R 40 40 1 1 I 
X SCLK 46 800 -2300 100 L 40 40 1 1 O 
X UVDD 19 -800 -1300 100 R 40 40 1 1 W 
X UVSS 20 -800 -1800 100 R 40 40 1 1 W 
X VDD 11 800 2400 100 L 40 40 1 1 W 
X VDD@1 23 800 2300 100 L 40 40 1 1 W 
X VDD@2 41 800 2200 100 L 40 40 1 1 W 
X VDD@3 51 800 2100 100 L 40 40 1 1 W 
X VDD@4 71 800 2000 100 L 40 40 1 1 W 
X VSS 15 800 -1500 100 L 40 40 1 1 W 
X VSS@1 24 800 -1400 100 L 40 40 1 1 W 
X VSS@2 42 800 -1300 100 L 40 40 1 1 W 
X VSS@3 52 800 -1200 100 L 40 40 1 1 W 
X VSS@4 72 800 -1100 100 L 40 40 1 1 W 
X X1 17 -800 2100 100 R 40 40 1 1 I 
X X2 16 -800 2000 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C5132DEVELOP
# Package Name: PLCC84
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89C5132DEVELOP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT89C5132
F0 "IC" -700 2550 50 H V L B
F1 "AT89C5132DEVELOP" -700 -2900 50 H V L B
F2 "atmel-PLCC84" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -2800 700 -2800
P 2 1 0 0 700 -2800 700 2500
P 2 1 0 0 700 2500 -700 2500
P 2 1 0 0 -700 2500 -700 -2800
X !ISP 13 -800 1500 100 R 40 40 1 1 B 
X !TST 30 -800 1400 100 R 40 40 1 1 I 
X AIN0 49 -800 -2200 100 R 40 40 1 1 I 
X AIN1 50 -800 -2300 100 R 40 40 1 1 I 
X ALE 12 800 -400 100 L 40 40 1 1 B 
X AREFN 48 -800 -2500 100 R 40 40 1 1 I 
X AREFP 47 -800 -2400 100 R 40 40 1 1 I 
X AVDD 45 -800 -2000 100 R 40 40 1 1 W 
X AVSS 46 -800 -2700 100 R 40 40 1 1 W 
X D+ 33 -800 -1500 100 R 40 40 1 1 B 
X D- 34 -800 -1600 100 R 40 40 1 1 B 
X DCLK 57 800 -2000 100 L 40 40 1 1 O 
X DOUT 56 800 -2100 100 L 40 40 1 1 O 
X DSEL 58 800 -2200 100 L 40 40 1 1 O 
X FILT 24 -800 1900 100 R 40 40 1 1 I 
X MCLK 63 800 -2500 100 L 40 40 1 1 O 
X MCMD 61 800 -2600 100 L 40 40 1 1 B 
X MDAT 62 800 -2700 100 L 40 40 1 1 B 
X P0.0_AD0 8 800 1600 100 L 40 40 1 1 B 
X P0.1_AD1 7 800 1500 100 L 40 40 1 1 B 
X P0.2_AD2 6 800 1400 100 L 40 40 1 1 B 
X P0.3_AD3 5 800 1300 100 L 40 40 1 1 B 
X P0.4_AD4 4 800 1200 100 L 40 40 1 1 B 
X P0.5_AD5 3 800 1100 100 L 40 40 1 1 B 
X P0.6_AD6 84 800 1000 100 L 40 40 1 1 B 
X P0.7_AD7 83 800 900 100 L 40 40 1 1 B 
X P1.0/KIN0 14 -800 1200 100 R 40 40 1 1 B 
X P1.1/KIN1 15 -800 1100 100 R 40 40 1 1 B 
X P1.2/KIN2 16 -800 1000 100 R 40 40 1 1 B 
X P1.3/KIN3 17 -800 900 100 R 40 40 1 1 B 
X P1.4 18 -800 800 100 R 40 40 1 1 B 
X P1.5 19 -800 700 100 R 40 40 1 1 B 
X P1.6/SCL 20 -800 600 100 R 40 40 1 1 B 
X P1.7/SDA 21 -800 500 100 R 40 40 1 1 B 
X P2.0_A8 78 800 700 100 L 40 40 1 1 B 
X P2.1_A9 77 800 600 100 L 40 40 1 1 B 
X P2.2_A10 71 800 500 100 L 40 40 1 1 B 
X P2.3_A11 70 800 400 100 L 40 40 1 1 B 
X P2.4_A12 69 800 300 100 L 40 40 1 1 B 
X P2.5_A13 68 800 200 100 L 40 40 1 1 B 
X P2.6_A14 67 800 100 100 L 40 40 1 1 B 
X P2.7_A15 66 800 0 100 L 40 40 1 1 B 
X P3.0/RXD 37 -800 300 100 R 40 40 1 1 B 
X P3.1/TXD 38 -800 200 100 R 40 40 1 1 B 
X P3.2/!INT0 39 -800 100 100 R 40 40 1 1 B 
X P3.3/!INT1 40 -800 0 100 R 40 40 1 1 B 
X P3.4/T0 41 -800 -100 100 R 40 40 1 1 B 
X P3.5/T1 42 -800 -200 100 R 40 40 1 1 B 
X P3.6/!WR 43 800 -200 100 L 40 40 1 1 B 
X P3.7/!RD 44 800 -300 100 L 40 40 1 1 B 
X P4.0/MISO 79 -800 -400 100 R 40 40 1 1 B 
X P4.1/MOSI 80 -800 -500 100 R 40 40 1 1 B 
X P4.2/SCK 81 -800 -600 100 R 40 40 1 1 B 
X P4.3/!SS 82 -800 -700 100 R 40 40 1 1 B 
X P4.4 72 -800 -800 100 R 40 40 1 1 B 
X P4.5 73 -800 -900 100 R 40 40 1 1 B 
X P4.6 75 -800 -1000 100 R 40 40 1 1 B 
X P4.7 76 -800 -1100 100 R 40 40 1 1 B 
X P5.0 9 800 -600 100 L 40 40 1 1 B 
X P5.1 10 800 -700 100 L 40 40 1 1 B 
X P5.2 51 800 -800 100 L 40 40 1 1 B 
X P5.3 52 800 -900 100 L 40 40 1 1 B 
X PVDD 23 -800 2400 100 R 40 40 1 1 W 
X PVSS 25 -800 1700 100 R 40 40 1 1 W 
X RST 60 -800 2200 100 R 40 40 1 1 I 
X SCLK 59 800 -2300 100 L 40 40 1 1 O 
X UVDD 31 -800 -1300 100 R 40 40 1 1 W 
X UVSS 32 -800 -1800 100 R 40 40 1 1 W 
X VDD 1 800 2400 100 L 40 40 1 1 W 
X VDD@1 22 800 2300 100 L 40 40 1 1 W 
X VDD@2 35 800 2200 100 L 40 40 1 1 W 
X VDD@3 54 800 2100 100 L 40 40 1 1 W 
X VDD@4 64 800 2000 100 L 40 40 1 1 W 
X VSS 2 800 -1500 100 L 40 40 1 1 W 
X VSS@1 26 800 -1400 100 L 40 40 1 1 W 
X VSS@2 36 800 -1300 100 L 40 40 1 1 W 
X VSS@3 55 800 -1200 100 L 40 40 1 1 W 
X VSS@4 65 800 -1100 100 L 40 40 1 1 W 
X X1 29 -800 2100 100 R 40 40 1 1 I 
X X2 27 -800 2000 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C8252A
# Package Name: TQFP44
# Dev Tech: 82
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C8252A IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C8252A" -500 -1300 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 27 800 -700 200 L 40 40 1 1 O 
X EA 29 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 37 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 36 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 35 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 34 800 900 200 L 40 40 1 1 B 
X P0.4AD4 33 800 800 200 L 40 40 1 1 B 
X P0.5AD5 32 800 700 200 L 40 40 1 1 B 
X P0.6AD6 31 800 600 200 L 40 40 1 1 B 
X P0.7AD7 30 800 500 200 L 40 40 1 1 B 
X P1.0_T2 40 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 300 200 L 40 40 1 1 B 
X P2.1_A9 19 800 200 200 L 40 40 1 1 B 
X P2.2_A10 20 800 100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 0 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -400 200 L 40 40 1 1 B 
X P3.0 5 -800 -400 200 R 40 40 1 1 B 
X P3.1 7 -800 -500 200 R 40 40 1 1 B 
X P3.2 8 -800 -600 200 R 40 40 1 1 B 
X P3.3 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 13 -800 -1100 200 R 40 40 1 1 B 
X PSEN 26 800 -800 200 L 40 40 1 1 O 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 38 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C8252J
# Package Name: PLCC44
# Dev Tech: 82
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C8252J IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C8252J" -500 -1300 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 33 800 -700 200 L 40 40 1 1 O 
X EA 35 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 43 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 42 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 41 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 40 800 900 200 L 40 40 1 1 B 
X P0.4AD4 39 800 800 200 L 40 40 1 1 B 
X P0.5AD5 38 800 700 200 L 40 40 1 1 B 
X P0.6AD6 37 800 600 200 L 40 40 1 1 B 
X P0.7AD7 36 800 500 200 L 40 40 1 1 B 
X P1.0_T2 2 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5 7 -800 0 200 R 40 40 1 1 B 
X P1.6 8 -800 -100 200 R 40 40 1 1 B 
X P1.7 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 300 200 L 40 40 1 1 B 
X P2.1_A9 25 800 200 200 L 40 40 1 1 B 
X P2.2_A10 26 800 100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 0 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -400 200 L 40 40 1 1 B 
X P3.0 11 -800 -400 200 R 40 40 1 1 B 
X P3.1 13 -800 -500 200 R 40 40 1 1 B 
X P3.2 14 -800 -600 200 R 40 40 1 1 B 
X P3.3 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 19 -800 -1100 200 R 40 40 1 1 B 
X PSEN 32 800 -800 200 L 40 40 1 1 O 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 22 0 -400 100 U 40 40 2 1 W 
X VCC 44 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C8252P6
# Package Name: DIL40
# Dev Tech: 82
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C8252P6 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C8252P6" -500 -1300 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 30 800 -700 200 L 40 40 1 1 O 
X EA 31 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 39 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 38 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 37 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 36 800 900 200 L 40 40 1 1 B 
X P0.4AD4 35 800 800 200 L 40 40 1 1 B 
X P0.5AD5 34 800 700 200 L 40 40 1 1 B 
X P0.6AD6 33 800 600 200 L 40 40 1 1 B 
X P0.7AD7 32 800 500 200 L 40 40 1 1 B 
X P1.0_T2 1 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5 6 -800 0 200 R 40 40 1 1 B 
X P1.6 7 -800 -100 200 R 40 40 1 1 B 
X P1.7 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 300 200 L 40 40 1 1 B 
X P2.1_A9 22 800 200 200 L 40 40 1 1 B 
X P2.2_A10 23 800 100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 0 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -400 200 L 40 40 1 1 B 
X P3.0 10 -800 -400 200 R 40 40 1 1 B 
X P3.1 11 -800 -500 200 R 40 40 1 1 B 
X P3.2 12 -800 -600 200 R 40 40 1 1 B 
X P3.3 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 17 -800 -1100 200 R 40 40 1 1 B 
X PSEN 29 800 -800 200 L 40 40 1 1 O 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 20 0 -400 100 U 40 40 2 1 W 
X VCC 40 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89C8252Q
# Package Name: PQFP44
# Dev Tech: 82
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89C8252Q IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89C52
F0 "IC" -600 1325 50 H V L B
F1 "AT89C8252Q" -500 -1300 50 H V L B
F2 "atmel-PQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -243 -652 -70 -652
P 2 1 0 0 -243 -552 -52 -552
P 2 1 0 0 -241 -1057 -150 -1057
P 2 1 0 0 -241 -957 -150 -957
P 2 1 0 0 294 -757 495 -757
P 2 1 0 0 394 -557 485 -557
P 2 1 0 0 -600 -1200 600 -1200
P 2 1 0 0 600 -1200 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1200
T 0 -150 -695 60 0 1 0 /INT1
T 0 -150 -595 60 0 1 0 /INT0
T 0 -180 -395 60 0 1 0 /RxD
T 0 -180 -495 60 0 1 0 /TxD
X ALE 27 800 -700 200 L 40 40 1 1 O 
X EA 29 800 -600 200 L 40 40 1 1 I 
X P0.0AD0 37 800 1200 200 L 40 40 1 1 B 
X P0.1AD1 36 800 1100 200 L 40 40 1 1 B 
X P0.2AD2 35 800 1000 200 L 40 40 1 1 B 
X P0.3AD3 34 800 900 200 L 40 40 1 1 B 
X P0.4AD4 33 800 800 200 L 40 40 1 1 B 
X P0.5AD5 32 800 700 200 L 40 40 1 1 B 
X P0.6AD6 31 800 600 200 L 40 40 1 1 B 
X P0.7AD7 30 800 500 200 L 40 40 1 1 B 
X P1.0_T2 40 -800 500 200 R 40 40 1 1 B 
X P1.1_T2EX 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5 1 -800 0 200 R 40 40 1 1 B 
X P1.6 2 -800 -100 200 R 40 40 1 1 B 
X P1.7 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 300 200 L 40 40 1 1 B 
X P2.1_A9 19 800 200 200 L 40 40 1 1 B 
X P2.2_A10 20 800 100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 0 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -100 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -200 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -300 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -400 200 L 40 40 1 1 B 
X P3.0 5 -800 -400 200 R 40 40 1 1 B 
X P3.1 7 -800 -500 200 R 40 40 1 1 B 
X P3.2 8 -800 -600 200 R 40 40 1 1 B 
X P3.3 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/RD 13 -800 -1100 200 R 40 40 1 1 B 
X PSEN 26 800 -800 200 L 40 40 1 1 O 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: VCCGND
X GND 16 0 -400 100 U 40 40 2 1 W 
X VCC 38 0 400 100 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-S
# Package Name: S44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89S51-S IC 0 40 Y Y 1 L N
# Gate Name: P
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-S" -600 -1400 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 7 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 8 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-24J
# Package Name: PLCC44
# Dev Tech: 24
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89S51-24J IC 0 40 Y Y 1 L N
# Gate Name: P
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-24J" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 7 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 8 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-24P
# Package Name: TQFP44
# Dev Tech: -24
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89S51-24P IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-24P" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 1 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 2 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-24P
# Package Name: DIL40
# Dev Tech: 24
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89S51-24P IC 0 40 Y Y 1 L N
# Gate Name: P
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-24P" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 6 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 7 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-33J
# Package Name: PLCC44
# Dev Tech: 33
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89S51-33J IC 0 40 Y Y 1 L N
# Gate Name: P
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-33J" -600 -1400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 35 800 -800 200 L 40 40 1 1 I 
X !PSEN 32 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 33 800 -900 200 L 40 40 1 1 O 
X GND 22 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 43 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 42 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 41 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 40 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 39 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 38 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 37 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 36 800 300 200 L 40 40 1 1 B 
X P1.0 2 -800 500 200 R 40 40 1 1 B 
X P1.1 3 -800 400 200 R 40 40 1 1 B 
X P1.2 4 -800 300 200 R 40 40 1 1 B 
X P1.3 5 -800 200 200 R 40 40 1 1 B 
X P1.4 6 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 7 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 8 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 9 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 24 800 100 200 L 40 40 1 1 B 
X P2.1_A9 25 800 0 200 L 40 40 1 1 B 
X P2.2_A10 26 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 27 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 28 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 29 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 30 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 31 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 11 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 13 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 14 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 15 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 16 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 17 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 18 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 19 -800 -1100 200 R 40 40 1 1 B 
X RST 10 -800 1200 200 R 40 40 1 1 I 
X VCC 44 800 1200 200 L 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 I 
X XTAL2 20 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-33P
# Package Name: DIL40
# Dev Tech: 33
# Dev Prefix: IC
# Gate count = 1
#
DEF AT89S51-33P IC 0 40 Y Y 1 L N
# Gate Name: P
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-33P" -600 -1400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 31 800 -800 200 L 40 40 1 1 I 
X !PSEN 29 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 30 800 -900 200 L 40 40 1 1 O 
X GND 20 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 39 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 38 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 37 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 36 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 35 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 34 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 33 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 32 800 300 200 L 40 40 1 1 B 
X P1.0 1 -800 500 200 R 40 40 1 1 B 
X P1.1 2 -800 400 200 R 40 40 1 1 B 
X P1.2 3 -800 300 200 R 40 40 1 1 B 
X P1.3 4 -800 200 200 R 40 40 1 1 B 
X P1.4 5 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 6 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 7 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 8 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 21 800 100 200 L 40 40 1 1 B 
X P2.1_A9 22 800 0 200 L 40 40 1 1 B 
X P2.2_A10 23 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 24 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 25 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 26 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 27 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 28 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 10 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 11 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 12 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 13 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 14 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 15 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 16 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 17 -800 -1100 200 R 40 40 1 1 B 
X RST 9 -800 1200 200 R 40 40 1 1 I 
X VCC 40 800 1200 200 L 40 40 1 1 W 
X XTAL1 19 -800 1000 200 R 40 40 1 1 I 
X XTAL2 18 -800 700 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: AT89S51-33P
# Package Name: TQFP44
# Dev Tech: -33
# Dev Prefix: IC
# Gate count = 2
#
DEF AT89S51-33P IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: AT89S51
F0 "IC" -600 1325 50 H V L B
F1 "AT89S51-33P" -600 -1400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 -1300 600 -1300
P 2 1 0 0 600 -1300 600 1300
P 2 1 0 0 600 1300 -600 1300
P 2 1 0 0 -600 1300 -600 -1300
X !EA!/VPP 29 800 -800 200 L 40 40 1 1 I 
X !PSEN 26 800 -1000 200 L 40 40 1 1 O 
X ALE/!PROG 27 800 -900 200 L 40 40 1 1 O 
X GND 16 800 -1200 200 L 40 40 1 1 W 
X P0.0_AD0 37 800 1000 200 L 40 40 1 1 B 
X P0.1_AD1 36 800 900 200 L 40 40 1 1 B 
X P0.2_AD2 35 800 800 200 L 40 40 1 1 B 
X P0.3_AD3 34 800 700 200 L 40 40 1 1 B 
X P0.4_AD4 33 800 600 200 L 40 40 1 1 B 
X P0.5_AD5 32 800 500 200 L 40 40 1 1 B 
X P0.6_AD6 31 800 400 200 L 40 40 1 1 B 
X P0.7_AD7 30 800 300 200 L 40 40 1 1 B 
X P1.0 40 -800 500 200 R 40 40 1 1 B 
X P1.1 41 -800 400 200 R 40 40 1 1 B 
X P1.2 42 -800 300 200 R 40 40 1 1 B 
X P1.3 43 -800 200 200 R 40 40 1 1 B 
X P1.4 44 -800 100 200 R 40 40 1 1 B 
X P1.5_MOSI 1 -800 0 200 R 40 40 1 1 B 
X P1.6_MISO 2 -800 -100 200 R 40 40 1 1 B 
X P1.7_SCK 3 -800 -200 200 R 40 40 1 1 B 
X P2.0_A8 18 800 100 200 L 40 40 1 1 B 
X P2.1_A9 19 800 0 200 L 40 40 1 1 B 
X P2.2_A10 20 800 -100 200 L 40 40 1 1 B 
X P2.3_A11 21 800 -200 200 L 40 40 1 1 B 
X P2.4_A12 22 800 -300 200 L 40 40 1 1 B 
X P2.5_A13 23 800 -400 200 L 40 40 1 1 B 
X P2.6_A14 24 800 -500 200 L 40 40 1 1 B 
X P2.7_A15 25 800 -600 200 L 40 40 1 1 B 
X P3.0/RXD 5 -800 -400 200 R 40 40 1 1 B 
X P3.1/TXD 7 -800 -500 200 R 40 40 1 1 B 
X P3.2/!INT0 8 -800 -600 200 R 40 40 1 1 B 
X P3.3/!INT1 9 -800 -700 200 R 40 40 1 1 B 
X P3.4/T0 10 -800 -800 200 R 40 40 1 1 B 
X P3.5/T1 11 -800 -900 200 R 40 40 1 1 B 
X P3.6/!WR 12 -800 -1000 200 R 40 40 1 1 B 
X P3.7/!RD 13 -800 -1100 200 R 40 40 1 1 B 
X RST 4 -800 1200 200 R 40 40 1 1 I 
X VCC 38 800 1200 200 L 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 I 
X XTAL2 14 -800 700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: GND
X GND 17 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT904434A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT904434A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT904434A" -600 -2000 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AGND 28 -800 700 200 R 40 40 1 1 W 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X PC0 19 800 -900 200 L 40 40 1 1 B 
X PC1 20 800 -800 200 L 40 40 1 1 B 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT908535A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT908535A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT908535A" -600 -2000 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AGND 28 -800 700 200 R 40 40 1 1 W 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X PC0 19 800 -900 200 L 40 40 1 1 B 
X PC1 20 800 -800 200 L 40 40 1 1 B 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90C8534A
# Package Name: TQFP48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90C8534A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-3
F0 "IC" -600 1730 50 H V L B
F1 "AT90C8534A" -600 -1600 50 H V L B
F2 "atmel-TQFP48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1500
P 2 1 0 0 600 -1500 -600 -1500
P 2 1 0 0 -600 -1500 -600 1700
X ADIN0 1 800 0 200 L 40 40 1 1 I 
X ADIN1 13 800 100 200 L 40 40 1 1 I 
X ADIN2 14 800 200 200 L 40 40 1 1 I 
X ADIN3 15 800 300 200 L 40 40 1 1 I 
X ADIN4 16 800 400 200 L 40 40 1 1 I 
X ADIN5 17 800 500 200 L 40 40 1 1 I 
X AGND 11 -800 800 200 R 40 40 1 1 I 
X AVCC 18 -800 900 200 R 40 40 1 1 I 
X GND 31 -800 500 200 R 40 40 1 1 W 
X INT0 35 800 700 200 L 40 40 1 1 I 
X INT1 34 800 800 200 L 40 40 1 1 I 
X NC1 2 -600 -200 0 R 40 40 1 1 U 
X NC2 3 -600 -300 0 R 40 40 1 1 U 
X NC3 4 -600 -400 0 R 40 40 1 1 U 
X NC4 5 -600 -500 0 R 40 40 1 1 U 
X NC5 6 -600 -600 0 R 40 40 1 1 U 
X NC6 7 -600 -700 0 R 40 40 1 1 U 
X NC7 8 -600 -800 0 R 40 40 1 1 U 
X NC8 9 -600 -900 0 R 40 40 1 1 U 
X NC9 10 -600 -1000 0 R 40 40 1 1 U 
X NC10 12 -600 -1100 0 R 40 40 1 1 U 
X NC11 19 -600 -1200 0 R 40 40 1 1 U 
X NC12 21 -600 -1300 0 R 40 40 1 1 U 
X NC13 25 -600 -1400 0 R 40 40 1 1 U 
X NC14 26 600 -1400 0 R 40 40 1 1 U 
X NC15 27 600 -1300 0 R 40 40 1 1 U 
X NC16 28 600 -1200 0 R 40 40 1 1 U 
X NC17 29 600 -1100 0 R 40 40 1 1 U 
X NC18 30 600 -1000 0 R 40 40 1 1 U 
X NC19 32 600 -900 0 R 40 40 1 1 U 
X NC20 36 600 -800 0 R 40 40 1 1 U 
X NC21 37 600 -700 0 R 40 40 1 1 U 
X NC22 40 600 -600 0 R 40 40 1 1 U 
X NC23 41 600 -500 0 R 40 40 1 1 U 
X NC24 42 600 -400 0 R 40 40 1 1 U 
X NC25 43 600 -300 0 R 40 40 1 1 U 
X NC26 48 600 -200 0 R 40 40 1 1 U 
X PA0 47 800 1000 200 L 40 40 1 1 B 
X PA1 46 800 1100 200 L 40 40 1 1 B 
X PA2 45 800 1200 200 L 40 40 1 1 B 
X PA3 44 800 1300 200 L 40 40 1 1 B 
X PA4 39 800 1400 200 L 40 40 1 1 B 
X PA5 38 800 1500 200 L 40 40 1 1 B 
X PA6 33 800 1600 200 L 40 40 1 1 B 
X RESET 20 -800 1600 200 R 40 40 1 1 I I
X VCC 22 -800 600 200 R 40 40 1 1 W 
X XTAL1 24 -800 1100 200 R 40 40 1 1 B 
X XTAL2 23 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS2323P
# Package Name: DIL08
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS2323P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 3-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "AT90LS2323P" -500 -600 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 400
P 2 1 0 0 500 400 -500 400
P 2 1 0 0 -500 400 -500 -500
X (MISO)PB1 6 700 200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 100 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 300 200 L 40 40 1 1 B 
X GND 4 -700 -400 200 R 40 40 1 1 W 
X RESET 1 -700 300 200 R 40 40 1 1 I I
X VCC 8 -700 -300 200 R 40 40 1 1 W 
X XTAL1 2 -700 -100 200 R 40 40 1 1 B 
X XTAL2 3 -700 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS2323S
# Package Name: SOIC8
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS2323S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 3-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "AT90LS2323S" -500 -600 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 400
P 2 1 0 0 500 400 -500 400
P 2 1 0 0 -500 400 -500 -500
X (MISO)PB1 6 700 200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 100 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 300 200 L 40 40 1 1 B 
X GND 4 -700 -400 200 R 40 40 1 1 W 
X RESET 1 -700 300 200 R 40 40 1 1 I I
X VCC 8 -700 -300 200 R 40 40 1 1 W 
X XTAL1 2 -700 -100 200 R 40 40 1 1 B 
X XTAL2 3 -700 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS2343P
# Package Name: DIL08
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS2343P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "AT90LS2343P" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS2343S
# Package Name: SOIC8
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS2343S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "AT90LS2343S" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS4434J
# Package Name: PLCC44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS4434J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS4434J" -600 -2000 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS4434J-S
# Package Name: S44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS4434J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS4434J-S" -600 -2000 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 44 -800 500 200 R 40 40 1 1 W 
X VCC2 11 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS4434J-SM
# Package Name: PLCC-SM44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS4434J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS4434J-SM" -600 -2000 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS4434P
# Package Name: DIL40
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS4434P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-3
F0 "IC" -600 1830 50 H V L B
F1 "AT90LS4434P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC0 22 800 -800 200 L 40 40 1 1 B 
X PC1 23 800 -700 200 L 40 40 1 1 B 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS8535J
# Package Name: PLCC44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS8535J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS8535J" -600 -2000 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS8535J-S
# Package Name: S44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS8535J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS8535J-S" -600 -2000 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS8535J-SM
# Package Name: PLCC-SM44
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS8535J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90LS8535J-SM" -600 -2000 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90LS8535P
# Package Name: DIL40
# Dev Tech: LS
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90LS8535P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-3
F0 "IC" -600 1830 50 H V L B
F1 "AT90LS8535P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC0 22 800 -800 200 L 40 40 1 1 B 
X PC1 23 800 -700 200 L 40 40 1 1 B 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S1200P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S1200P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-1
F0 "IC" -500 930 50 H V L B
F1 "AT90S1200P" -500 -900 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -800
P 2 1 0 0 500 -800 -500 -800
P 2 1 0 0 -500 -800 -500 900
X (AIN0)PB0 12 700 100 200 L 40 40 1 1 B 
X (AIN1)PB1 13 700 200 200 L 40 40 1 1 B 
X (INT0)PD2 6 700 -500 200 L 40 40 1 1 B 
X (MISO)PB6 18 700 700 200 L 40 40 1 1 B 
X (MOSI)PB5 17 700 600 200 L 40 40 1 1 B 
X (SCK)PB7 19 700 800 200 L 40 40 1 1 B 
X (T0)PD4 8 700 -300 200 L 40 40 1 1 B 
X GND 10 -700 0 200 R 40 40 1 1 W 
X PB2 14 700 300 200 L 40 40 1 1 B 
X PB3 15 700 400 200 L 40 40 1 1 B 
X PB4 16 700 500 200 L 40 40 1 1 B 
X PD0 2 700 -700 200 L 40 40 1 1 B 
X PD1 3 700 -600 200 L 40 40 1 1 B 
X PD3 7 700 -400 200 L 40 40 1 1 B 
X PD5 9 700 -200 200 L 40 40 1 1 B 
X PD6 11 700 -100 200 L 40 40 1 1 B 
X RESET 1 -700 800 200 R 40 40 1 1 B I
X VCC 20 -700 100 200 R 40 40 1 1 W 
X XTAL1 5 -700 300 200 R 40 40 1 1 B 
X XTAL2 4 -700 500 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S1200S
# Package Name: SO20L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S1200S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-1
F0 "IC" -500 930 50 H V L B
F1 "AT90S1200S" -500 -900 50 H V L B
F2 "atmel-SO20L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -800
P 2 1 0 0 500 -800 -500 -800
P 2 1 0 0 -500 -800 -500 900
X (AIN0)PB0 12 700 100 200 L 40 40 1 1 B 
X (AIN1)PB1 13 700 200 200 L 40 40 1 1 B 
X (INT0)PD2 6 700 -500 200 L 40 40 1 1 B 
X (MISO)PB6 18 700 700 200 L 40 40 1 1 B 
X (MOSI)PB5 17 700 600 200 L 40 40 1 1 B 
X (SCK)PB7 19 700 800 200 L 40 40 1 1 B 
X (T0)PD4 8 700 -300 200 L 40 40 1 1 B 
X GND 10 -700 0 200 R 40 40 1 1 W 
X PB2 14 700 300 200 L 40 40 1 1 B 
X PB3 15 700 400 200 L 40 40 1 1 B 
X PB4 16 700 500 200 L 40 40 1 1 B 
X PD0 2 700 -700 200 L 40 40 1 1 B 
X PD1 3 700 -600 200 L 40 40 1 1 B 
X PD3 7 700 -400 200 L 40 40 1 1 B 
X PD5 9 700 -200 200 L 40 40 1 1 B 
X PD6 11 700 -100 200 L 40 40 1 1 B 
X RESET 1 -700 800 200 R 40 40 1 1 B I
X VCC 20 -700 100 200 R 40 40 1 1 W 
X XTAL1 5 -700 300 200 R 40 40 1 1 B 
X XTAL2 4 -700 500 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S1200Y
# Package Name: SSOP20D8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S1200Y IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-1
F0 "IC" -500 930 50 H V L B
F1 "AT90S1200Y" -500 -900 50 H V L B
F2 "atmel-SSOP20D8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -800
P 2 1 0 0 500 -800 -500 -800
P 2 1 0 0 -500 -800 -500 900
X (AIN0)PB0 12 700 100 200 L 40 40 1 1 B 
X (AIN1)PB1 13 700 200 200 L 40 40 1 1 B 
X (INT0)PD2 6 700 -500 200 L 40 40 1 1 B 
X (MISO)PB6 18 700 700 200 L 40 40 1 1 B 
X (MOSI)PB5 17 700 600 200 L 40 40 1 1 B 
X (SCK)PB7 19 700 800 200 L 40 40 1 1 B 
X (T0)PD4 8 700 -300 200 L 40 40 1 1 B 
X GND 10 -700 0 200 R 40 40 1 1 W 
X PB2 14 700 300 200 L 40 40 1 1 B 
X PB3 15 700 400 200 L 40 40 1 1 B 
X PB4 16 700 500 200 L 40 40 1 1 B 
X PD0 2 700 -700 200 L 40 40 1 1 B 
X PD1 3 700 -600 200 L 40 40 1 1 B 
X PD3 7 700 -400 200 L 40 40 1 1 B 
X PD5 9 700 -200 200 L 40 40 1 1 B 
X PD6 11 700 -100 200 L 40 40 1 1 B 
X RESET 1 -700 800 200 R 40 40 1 1 B I
X VCC 20 -700 100 200 R 40 40 1 1 W 
X XTAL1 5 -700 300 200 R 40 40 1 1 B 
X XTAL2 4 -700 500 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2313P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2313P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-2
F0 "IC" -500 930 50 H V L B
F1 "AT90S2313P" -500 -900 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -800
P 2 1 0 0 500 -800 -500 -800
P 2 1 0 0 -500 -800 -500 900
X (AIN0)PB0 12 700 100 200 L 40 40 1 1 B 
X (AIN1)PB1 13 700 200 200 L 40 40 1 1 B 
X (ICP)PD6 11 700 -100 200 L 40 40 1 1 B 
X (INT0)PD2 6 700 -500 200 L 40 40 1 1 B 
X (INT1)PD3 7 700 -400 200 L 40 40 1 1 B 
X (MISO)PB6 18 700 700 200 L 40 40 1 1 B 
X (MOSI)PB5 17 700 600 200 L 40 40 1 1 B 
X (OCI)PB3 15 700 400 200 L 40 40 1 1 B 
X (RXD)PD0 2 700 -700 200 L 40 40 1 1 B 
X (SCK)PB7 19 700 800 200 L 40 40 1 1 B 
X (T0)PD4 8 700 -300 200 L 40 40 1 1 B 
X (T1)PD5 9 700 -200 200 L 40 40 1 1 B 
X (TXD)PD1 3 700 -600 200 L 40 40 1 1 B 
X GND 10 -700 0 200 R 40 40 1 1 W 
X PB2 14 700 300 200 L 40 40 1 1 B 
X PB4 16 700 500 200 L 40 40 1 1 B 
X RESET 1 -700 800 200 R 40 40 1 1 B I
X VCC 20 -700 100 200 R 40 40 1 1 W 
X XTAL1 5 -700 300 200 R 40 40 1 1 B 
X XTAL2 4 -700 500 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2313S
# Package Name: SO20L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2313S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 15-I/O-2
F0 "IC" -500 930 50 H V L B
F1 "AT90S2313S" -500 -900 50 H V L B
F2 "atmel-SO20L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 900 500 900
P 2 1 0 0 500 900 500 -800
P 2 1 0 0 500 -800 -500 -800
P 2 1 0 0 -500 -800 -500 900
X (AIN0)PB0 12 700 100 200 L 40 40 1 1 B 
X (AIN1)PB1 13 700 200 200 L 40 40 1 1 B 
X (ICP)PD6 11 700 -100 200 L 40 40 1 1 B 
X (INT0)PD2 6 700 -500 200 L 40 40 1 1 B 
X (INT1)PD3 7 700 -400 200 L 40 40 1 1 B 
X (MISO)PB6 18 700 700 200 L 40 40 1 1 B 
X (MOSI)PB5 17 700 600 200 L 40 40 1 1 B 
X (OCI)PB3 15 700 400 200 L 40 40 1 1 B 
X (RXD)PD0 2 700 -700 200 L 40 40 1 1 B 
X (SCK)PB7 19 700 800 200 L 40 40 1 1 B 
X (T0)PD4 8 700 -300 200 L 40 40 1 1 B 
X (T1)PD5 9 700 -200 200 L 40 40 1 1 B 
X (TXD)PD1 3 700 -600 200 L 40 40 1 1 B 
X GND 10 -700 0 200 R 40 40 1 1 W 
X PB2 14 700 300 200 L 40 40 1 1 B 
X PB4 16 700 500 200 L 40 40 1 1 B 
X RESET 1 -700 800 200 R 40 40 1 1 B I
X VCC 20 -700 100 200 R 40 40 1 1 W 
X XTAL1 5 -700 300 200 R 40 40 1 1 B 
X XTAL2 4 -700 500 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2323P
# Package Name: DIL08
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2323P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 3-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "AT90S2323P" -500 -600 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 400
P 2 1 0 0 500 400 -500 400
P 2 1 0 0 -500 400 -500 -500
X (MISO)PB1 6 700 200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 100 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 300 200 L 40 40 1 1 B 
X GND 4 -700 -400 200 R 40 40 1 1 W 
X RESET 1 -700 300 200 R 40 40 1 1 I I
X VCC 8 -700 -300 200 R 40 40 1 1 W 
X XTAL1 2 -700 -100 200 R 40 40 1 1 B 
X XTAL2 3 -700 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2323S
# Package Name: SOIC8
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2323S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 3-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "AT90S2323S" -500 -600 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -500 500 -500
P 2 1 0 0 500 -500 500 400
P 2 1 0 0 500 400 -500 400
P 2 1 0 0 -500 400 -500 -500
X (MISO)PB1 6 700 200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 100 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 300 200 L 40 40 1 1 B 
X GND 4 -700 -400 200 R 40 40 1 1 W 
X RESET 1 -700 300 200 R 40 40 1 1 I I
X VCC 8 -700 -300 200 R 40 40 1 1 W 
X XTAL1 2 -700 -100 200 R 40 40 1 1 B 
X XTAL2 3 -700 100 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2333AA
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2333AA IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-1
F0 "IC" -600 1130 50 H V L B
F1 "AT90S2333AA" -600 -1300 50 H V L B
F2 "atmel-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 500 1100
P 2 1 0 0 500 1100 500 -1200
P 2 1 0 0 500 -1200 -600 -1200
P 2 1 0 0 -600 -1200 -600 1100
X (ADC0)PC0 23 700 -200 200 L 40 40 1 1 B 
X (ADC1)PC1 24 700 -100 200 L 40 40 1 1 B 
X (ADC2)PC2 25 700 0 200 L 40 40 1 1 B 
X (ADC3)PC3 26 700 100 200 L 40 40 1 1 B 
X (ADC4)PC4 27 700 200 200 L 40 40 1 1 B 
X (ADC5)PC5 28 700 300 200 L 40 40 1 1 B 
X (AIN0)PD6 10 700 -500 200 L 40 40 1 1 B 
X (AIN1)PD7 11 700 -400 200 L 40 40 1 1 B 
X (ICP)PB0 12 700 500 200 L 40 40 1 1 B 
X (INT0)PD2 32 700 -900 200 L 40 40 1 1 B 
X (INT1)PD3 1 700 -800 200 L 40 40 1 1 B 
X (MISO)PB4 16 700 900 200 L 40 40 1 1 B 
X (MOSI)PB3 15 700 800 200 L 40 40 1 1 B 
X (OC1)PB1 13 700 600 200 L 40 40 1 1 B 
X (RXD)PD0 30 700 -1100 200 L 40 40 1 1 B 
X (SCK)PB5 17 700 1000 200 L 40 40 1 1 B 
X (SS)PB2 14 700 700 200 L 40 40 1 1 B 
X (T0)PD4 2 700 -700 200 L 40 40 1 1 B 
X (T1)PD5 9 700 -600 200 L 40 40 1 1 B 
X (TXD)PD1 31 700 -1000 200 L 40 40 1 1 B 
X AGND 21 -800 100 200 R 40 40 1 1 W 
X AREF 20 -800 300 200 R 40 40 1 1 P 
X AVCC 18 -800 200 200 R 40 40 1 1 W 
X GND 5 -800 -200 200 R 40 40 1 1 W 
X NC1 3 -600 -800 0 R 40 40 1 1 U 
X NC2 6 -600 -900 0 R 40 40 1 1 U 
X NC3 19 -600 -1000 0 R 40 40 1 1 U 
X NC4 22 -600 -1100 0 R 40 40 1 1 U 
X RESET 29 -800 1000 200 R 40 40 1 1 I I
X VCC 4 -800 -100 200 R 40 40 1 1 W 
X XTAL1 7 -800 500 200 R 40 40 1 1 B 
X XTAL2 8 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2333P
# Package Name: DIL28-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2333P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-2
F0 "IC" -600 1130 50 H V L B
F1 "AT90S2333P" -600 -1300 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 500 1100
P 2 1 0 0 500 1100 500 -1200
P 2 1 0 0 500 -1200 -600 -1200
P 2 1 0 0 -600 -1200 -600 1100
X (ADC0)PC0) 23 700 -200 200 L 40 40 1 1 B 
X (ADC1)PC1 24 700 -100 200 L 40 40 1 1 B 
X (ADC2)PC2 25 700 0 200 L 40 40 1 1 B 
X (ADC3)PC3 26 700 100 200 L 40 40 1 1 B 
X (ADC4)PC4 27 700 200 200 L 40 40 1 1 B 
X (ADC5)PC5 28 700 300 200 L 40 40 1 1 B 
X (AIN0)PD6 12 700 -500 200 L 40 40 1 1 B 
X (AIN1)PD7 13 700 -400 200 L 40 40 1 1 B 
X (ICP)PB0 14 700 500 200 L 40 40 1 1 B 
X (INT0)PD2 4 700 -900 200 L 40 40 1 1 B 
X (INT1)PD3 5 700 -800 200 L 40 40 1 1 B 
X (MISO)PB4 18 700 900 200 L 40 40 1 1 B 
X (MOSI)PB3 17 700 800 200 L 40 40 1 1 B 
X (OC1)PB1 15 700 600 200 L 40 40 1 1 B 
X (RXD)PD0 2 700 -1100 200 L 40 40 1 1 B 
X (SCK)PB5 19 700 1000 200 L 40 40 1 1 B 
X (SS)PB2 16 700 700 200 L 40 40 1 1 B 
X (T0)PD4 6 700 -700 200 L 40 40 1 1 B 
X (T1)PD5 11 700 -600 200 L 40 40 1 1 B 
X (TXD)PD1 3 700 -1000 200 L 40 40 1 1 B 
X AGND 22 -800 100 200 R 40 40 1 1 W 
X AREF 21 -800 300 200 R 40 40 1 1 P 
X AVCC 20 -800 200 200 R 40 40 1 1 W 
X GND 8 -800 -200 200 R 40 40 1 1 W 
X RESET 1 -800 1000 200 R 40 40 1 1 I I
X VCC 7 -800 -100 200 R 40 40 1 1 W 
X XTAL1 9 -800 500 200 R 40 40 1 1 B 
X XTAL2 10 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2343P
# Package Name: DIL08
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2343P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "AT90S2343P" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S2343S
# Package Name: SOIC8
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S2343S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "AT90S2343S" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4414A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4414A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S4414A" -600 -2300 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 18 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 400 200 L 40 40 1 1 B 
X (SS)PB4 44 800 100 200 L 40 40 1 1 B 
X (T0)PB0 40 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 41 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1500 200 L 40 40 1 1 B 
X ALE 27 -800 500 200 R 40 40 1 1 B 
X GND 16 -800 100 200 R 40 40 1 1 W 
X ICP 29 -800 600 200 R 40 40 1 1 B 
X OC1B 26 -800 400 200 R 40 40 1 1 B 
X PD4 10 800 -1700 200 L 40 40 1 1 B 
X RESET 4 -800 1300 200 R 40 40 1 1 I I
X VCC 38 -800 200 200 R 40 40 1 1 W 
X XTAL1 15 -800 800 200 R 40 40 1 1 B 
X XTAL2 14 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4414J1
# Package Name: S44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4414J1 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S4414J1" -600 -2300 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4414J2
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4414J2 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S4414J2" -600 -2300 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4414J3
# Package Name: PLCC-SM44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4414J3 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S4414J3" -600 -2300 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4414P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4414P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S4414P" -600 -2300 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 21 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 22 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 23 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 24 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 25 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 26 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 27 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 28 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 39 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 38 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 37 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 36 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 35 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 34 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 33 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 32 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 12 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 13 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 15 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 17 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 10 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 400 200 L 40 40 1 1 B 
X (SS)PB4 5 800 100 200 L 40 40 1 1 B 
X (T0)PB0 1 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 2 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 11 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 16 800 -1500 200 L 40 40 1 1 B 
X ALE 30 -800 500 200 R 40 40 1 1 B 
X GND 20 -800 100 200 R 40 40 1 1 W 
X ICP 31 -800 600 200 R 40 40 1 1 B 
X OC1B 29 -800 400 200 R 40 40 1 1 B 
X PD4 14 800 -1700 200 L 40 40 1 1 B 
X RESET 9 -800 1300 200 R 40 40 1 1 I I
X VCC 40 -800 200 200 R 40 40 1 1 W 
X XTAL1 19 -800 800 200 R 40 40 1 1 B 
X XTAL2 18 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4433A
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4433A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-2
F0 "IC" -600 1130 50 H V L B
F1 "AT90S4433A" -600 -1300 50 H V L B
F2 "atmel-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 500 1100
P 2 1 0 0 500 1100 500 -1200
P 2 1 0 0 500 -1200 -600 -1200
P 2 1 0 0 -600 -1200 -600 1100
X (ADC0)PC0) 23 700 -200 200 L 40 40 1 1 B 
X (ADC1)PC1 24 700 -100 200 L 40 40 1 1 B 
X (ADC2)PC2 25 700 0 200 L 40 40 1 1 B 
X (ADC3)PC3 26 700 100 200 L 40 40 1 1 B 
X (ADC4)PC4 27 700 200 200 L 40 40 1 1 B 
X (ADC5)PC5 28 700 300 200 L 40 40 1 1 B 
X (AIN0)PD6 10 700 -500 200 L 40 40 1 1 B 
X (AIN1)PD7 11 700 -400 200 L 40 40 1 1 B 
X (ICP)PB0 12 700 500 200 L 40 40 1 1 B 
X (INT0)PD2 32 700 -900 200 L 40 40 1 1 B 
X (INT1)PD3 1 700 -800 200 L 40 40 1 1 B 
X (MISO)PB4 16 700 900 200 L 40 40 1 1 B 
X (MOSI)PB3 15 700 800 200 L 40 40 1 1 B 
X (OC1)PB1 13 700 600 200 L 40 40 1 1 B 
X (RXD)PD0 30 700 -1100 200 L 40 40 1 1 B 
X (SCK)PB5 17 700 1000 200 L 40 40 1 1 B 
X (SS)PB2 14 700 700 200 L 40 40 1 1 B 
X (T0)PD4 2 700 -700 200 L 40 40 1 1 B 
X (T1)PD5 9 700 -600 200 L 40 40 1 1 B 
X (TXD)PD1 31 700 -1000 200 L 40 40 1 1 B 
X AGND 21 -800 100 200 R 40 40 1 1 W 
X AREF 20 -800 300 200 R 40 40 1 1 P 
X AVCC 18 -800 200 200 R 40 40 1 1 W 
X GND 5 -800 -200 200 R 40 40 1 1 W 
X RESET 29 -800 1000 200 R 40 40 1 1 I I
X VCC 4 -800 -100 200 R 40 40 1 1 W 
X XTAL1 7 -800 500 200 R 40 40 1 1 B 
X XTAL2 8 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4433P
# Package Name: DIL28-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4433P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-2
F0 "IC" -600 1130 50 H V L B
F1 "AT90S4433P" -600 -1300 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 500 1100
P 2 1 0 0 500 1100 500 -1200
P 2 1 0 0 500 -1200 -600 -1200
P 2 1 0 0 -600 -1200 -600 1100
X (ADC0)PC0) 23 700 -200 200 L 40 40 1 1 B 
X (ADC1)PC1 24 700 -100 200 L 40 40 1 1 B 
X (ADC2)PC2 25 700 0 200 L 40 40 1 1 B 
X (ADC3)PC3 26 700 100 200 L 40 40 1 1 B 
X (ADC4)PC4 27 700 200 200 L 40 40 1 1 B 
X (ADC5)PC5 28 700 300 200 L 40 40 1 1 B 
X (AIN0)PD6 12 700 -500 200 L 40 40 1 1 B 
X (AIN1)PD7 13 700 -400 200 L 40 40 1 1 B 
X (ICP)PB0 14 700 500 200 L 40 40 1 1 B 
X (INT0)PD2 4 700 -900 200 L 40 40 1 1 B 
X (INT1)PD3 5 700 -800 200 L 40 40 1 1 B 
X (MISO)PB4 18 700 900 200 L 40 40 1 1 B 
X (MOSI)PB3 17 700 800 200 L 40 40 1 1 B 
X (OC1)PB1 15 700 600 200 L 40 40 1 1 B 
X (RXD)PD0 2 700 -1100 200 L 40 40 1 1 B 
X (SCK)PB5 19 700 1000 200 L 40 40 1 1 B 
X (SS)PB2 16 700 700 200 L 40 40 1 1 B 
X (T0)PD4 6 700 -700 200 L 40 40 1 1 B 
X (T1)PD5 11 700 -600 200 L 40 40 1 1 B 
X (TXD)PD1 3 700 -1000 200 L 40 40 1 1 B 
X AGND 22 -800 100 200 R 40 40 1 1 W 
X AREF 21 -800 300 200 R 40 40 1 1 P 
X AVCC 20 -800 200 200 R 40 40 1 1 W 
X GND 8 -800 -200 200 R 40 40 1 1 W 
X RESET 1 -800 1000 200 R 40 40 1 1 I I
X VCC 7 -800 -100 200 R 40 40 1 1 W 
X XTAL1 9 -800 500 200 R 40 40 1 1 B 
X XTAL2 10 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4434J
# Package Name: PLCC44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4434J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S4434J" -600 -2000 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4434J-S
# Package Name: S44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4434J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S4434J-S" -600 -2000 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 44 -800 500 200 R 40 40 1 1 W 
X VCC2 11 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4434J-SM
# Package Name: PLCC-SM44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4434J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S4434J-SM" -600 -2000 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S4434P
# Package Name: DIL40
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S4434P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-3
F0 "IC" -600 1830 50 H V L B
F1 "AT90S4434P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC0 22 800 -800 200 L 40 40 1 1 B 
X PC1 23 800 -700 200 L 40 40 1 1 B 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-2
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515A" -600 -2300 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 18 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 400 200 L 40 40 1 1 B 
X (SS)PB4 44 800 100 200 L 40 40 1 1 B 
X (T0)PB0 40 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 41 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1500 200 L 40 40 1 1 B 
X ALE 27 -800 500 200 R 40 40 1 1 B 
X GND 16 -800 100 200 R 40 40 1 1 W 
X ICP 29 -800 600 200 R 40 40 1 1 B 
X NC1 6 -600 -1800 0 R 40 40 1 1 U 
X NC2 17 -600 -1900 0 R 40 40 1 1 U 
X NC3 28 -600 -2000 0 R 40 40 1 1 U 
X NC4 39 -600 -2100 0 R 40 40 1 1 U 
X OC1B 26 -800 400 200 R 40 40 1 1 B 
X PD4 10 800 -1700 200 L 40 40 1 1 B 
X RESET 4 -800 1300 200 R 40 40 1 1 I I
X VCC 38 -800 200 200 R 40 40 1 1 W 
X XTAL1 15 -800 800 200 R 40 40 1 1 B 
X XTAL2 14 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-2
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515J" -600 -2300 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X NC1 34 -600 -1800 0 R 40 40 1 1 U 
X NC2 23 -600 -1900 0 R 40 40 1 1 U 
X NC3 12 -600 -2000 0 R 40 40 1 1 U 
X NC4 1 -600 -2100 0 R 40 40 1 1 U 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515J-S
# Package Name: S44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-2
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515J-S" -600 -2300 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X NC1 34 -600 -1800 0 R 40 40 1 1 U 
X NC2 23 -600 -1900 0 R 40 40 1 1 U 
X NC3 12 -600 -2000 0 R 40 40 1 1 U 
X NC4 1 -600 -2100 0 R 40 40 1 1 U 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515J-SM
# Package Name: PLCC-SM44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-2
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515J-SM" -600 -2300 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 24 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 400 200 L 40 40 1 1 B 
X (SS)PB4 6 800 100 200 L 40 40 1 1 B 
X (T0)PB0 2 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 3 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1500 200 L 40 40 1 1 B 
X ALE 33 -800 500 200 R 40 40 1 1 B 
X GND 22 -800 100 200 R 40 40 1 1 W 
X ICP 35 -800 600 200 R 40 40 1 1 B 
X NC1 34 -600 -1800 0 R 40 40 1 1 U 
X NC2 23 -600 -1900 0 R 40 40 1 1 U 
X NC3 12 -600 -2000 0 R 40 40 1 1 U 
X NC4 1 -600 -2100 0 R 40 40 1 1 U 
X OC1B 32 -800 400 200 R 40 40 1 1 B 
X PD4 16 800 -1700 200 L 40 40 1 1 B 
X RESET 10 -800 1300 200 R 40 40 1 1 I I
X VCC 44 -800 200 200 R 40 40 1 1 W 
X XTAL1 21 -800 800 200 R 40 40 1 1 B 
X XTAL2 20 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515-AA
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515-AA IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-2
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515-AA" -600 -2300 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 18 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 400 200 L 40 40 1 1 B 
X (SS)PB4 44 800 100 200 L 40 40 1 1 B 
X (T0)PB0 40 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 41 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1500 200 L 40 40 1 1 B 
X ALE 27 -800 500 200 R 40 40 1 1 B 
X GND 16 -800 100 200 R 40 40 1 1 W 
X ICP 29 -800 600 200 R 40 40 1 1 B 
X NC1 6 -600 -1800 0 R 40 40 1 1 U 
X NC2 17 -600 -1900 0 R 40 40 1 1 U 
X NC3 28 -600 -2000 0 R 40 40 1 1 U 
X NC4 39 -600 -2100 0 R 40 40 1 1 U 
X OC1B 26 -800 400 200 R 40 40 1 1 B 
X PD4 10 800 -1700 200 L 40 40 1 1 B 
X RESET 4 -800 1300 200 R 40 40 1 1 I I
X VCC 38 -800 200 200 R 40 40 1 1 W 
X XTAL1 15 -800 800 200 R 40 40 1 1 B 
X XTAL2 14 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8515P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8515P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-1
F0 "IC" -600 1430 50 H V L B
F1 "AT90S8515P" -600 -2300 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1400 600 1400
P 2 1 0 0 600 1400 600 -2200
P 2 1 0 0 600 -2200 -600 -2200
P 2 1 0 0 -600 -2200 -600 1400
X (A8)PC0 21 800 -1200 200 L 40 40 1 1 B 
X (A9)PC1 22 800 -1100 200 L 40 40 1 1 B 
X (A10)PC2 23 800 -1000 200 L 40 40 1 1 B 
X (A11)PC3 24 800 -900 200 L 40 40 1 1 B 
X (A12)PC4 25 800 -800 200 L 40 40 1 1 B 
X (A13)PC5 26 800 -700 200 L 40 40 1 1 B 
X (A14)PC6 27 800 -600 200 L 40 40 1 1 B 
X (A15)PC7 28 800 -500 200 L 40 40 1 1 B 
X (AD0)PA0 39 800 600 200 L 40 40 1 1 B 
X (AD1)PA1 38 800 700 200 L 40 40 1 1 B 
X (AD2)PA2 37 800 800 200 L 40 40 1 1 B 
X (AD3)PA3 36 800 900 200 L 40 40 1 1 B 
X (AD4)PA4 35 800 1000 200 L 40 40 1 1 B 
X (AD5)PA5 34 800 1100 200 L 40 40 1 1 B 
X (AD6)PA6 33 800 1200 200 L 40 40 1 1 B 
X (AD7)PA7 32 800 1300 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 -100 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 0 200 L 40 40 1 1 B 
X (INT0)PD2 12 800 -1900 200 L 40 40 1 1 B 
X (INT1)PD3 13 800 -1800 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 300 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 200 200 L 40 40 1 1 B 
X (OC1A)PD5 15 800 -1600 200 L 40 40 1 1 B 
X (RD)PD7 17 800 -1400 200 L 40 40 1 1 B 
X (RXD)PD0 10 800 -2100 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 400 200 L 40 40 1 1 B 
X (SS)PB4 5 800 100 200 L 40 40 1 1 B 
X (T0)PB0 1 800 -300 200 L 40 40 1 1 B 
X (T1)PB1 2 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 11 800 -2000 200 L 40 40 1 1 B 
X (WR)PD6 16 800 -1500 200 L 40 40 1 1 B 
X ALE 30 -800 500 200 R 40 40 1 1 B 
X GND 20 -800 100 200 R 40 40 1 1 W 
X ICP 31 -800 600 200 R 40 40 1 1 B 
X OC1B 29 -800 400 200 R 40 40 1 1 B 
X PD4 14 800 -1700 200 L 40 40 1 1 B 
X RESET 9 -800 1300 200 R 40 40 1 1 I I
X VCC 40 -800 200 200 R 40 40 1 1 W 
X XTAL1 19 -800 800 200 R 40 40 1 1 B 
X XTAL2 18 -800 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8535J
# Package Name: PLCC44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8535J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S8535J" -600 -2000 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8535J-S
# Package Name: S44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8535J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S8535J-S" -600 -2000 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8535J-SM
# Package Name: PLCC-SM44
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8535J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-4
F0 "IC" -600 1730 50 H V L B
F1 "AT90S8535J-SM" -600 -2000 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AGND 34 -800 700 200 R 40 40 1 1 W 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 24 -800 0 200 R 40 40 1 1 W 
X GND1 1 -800 100 200 R 40 40 1 1 W 
X GND2 12 -800 -100 200 R 40 40 1 1 W 
X PC0 25 800 -900 200 L 40 40 1 1 B 
X PC1 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 23 -800 400 200 R 40 40 1 1 W 
X VCC1 11 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT90S8535P
# Package Name: DIL40
# Dev Tech: S
# Dev Prefix: IC
# Gate count = 1
#
DEF AT90S8535P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-3
F0 "IC" -600 1830 50 H V L B
F1 "AT90S8535P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC0 22 800 -800 200 L 40 40 1 1 B 
X PC1 23 800 -700 200 L 40 40 1 1 B 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91R4008
# Package Name: TQFP100
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 22
#
DEF AT91R4008 IC 0 40 Y Y 22 L N
# Gate Name: A
# Symbol Name: AT91R4008
F0 "IC" -300 950 50 H V L B
F1 "AT91R4008" -300 -1100 50 H V L B
F2 "atmel-TQFP100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 900 300 900
P 2 1 0 0 -300 -1000 300 -1000
P 2 1 0 0 300 900 300 -1000
P 2 1 0 0 -300 -1000 -300 900
X GND 78 200 -1100 100 U 40 40 1 1 W 
X MCKI 82 -400 -400 100 R 40 40 1 1 I 
X NCS0 97 -400 600 100 R 40 40 1 1 O 
X NCS1 98 -400 500 100 R 40 40 1 1 O 
X NRD/NOE 92 -400 200 100 R 40 40 1 1 O 
X NRST 79 -400 100 100 R 40 40 1 1 O 
X NRW0/NWE 93 -400 300 100 R 40 40 1 1 O 
X NRW1/NUB 77 -400 0 100 R 40 40 1 1 O 
X NWAIT 96 -400 800 100 R 40 40 1 1 I 
X NWDOVF 80 -400 -200 100 R 40 40 1 1 O 
X TCK 91 -400 -900 100 R 40 40 1 1 I 
X TDI 89 -400 -800 100 R 40 40 1 1 I 
X TDO 90 -400 -700 100 R 40 40 1 1 O 
X TMS 88 -400 -600 100 R 40 40 1 1 I 
# Gate Name: B
# Symbol Name: AT91R4008-PARPORT
P 2 2 0 0 -300 1300 400 1300
P 2 2 0 0 400 1300 400 -1600
P 2 2 0 0 400 -1600 -300 -1600
P 2 2 0 0 -300 -1600 -300 1300
X P0/TCLK0 49 -400 1200 100 R 40 40 2 1 B 
X P1/TIOA0 50 -400 1100 100 R 40 40 2 1 B 
X P2/TIOB0 51 -400 1000 100 R 40 40 2 1 B 
X P3/TCLK1 54 -400 900 100 R 40 40 2 1 B 
X P4/TIOA1 55 -400 800 100 R 40 40 2 1 B 
X P5/TIOB1 56 -400 700 100 R 40 40 2 1 B 
X P6/TCLK2 57 -400 600 100 R 40 40 2 1 B 
X P7/TIOA2 58 -400 500 100 R 40 40 2 1 B 
X P8/TIOB2 59 -400 400 100 R 40 40 2 1 B 
X P9/IRQ0 60 -400 300 100 R 40 40 2 1 B 
X P10/IRQ1 63 -400 200 100 R 40 40 2 1 B 
X P11/IRQ2 64 -400 100 100 R 40 40 2 1 B 
X P12/FIQ 66 -400 0 100 R 40 40 2 1 B 
X P13/SCK0 67 -400 -100 100 R 40 40 2 1 B 
X P14/TXD0 68 -400 -200 100 R 40 40 2 1 B 
X P15/RXD0 69 -400 -300 100 R 40 40 2 1 B 
X P16 70 -400 -400 100 R 40 40 2 1 B 
X P17 71 -400 -500 100 R 40 40 2 1 B 
X P18 72 -400 -600 100 R 40 40 2 1 B 
X P19 73 -400 -700 100 R 40 40 2 1 B 
X P20/SCK1 74 -400 -800 100 R 40 40 2 1 B 
X P21/TXD1/NTRI 75 -400 -900 100 R 40 40 2 1 B 
X P22/RXD1 76 -400 -1000 100 R 40 40 2 1 B 
X P23 83 -400 -1100 100 R 40 40 2 1 B 
X P24/BMS 84 -400 -1200 100 R 40 40 2 1 B 
X P25/MCKO 85 -400 -1300 100 R 40 40 2 1 B 
X P26/NCS2 99 -400 -1400 100 R 40 40 2 1 B 
X P27/NCS3 100 -400 -1500 100 R 40 40 2 1 B 
# Gate Name: C
# Symbol Name: AT91R4008-ADR
P 2 3 0 0 -400 1300 300 1300
P 2 3 0 0 300 1300 300 -1300
P 2 3 0 0 300 -1300 -400 -1300
P 2 3 0 0 -400 -1300 -400 1300
X A1 3 400 1100 100 L 40 40 3 1 O 
X A2 4 400 1000 100 L 40 40 3 1 O 
X A3 5 400 900 100 L 40 40 3 1 O 
X A4 6 400 800 100 L 40 40 3 1 O 
X A5 7 400 700 100 L 40 40 3 1 O 
X A6 8 400 600 100 L 40 40 3 1 O 
X A7 9 400 500 100 L 40 40 3 1 O 
X A8 11 400 400 100 L 40 40 3 1 O 
X A9 12 400 300 100 L 40 40 3 1 O 
X A10 13 400 200 100 L 40 40 3 1 O 
X A11 14 400 100 100 L 40 40 3 1 O 
X A12 15 400 0 100 L 40 40 3 1 O 
X A13 16 400 -100 100 L 40 40 3 1 O 
X A14 17 400 -200 100 L 40 40 3 1 O 
X A15 20 400 -300 100 L 40 40 3 1 O 
X A16 21 400 -400 100 L 40 40 3 1 O 
X A17 22 400 -500 100 L 40 40 3 1 O 
X A18 23 400 -600 100 L 40 40 3 1 O 
X A19 24 400 -700 100 L 40 40 3 1 O 
X NLB/A0 1 400 1200 100 L 40 40 3 1 O 
X P28/CS7/A20 25 400 -800 100 L 40 40 3 1 O 
X P29/CS6/A21 26 400 -900 100 L 40 40 3 1 O 
X P30/CS5/A22 29 400 -1000 100 L 40 40 3 1 O 
X P31/CS4/A23 30 400 -1100 100 L 40 40 3 1 O 
# Gate Name: D
# Symbol Name: D0-15
P 2 4 0 0 -100 900 200 900
P 2 4 0 0 200 900 200 -800
P 2 4 0 0 200 -800 -100 -800
P 2 4 0 0 -100 -800 -100 900
X D0 31 -200 800 100 R 40 40 4 1 T 
X D1 32 -200 700 100 R 40 40 4 1 T 
X D2 33 -200 600 100 R 40 40 4 1 T 
X D3 34 -200 500 100 R 40 40 4 1 T 
X D4 35 -200 400 100 R 40 40 4 1 T 
X D5 37 -200 300 100 R 40 40 4 1 T 
X D6 38 -200 200 100 R 40 40 4 1 T 
X D7 39 -200 100 100 R 40 40 4 1 T 
X D8 40 -200 0 100 R 40 40 4 1 T 
X D9 41 -200 -100 100 R 40 40 4 1 T 
X D10 42 -200 -200 100 R 40 40 4 1 T 
X D11 43 -200 -300 100 R 40 40 4 1 T 
X D12 45 -200 -400 100 R 40 40 4 1 T 
X D13 46 -200 -500 100 R 40 40 4 1 T 
X D14 47 -200 -600 100 R 40 40 4 1 T 
X D15 48 -200 -700 100 R 40 40 4 1 T 
# Gate Name: P1
# Symbol Name: GND
X GND 2 0 -100 100 U 40 40 5 1 W 
# Gate Name: P2
# Symbol Name: GND
X GND 18 0 -100 100 U 40 40 6 1 W 
# Gate Name: P3
# Symbol Name: GND
X GND 19 0 -100 100 U 40 40 7 1 W 
# Gate Name: P4
# Symbol Name: GND
X GND 36 0 -100 100 U 40 40 8 1 W 
# Gate Name: P5
# Symbol Name: GND
X GND 52 0 -100 100 U 40 40 9 1 W 
# Gate Name: P6
# Symbol Name: GND
X GND 53 0 -100 100 U 40 40 10 1 W 
# Gate Name: P7
# Symbol Name: GND
X GND 65 0 -100 100 U 40 40 11 1 W 
# Gate Name: P8
# Symbol Name: GND
X GND 86 0 -100 100 U 40 40 12 1 W 
# Gate Name: P9
# Symbol Name: GND
X GND 87 0 -100 100 U 40 40 13 1 W 
# Gate Name: P10
# Symbol Name: VDDIO
X VDDIO 62 0 100 100 D 40 40 14 1 W 
# Gate Name: P11
# Symbol Name: VDDIO
X VDDIO 81 0 100 100 D 40 40 15 1 W 
# Gate Name: P12
# Symbol Name: VDDCORE
X VDDCORE 27 0 100 100 D 40 40 16 1 W 
# Gate Name: P13
# Symbol Name: VDDCORE
X VDDCORE 61 0 100 100 D 40 40 17 1 W 
# Gate Name: P14
# Symbol Name: VDDCORE
X VDDCORE 94 0 100 100 D 40 40 18 1 W 
# Gate Name: P15
# Symbol Name: VDDIO
X VDDIO 10 0 100 100 D 40 40 19 1 W 
# Gate Name: P16
# Symbol Name: VDDIO
X VDDIO 28 0 100 100 D 40 40 20 1 W 
# Gate Name: P17
# Symbol Name: VDDIO
X VDDIO 44 0 100 100 D 40 40 21 1 W 
# Gate Name: P18
# Symbol Name: VDDIO
X VDDIO 95 0 100 100 D 40 40 22 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT91RM9200
# Package Name: LFBGA256_A_291X326
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91RM9200 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91RM9200_BGA
F0 "IC" -200 0 50 H V L B
F1 "AT91RM9200" -200 -150 50 H V L B
F2 "atmel-LFBGA256_A_291X326" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1000 -6500 1000 -6500
P 2 1 0 0 1000 -6500 1000 6400
P 2 1 0 0 1000 6400 -1000 6400
P 2 1 0 0 -1000 6400 -1000 -6500
X A1_DQM2 M4 1200 -3400 200 L 40 40 1 1 O 
X A10_SDRAM N6 1200 -4400 200 L 40 40 1 1 O 
X A16_BA0 U3 1200 -3800 200 L 40 40 1 1 O 
X A17_BA1 T3 1200 -3700 200 L 40 40 1 1 O 
X A_2 M6 1200 -3300 200 L 40 40 1 1 O 
X A_3 M3 1200 -2900 200 L 40 40 1 1 O 
X A_4 N4 1200 -2800 200 L 40 40 1 1 O 
X A_5 N2 1200 -2700 200 L 40 40 1 1 O 
X A_6 L4 1200 -2600 200 L 40 40 1 1 O 
X A_7 P1 1200 -2500 200 L 40 40 1 1 O 
X A_8 N7 1200 -2400 200 L 40 40 1 1 O 
X A_9 N3 1200 -2300 200 L 40 40 1 1 O 
X A_10 M5 1200 -4500 200 L 40 40 1 1 O 
X A_11 P5 1200 -4300 200 L 40 40 1 1 O 
X A_12 P3 1200 -4200 200 L 40 40 1 1 O 
X A_13 P2 1200 -4100 200 L 40 40 1 1 O 
X A_14 N5 1200 -4000 200 L 40 40 1 1 O 
X A_15 T1 1200 -3900 200 L 40 40 1 1 O 
X A_18 R3 1200 -3600 200 L 40 40 1 1 O 
X A_19 U4 1200 -3500 200 L 40 40 1 1 O 
X A_20 R4 1200 -3200 200 L 40 40 1 1 O 
X A_21 N8 1200 -3100 200 L 40 40 1 1 O 
X A_22 P6 1200 -3000 200 L 40 40 1 1 O 
X CAS U8 1200 -2200 200 L 40 40 1 1 O 
X DM K2 1200 -1000 200 L 40 40 1 1 W 
X DP K5 1200 -900 200 L 40 40 1 1 W 
X D_0 R9 -1200 5600 200 R 40 40 1 1 B 
X D_1 P10 -1200 5500 200 R 40 40 1 1 B 
X D_2 N11 -1200 4800 200 R 40 40 1 1 B 
X D_3 U9 -1200 4700 200 R 40 40 1 1 B 
X D_4 M11 -1200 4600 200 R 40 40 1 1 B 
X D_5 P11 -1200 4500 200 R 40 40 1 1 B 
X D_6 U10 -1200 4400 200 R 40 40 1 1 B 
X D_7 U11 -1200 4300 200 R 40 40 1 1 B 
X D_8 R11 -1200 4200 200 R 40 40 1 1 B 
X D_9 T11 -1200 4100 200 R 40 40 1 1 B 
X D_10 P12 -1200 5400 200 R 40 40 1 1 B 
X D_11 U12 -1200 5300 200 R 40 40 1 1 B 
X D_12 T12 -1200 5200 200 R 40 40 1 1 B 
X D_13 R12 -1200 5100 200 R 40 40 1 1 B 
X D_14 U13 -1200 5000 200 R 40 40 1 1 B 
X D_15 P13 -1200 4900 200 R 40 40 1 1 B 
X HDMA K3 1200 -800 200 L 40 40 1 1 W 
X HDMB L3 1200 -700 200 L 40 40 1 1 W 
X HDPA K1 1200 -600 200 L 40 40 1 1 W 
X HDPB L2 1200 -500 200 L 40 40 1 1 W 
X ICETCK E5 -1200 6300 200 R 40 40 1 1 I 
X ICETDI A1 -1200 6200 200 R 40 40 1 1 I 
X ICETDO B1 1200 -2100 200 L 40 40 1 1 O 
X ICETMS C1 -1200 6100 200 R 40 40 1 1 I 
X JTAGSEL A2 -1200 6000 200 R 40 40 1 1 I 
X MIX33VDD@1 P16 1200 400 200 L 40 40 1 1 W 
X MIX33VDD@2 R17 1200 500 200 L 40 40 1 1 W 
X MIX33VDD@3 K16 1200 600 200 L 40 40 1 1 W 
X MIX33VDD@4 H14 1200 700 200 L 40 40 1 1 W 
X MIX33VDD@5 A16 1200 800 200 L 40 40 1 1 W 
X MIX33VDD@6 A11 1200 900 200 L 40 40 1 1 W 
X MIX33VDD@7 B11 1200 1000 200 L 40 40 1 1 W 
X MIX33VDD@8 D8 1200 1100 200 L 40 40 1 1 W 
X MIX33VDD@9 A7 1200 1200 200 L 40 40 1 1 W 
X MIX33VDD@10 D5 1200 1300 200 L 40 40 1 1 W 
X MIX33VDD@11 D2 1200 1400 200 L 40 40 1 1 W 
X MIX33VDD@12 D3 1200 1500 200 L 40 40 1 1 W 
X MIX33VDD@13 H5 1200 1600 200 L 40 40 1 1 W 
X MIX33VDD@14 K4 1200 1700 200 L 40 40 1 1 W 
X MIX33VDD@15 L6 1200 1800 200 L 40 40 1 1 W 
X MIX33VDD@16 M1 1200 1900 200 L 40 40 1 1 W 
X MIX33VDD@17 P4 1200 2000 200 L 40 40 1 1 W 
X MIX33VDD@18 R6 1200 2100 200 L 40 40 1 1 W 
X MIX33VDD@19 T5 1200 2200 200 L 40 40 1 1 W 
X MIX33VDD@20 R10 1200 2300 200 L 40 40 1 1 W 
X MIX33VDD@21 R14 1200 2400 200 L 40 40 1 1 W 
X MIX33VSS@1 M12 1200 2500 200 L 40 40 1 1 W 
X MIX33VSS@2 P17 1200 2600 200 L 40 40 1 1 W 
X MIX33VSS@3 J12 1200 2700 200 L 40 40 1 1 W 
X MIX33VSS@4 H16 1200 2800 200 L 40 40 1 1 W 
X MIX33VSS@5 C15 1200 2900 200 L 40 40 1 1 W 
X MIX33VSS@6 C11 1200 3000 200 L 40 40 1 1 W 
X MIX33VSS@7 D11 1200 3100 200 L 40 40 1 1 W 
X MIX33VSS@8 B7 1200 3200 200 L 40 40 1 1 W 
X MIX33VSS@9 E8 1200 3300 200 L 40 40 1 1 W 
X MIX33VSS@10 E6 1200 3400 200 L 40 40 1 1 W 
X MIX33VSS@11 D4 1200 3500 200 L 40 40 1 1 W 
X MIX33VSS@12 E3 1200 3600 200 L 40 40 1 1 W 
X MIX33VSS@13 G3 1200 3700 200 L 40 40 1 1 W 
X MIX33VSS@14 L1 1200 3800 200 L 40 40 1 1 W 
X MIX33VSS@15 L5 1200 3900 200 L 40 40 1 1 W 
X MIX33VSS@16 M2 1200 4000 200 L 40 40 1 1 W 
X MIX33VSS@17 R1 1200 4100 200 L 40 40 1 1 W 
X MIX33VSS@18 M7 1200 4200 200 L 40 40 1 1 W 
X MIX33VSS@19 U5 1200 4300 200 L 40 40 1 1 W 
X MIX33VSS@20 T9 1200 4400 200 L 40 40 1 1 W 
X MIX33VSS@21 T13 1200 4500 200 L 40 40 1 1 W 
X NBS3 R8 1200 -2000 200 L 40 40 1 1 O 
X NCS0_BFCS U6 1200 -1900 200 L 40 40 1 1 O 
X NCS1_SDCS M9 1200 -1800 200 L 40 40 1 1 O 
X NCS2 T6 1200 -1700 200 L 40 40 1 1 O 
X NCS3 R7 1200 -1600 200 L 40 40 1 1 O 
X NLBA0_DQM0 N1 1200 -1500 200 L 40 40 1 1 O 
X NRDNOE N9 1200 -1400 200 L 40 40 1 1 O 
X NRST E1 1200 -400 200 L 40 40 1 1 W 
X NRW0NWE P8 -1200 4000 200 R 40 40 1 1 B 
X NRW1_NUB_DQM1 T7 -1200 3900 200 R 40 40 1 1 B 
X NTRST E2 -1200 5900 200 R 40 40 1 1 I 
X OSC9M_XIN J17 1200 -100 200 L 40 40 1 1 W 
X OSC9M_XOUT K17 1200 0 200 L 40 40 1 1 W 
X OSC32K_XIN G17 1200 -300 200 L 40 40 1 1 W 
X OSC32K_XOUT H17 1200 -200 200 L 40 40 1 1 W 
X PA0 G13 -1200 3800 200 R 40 40 1 1 B 
X PA1 G14 -1200 3700 200 R 40 40 1 1 B 
X PA2 G15 -1200 2600 200 R 40 40 1 1 B 
X PA3 G16 -1200 1500 200 R 40 40 1 1 B 
X PA4 F13 -1200 1200 200 R 40 40 1 1 B 
X PA5 F16 -1200 1100 200 R 40 40 1 1 B 
X PA6 E15 -1200 1000 200 R 40 40 1 1 B 
X PA7 B17 -1200 900 200 R 40 40 1 1 B 
X PA8 C16 -1200 800 200 R 40 40 1 1 B 
X PA9 E14 -1200 700 200 R 40 40 1 1 B 
X PA10 D15 -1200 3600 200 R 40 40 1 1 B 
X PA11 B15 -1200 3500 200 R 40 40 1 1 B 
X PA12 B16 -1200 3400 200 R 40 40 1 1 B 
X PA13 A17 -1200 3300 200 R 40 40 1 1 B 
X PA14 A15 -1200 3200 200 R 40 40 1 1 B 
X PA15 B14 -1200 3100 200 R 40 40 1 1 B 
X PA16 D14 -1200 3000 200 R 40 40 1 1 B 
X PA17 B13 -1200 2900 200 R 40 40 1 1 B 
X PA18 C13 -1200 2800 200 R 40 40 1 1 B 
X PA19 A13 -1200 2700 200 R 40 40 1 1 B 
X PA20 C12 -1200 2500 200 R 40 40 1 1 B 
X PA21 D13 -1200 2400 200 R 40 40 1 1 B 
X PA22 D12 -1200 2300 200 R 40 40 1 1 B 
X PA23 A12 -1200 2200 200 R 40 40 1 1 B 
X PA24 B12 -1200 2100 200 R 40 40 1 1 B 
X PA25 E13 -1200 2000 200 R 40 40 1 1 B 
X PA26 E12 -1200 1900 200 R 40 40 1 1 B 
X PA27 G12 -1200 1800 200 R 40 40 1 1 B 
X PA28 F12 -1200 1700 200 R 40 40 1 1 B 
X PA29 E11 -1200 1600 200 R 40 40 1 1 B 
X PA30 F11 -1200 1400 200 R 40 40 1 1 B 
X PA31 A10 -1200 1300 200 R 40 40 1 1 B 
X PB0 B10 -1200 600 200 R 40 40 1 1 B 
X PB1 C10 -1200 500 200 R 40 40 1 1 B 
X PB2 D10 -1200 -600 200 R 40 40 1 1 B 
X PB3 E10 -1200 -1700 200 R 40 40 1 1 B 
X PB4 A9 -1200 -1800 200 R 40 40 1 1 B 
X PB5 B9 -1200 -1900 200 R 40 40 1 1 B 
X PB6 C9 -1200 -2000 200 R 40 40 1 1 B 
X PB7 E9 -1200 -2100 200 R 40 40 1 1 B 
X PB8 D9 -1200 -2200 200 R 40 40 1 1 B 
X PB9 A8 -1200 -2300 200 R 40 40 1 1 B 
X PB10 B8 -1200 400 200 R 40 40 1 1 B 
X PB11 F9 -1200 300 200 R 40 40 1 1 B 
X PB12 C8 -1200 200 200 R 40 40 1 1 B 
X PB13 C7 -1200 100 200 R 40 40 1 1 B 
X PB14 D7 -1200 0 200 R 40 40 1 1 B 
X PB15 E7 -1200 -100 200 R 40 40 1 1 B 
X PB16 F7 -1200 -200 200 R 40 40 1 1 B 
X PB17 A4 -1200 -300 200 R 40 40 1 1 B 
X PB18 B3 -1200 -400 200 R 40 40 1 1 B 
X PB19 C5 -1200 -500 200 R 40 40 1 1 B 
X PB20 A3 -1200 -700 200 R 40 40 1 1 B 
X PB21 B4 -1200 -800 200 R 40 40 1 1 B 
X PB22 C4 -1200 -900 200 R 40 40 1 1 B 
X PB23 F3 -1200 -1000 200 R 40 40 1 1 B 
X PB24 F5 -1200 -1100 200 R 40 40 1 1 B 
X PB25 F4 -1200 -1200 200 R 40 40 1 1 B 
X PB26 G4 -1200 -1300 200 R 40 40 1 1 B 
X PB27 G6 -1200 -1400 200 R 40 40 1 1 B 
X PB28 J5 -1200 -1500 200 R 40 40 1 1 B 
X PB29 J6 -1200 -1600 200 R 40 40 1 1 B 
X PC0 M15 -1200 -2400 200 R 40 40 1 1 B 
X PC1 M14 -1200 -2500 200 R 40 40 1 1 B 
X PC2 L14 -1200 -3600 200 R 40 40 1 1 B 
X PC3 L15 -1200 -4700 200 R 40 40 1 1 B 
X PC4 K14 -1200 -5000 200 R 40 40 1 1 B 
X PC5 K13 -1200 -5100 200 R 40 40 1 1 B 
X PC6 K15 -1200 -5200 200 R 40 40 1 1 B 
X PC7 T4 -1200 -5300 200 R 40 40 1 1 B 
X PC8 R5 -1200 -5400 200 R 40 40 1 1 B 
X PC9 P7 -1200 -5500 200 R 40 40 1 1 B 
X PC10 L12 -1200 -2600 200 R 40 40 1 1 B 
X PC11 N16 -1200 -2700 200 R 40 40 1 1 B 
X PC12 N17 -1200 -2800 200 R 40 40 1 1 B 
X PC13 M13 -1200 -2900 200 R 40 40 1 1 B 
X PC14 M17 -1200 -3000 200 R 40 40 1 1 B 
X PC15 L13 -1200 -3100 200 R 40 40 1 1 B 
X PC16 U14 -1200 -3200 200 R 40 40 1 1 B 
X PC17 R13 -1200 -3300 200 R 40 40 1 1 B 
X PC18 U15 -1200 -3400 200 R 40 40 1 1 B 
X PC19 T14 -1200 -3500 200 R 40 40 1 1 B 
X PC20 U16 -1200 -3700 200 R 40 40 1 1 B 
X PC21 T15 -1200 -3800 200 R 40 40 1 1 B 
X PC22 U17 -1200 -3900 200 R 40 40 1 1 B 
X PC23 T16 -1200 -4000 200 R 40 40 1 1 B 
X PC24 R15 -1200 -4100 200 R 40 40 1 1 B 
X PC25 T17 -1200 -4200 200 R 40 40 1 1 B 
X PC26 P14 -1200 -4300 200 R 40 40 1 1 B 
X PC27 P15 -1200 -4400 200 R 40 40 1 1 B 
X PC28 N13 -1200 -4500 200 R 40 40 1 1 B 
X PC29 R16 -1200 -4600 200 R 40 40 1 1 B 
X PC30 N15 -1200 -4800 200 R 40 40 1 1 B 
X PC31 N14 -1200 -4900 200 R 40 40 1 1 B 
X PD0 E17 -1200 -5600 200 R 40 40 1 1 B 
X PD1 F15 -1200 -5700 200 R 40 40 1 1 B 
X PD2 F14 1200 -6100 200 L 40 40 1 1 B 
X PD3 E16 1200 -5200 200 L 40 40 1 1 B 
X PD4 D17 1200 -5100 200 L 40 40 1 1 B 
X PD5 C17 1200 -5000 200 L 40 40 1 1 B 
X PD6 D16 1200 -4900 200 L 40 40 1 1 B 
X PD7 D6 1200 -4800 200 L 40 40 1 1 B 
X PD8 A6 1200 -4700 200 L 40 40 1 1 B 
X PD9 B6 1200 -4600 200 L 40 40 1 1 B 
X PD10 C6 -1200 -5800 200 R 40 40 1 1 B 
X PD11 A5 -1200 -5900 200 R 40 40 1 1 B 
X PD12 B5 -1200 -6000 200 R 40 40 1 1 B 
X PD13 B2 -1200 -6100 200 R 40 40 1 1 B 
X PD14 C3 -1200 -6200 200 R 40 40 1 1 B 
X PD15 C2 -1200 -6300 200 R 40 40 1 1 B 
X PD16 F1 -1200 -6400 200 R 40 40 1 1 B 
X PD17 G2 1200 -6400 200 L 40 40 1 1 B 
X PD18 G5 1200 -6300 200 L 40 40 1 1 B 
X PD19 G1 1200 -6200 200 L 40 40 1 1 B 
X PD20 H2 1200 -6000 200 L 40 40 1 1 B 
X PD21 H4 1200 -5900 200 L 40 40 1 1 B 
X PD22 H3 1200 -5800 200 L 40 40 1 1 B 
X PD23 H1 1200 -5700 200 L 40 40 1 1 B 
X PD24 J3 1200 -5600 200 L 40 40 1 1 B 
X PD25 J1 1200 -5500 200 L 40 40 1 1 B 
X PD26 J4 1200 -5400 200 L 40 40 1 1 B 
X PD27 J2 1200 -5300 200 L 40 40 1 1 B 
X PLL_A_RC L17 1200 100 200 L 40 40 1 1 W 
X PLL_B_RC F17 1200 200 200 L 40 40 1 1 W 
X RAS N10 1200 -1300 200 L 40 40 1 1 O 
X SDRAMCKE P9 1200 -1200 200 L 40 40 1 1 O 
X SDRAMCLK U7 1200 300 200 L 40 40 1 1 W 
X TST0 E4 -1200 5800 200 R 40 40 1 1 I 
X TST1 D1 -1200 5700 200 R 40 40 1 1 I 
X VDDI@1 L16 1200 4600 200 L 40 40 1 1 W 
X VDDI@2 C14 1200 4700 200 L 40 40 1 1 W 
X VDDI@3 F6 1200 4800 200 L 40 40 1 1 W 
X VDDI@4 U1 1200 4900 200 L 40 40 1 1 W 
X VDDI@5 T2 1200 5000 200 L 40 40 1 1 W 
X VDDI@6 T10 1200 5100 200 L 40 40 1 1 W 
X VDDI@7 J15 1200 5200 200 L 40 40 1 1 W 
X VDDI@8 J14 1200 5300 200 L 40 40 1 1 W 
X VDDI@9 H13 1200 5400 200 L 40 40 1 1 W 
X VSSI@1 M16 1200 5500 200 L 40 40 1 1 W 
X VSSI@2 A14 1200 5600 200 L 40 40 1 1 W 
X VSSI@3 F2 1200 5700 200 L 40 40 1 1 W 
X VSSI@4 U2 1200 5800 200 L 40 40 1 1 W 
X VSSI@5 R2 1200 5900 200 L 40 40 1 1 W 
X VSSI@6 N12 1200 6000 200 L 40 40 1 1 W 
X VSSI@7 J16 1200 6100 200 L 40 40 1 1 W 
X VSSI@8 J13 1200 6200 200 L 40 40 1 1 W 
X VSSI@9 H15 1200 6300 200 L 40 40 1 1 W 
X WE T8 1200 -1100 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X128-AU
# Package Name: LQFP100
# Dev Tech: 128
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X128-AU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X
F0 "IC" -300 200 50 H V L B
F1 "AT91SAM7X128-AU" -300 -100 50 H V L B
F2 "atmel-LQFP100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1900 1900 1900 1900
P 2 1 0 0 1900 1900 1900 -1900
P 2 1 0 0 1900 -1900 -1900 -1900
P 2 1 0 0 -1900 -1900 -1900 1900
X AD4 3 -2000 1100 100 R 40 40 1 1 B 
X AD5 4 -2000 1000 100 R 40 40 1 1 B 
X AD6 5 -2000 900 100 R 40 40 1 1 B 
X AD7 6 -2000 800 100 R 40 40 1 1 B 
X ADVREF 1 -2000 1300 100 R 40 40 1 1 B 
X DDM 93 -500 2000 100 D 40 40 1 1 B 
X DDP 94 -600 2000 100 D 40 40 1 1 B 
X ERASE 92 -400 2000 100 D 40 40 1 1 B 
X GND@1 2 -2000 1200 100 R 40 40 1 1 B 
X GND@2 16 -2000 -200 100 R 40 40 1 1 B 
X GND@3 32 -600 -2000 100 U 40 40 1 1 B 
X GND@4 52 2000 1200 100 L 40 40 1 1 B 
X GND@5 68 2000 -400 100 L 40 40 1 1 B 
X GND@6 83 500 2000 100 D 40 40 1 1 B 
X GND@7 96 -800 2000 100 D 40 40 1 1 B 
X JTAGSEL 77 1100 2000 100 D 40 40 1 1 B 
X NRST 57 2000 700 100 L 40 40 1 1 B 
X PA0/PGMEN0 81 700 2000 100 D 40 40 1 1 B 
X PA1/PGMEN1 82 600 2000 100 D 40 40 1 1 B 
X PA2 86 200 2000 100 D 40 40 1 1 B 
X PA3 85 300 2000 100 D 40 40 1 1 B 
X PA4/PGMNCMD 88 0 2000 100 D 40 40 1 1 B 
X PA5/PGMRDY 89 -100 2000 100 D 40 40 1 1 B 
X PA6/PGMNOE 90 -200 2000 100 D 40 40 1 1 B 
X PA7/PGMNVALID 91 -300 2000 100 D 40 40 1 1 B 
X PA8/PGMM0 13 -2000 100 100 R 40 40 1 1 B 
X PA9/PGMM1 14 -2000 0 100 R 40 40 1 1 B 
X PA10/PGMM2 18 -2000 -400 100 R 40 40 1 1 B 
X PA11/PGMM3 19 -2000 -500 100 R 40 40 1 1 B 
X PA12/PGMD0 20 -2000 -600 100 R 40 40 1 1 B 
X PA13/PGMD1 21 -2000 -700 100 R 40 40 1 1 B 
X PA14/PGMD2 22 -2000 -800 100 R 40 40 1 1 B 
X PA15/PGMD3 23 -2000 -900 100 R 40 40 1 1 B 
X PA16/PGMD4 24 -2000 -1000 100 R 40 40 1 1 B 
X PA17/PGMD5 25 -2000 -1100 100 R 40 40 1 1 B 
X PA18/PGMD6 26 -1200 -2000 100 U 40 40 1 1 B 
X PA19/PGMD7 46 800 -2000 100 U 40 40 1 1 B 
X PA20/PGMD8 47 900 -2000 100 U 40 40 1 1 B 
X PA21/PGMD9 49 1100 -2000 100 U 40 40 1 1 B 
X PA22/PGMD10 50 1200 -2000 100 U 40 40 1 1 B 
X PA23/PGMD11 55 2000 900 100 L 40 40 1 1 B 
X PA24/PGMD12 56 2000 800 100 L 40 40 1 1 B 
X PA25/PGMD13 59 2000 500 100 L 40 40 1 1 B 
X PA26/PGMD14 60 2000 400 100 L 40 40 1 1 B 
X PA27/PGMD15 73 2000 -900 100 L 40 40 1 1 B 
X PA28 74 2000 -1000 100 L 40 40 1 1 B 
X PA29 75 2000 -1100 100 L 40 40 1 1 B 
X PA30 80 800 2000 100 D 40 40 1 1 B 
X PB0 40 200 -2000 100 U 40 40 1 1 B 
X PB1 41 300 -2000 100 U 40 40 1 1 B 
X PB2 42 400 -2000 100 U 40 40 1 1 B 
X PB3 43 500 -2000 100 U 40 40 1 1 B 
X PB4 54 2000 1000 100 L 40 40 1 1 B 
X PB5 34 -400 -2000 100 U 40 40 1 1 B 
X PB6 31 -700 -2000 100 U 40 40 1 1 B 
X PB7 38 0 -2000 100 U 40 40 1 1 B 
X PB8 28 -1000 -2000 100 U 40 40 1 1 B 
X PB9 27 -1100 -2000 100 U 40 40 1 1 B 
X PB10 44 600 -2000 100 U 40 40 1 1 B 
X PB11 45 700 -2000 100 U 40 40 1 1 B 
X PB12 39 100 -2000 100 U 40 40 1 1 B 
X PB13 30 -800 -2000 100 U 40 40 1 1 B 
X PB14 29 -900 -2000 100 U 40 40 1 1 B 
X PB15 35 -300 -2000 100 U 40 40 1 1 B 
X PB16 53 2000 1100 100 L 40 40 1 1 B 
X PB17 36 -200 -2000 100 U 40 40 1 1 B 
X PB18 63 2000 100 100 L 40 40 1 1 B 
X PB19 64 2000 0 100 L 40 40 1 1 B 
X PB20 65 2000 -100 100 L 40 40 1 1 B 
X PB21 66 2000 -200 100 L 40 40 1 1 B 
X PB22 67 2000 -300 100 L 40 40 1 1 B 
X PB23 69 2000 -500 100 L 40 40 1 1 B 
X PB24 70 2000 -600 100 L 40 40 1 1 B 
X PB25 71 2000 -700 100 L 40 40 1 1 B 
X PB26 72 2000 -800 100 L 40 40 1 1 B 
X PB27/AD0 9 -2000 500 100 R 40 40 1 1 B 
X PB28/AD1 10 -2000 400 100 R 40 40 1 1 B 
X PB29/AD2 11 -2000 300 100 R 40 40 1 1 B 
X PB30/AD3 12 -2000 200 100 R 40 40 1 1 B 
X PLLRC 99 -1100 2000 100 D 40 40 1 1 B 
X TCK 79 900 2000 100 D 40 40 1 1 B 
X TDI 51 2000 1300 100 L 40 40 1 1 B 
X TDO 76 1200 2000 100 D 40 40 1 1 B 
X TMS 78 1000 2000 100 D 40 40 1 1 B 
X TST 58 2000 600 100 L 40 40 1 1 B 
X VDDCORE@1 15 -2000 -100 100 R 40 40 1 1 B 
X VDDCORE@2 37 -100 -2000 100 U 40 40 1 1 B 
X VDDCORE@3 62 2000 200 100 L 40 40 1 1 B 
X VDDCORE@4 87 100 2000 100 D 40 40 1 1 B 
X VDDFLASH 95 -700 2000 100 D 40 40 1 1 B 
X VDDIN@1 8 -2000 600 100 R 40 40 1 1 B 
X VDDIO@1 17 -2000 -300 100 R 40 40 1 1 B 
X VDDIO@2 33 -500 -2000 100 U 40 40 1 1 B 
X VDDIO@3 48 1000 -2000 100 U 40 40 1 1 B 
X VDDIO@4 61 2000 300 100 L 40 40 1 1 B 
X VDDIO@5 84 400 2000 100 D 40 40 1 1 B 
X VDDOUT@1 7 -2000 700 100 R 40 40 1 1 B 
X VDDPLL 100 -1200 2000 100 D 40 40 1 1 B 
X XIN/PGMCK 97 -900 2000 100 D 40 40 1 1 B 
X XOUT 98 -1000 2000 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X128-CU
# Package Name: TFBGA100
# Dev Tech: 128
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X128-CU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X-BGA
F0 "IC" -700 3050 50 H V L B
F1 "AT91SAM7X128-CU" -700 -3200 50 H V L B
F2 "atmel-TFBGA100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 3000 600 3000
P 2 1 0 0 600 3000 600 -3100
P 2 1 0 0 600 -3100 -700 -3100
P 2 1 0 0 -700 -3100 -700 3000
X AD4 K9 -800 1300 100 R 40 40 1 1 B 
X AD5 K8 -800 1200 100 R 40 40 1 1 B 
X AD6 K7 -800 1100 100 R 40 40 1 1 B 
X AD7 K6 -800 1000 100 R 40 40 1 1 B 
X ADVREF K10 -800 1400 100 R 40 40 1 1 B 
X DDM K4 700 1000 100 L 40 40 1 1 B 
X DDP K3 700 900 100 L 40 40 1 1 B 
X ERASE F7 -800 1800 100 R 40 40 1 1 B 
X GND@1 E6 -800 -2400 100 R 40 40 1 1 B 
X GND@2 E10 -800 -2500 100 R 40 40 1 1 B 
X GND@3 F9 -800 -2600 100 R 40 40 1 1 B 
X GND@4 G8 -800 -2700 100 R 40 40 1 1 B 
X GND@5 J6 -800 -2800 100 R 40 40 1 1 B 
X GND@6 J9 -800 -2900 100 R 40 40 1 1 B 
X GND@7 K5 -800 -3000 100 R 40 40 1 1 B 
X JTAGSEL H3 700 1500 100 L 40 40 1 1 B 
X NRST D3 -800 1900 100 R 40 40 1 1 B 
X PA0/PGMEN0 J3 -800 800 100 R 40 40 1 1 B 
X PA1/PGMEN1 J4 -800 700 100 R 40 40 1 1 B 
X PA2 G5 -800 600 100 R 40 40 1 1 B 
X PA3 H4 -800 500 100 R 40 40 1 1 B 
X PA4/PGMNCMD H5 -800 400 100 R 40 40 1 1 B 
X PA5/PGMRDY G6 -800 300 100 R 40 40 1 1 B 
X PA6/PGMNOE F6 -800 200 100 R 40 40 1 1 B 
X PA7/PGMNVALID H6 -800 100 100 R 40 40 1 1 B 
X PA8/PGMM0 H8 -800 0 100 R 40 40 1 1 B 
X PA9/PGMM1 H7 -800 -100 100 R 40 40 1 1 B 
X PA10/PGMM2 D7 -800 -200 100 R 40 40 1 1 B 
X PA11/PGMM3 D10 -800 -300 100 R 40 40 1 1 B 
X PA12/PGMD0 C9 -800 -400 100 R 40 40 1 1 B 
X PA13/PGMD1 C8 -800 -500 100 R 40 40 1 1 B 
X PA14/PGMD2 B8 -800 -600 100 R 40 40 1 1 B 
X PA15/PGMD3 C10 -800 -700 100 R 40 40 1 1 B 
X PA16/PGMD4 B9 -800 -800 100 R 40 40 1 1 B 
X PA17/PGMD5 B10 -800 -900 100 R 40 40 1 1 B 
X PA18/PGMD6 A9 -800 -1000 100 R 40 40 1 1 B 
X PA19/PGMD7 B2 -800 -1100 100 R 40 40 1 1 B 
X PA20/PGMD8 A3 -800 -1200 100 R 40 40 1 1 B 
X PA21/PGMD9 A2 -800 -1300 100 R 40 40 1 1 B 
X PA22/PGMD10 A1 -800 -1400 100 R 40 40 1 1 B 
X PA23/PGMD11 D1 -800 -1500 100 R 40 40 1 1 B 
X PA24/PGMD12 D2 -800 -1600 100 R 40 40 1 1 B 
X PA25/PGMD13 E1 -800 -1700 100 R 40 40 1 1 B 
X PA26/PGMD14 E2 -800 -1800 100 R 40 40 1 1 B 
X PA27/PGMD15 G3 -800 -1900 100 R 40 40 1 1 B 
X PA28 H2 -800 -2000 100 R 40 40 1 1 B 
X PA29 J1 -800 -2100 100 R 40 40 1 1 B 
X PA30 J2 -800 -2200 100 R 40 40 1 1 B 
X PB0 C5 700 700 100 L 40 40 1 1 B 
X PB1 A4 700 600 100 L 40 40 1 1 B 
X PB2 B4 700 500 100 L 40 40 1 1 B 
X PB3 C4 700 400 100 L 40 40 1 1 B 
X PB4 C2 700 300 100 L 40 40 1 1 B 
X PB5 A6 700 200 100 L 40 40 1 1 B 
X PB6 D6 700 100 100 L 40 40 1 1 B 
X PB7 A5 700 0 100 L 40 40 1 1 B 
X PB8 A7 700 -100 100 L 40 40 1 1 B 
X PB9 A8 700 -200 100 L 40 40 1 1 B 
X PB10 C3 700 -300 100 L 40 40 1 1 B 
X PB11 B3 700 -400 100 L 40 40 1 1 B 
X PB12 B5 700 -500 100 L 40 40 1 1 B 
X PB13 C7 700 -600 100 L 40 40 1 1 B 
X PB14 B7 700 -700 100 L 40 40 1 1 B 
X PB15 B6 700 -800 100 L 40 40 1 1 B 
X PB16 C1 700 -900 100 L 40 40 1 1 B 
X PB17 C6 700 -1000 100 L 40 40 1 1 B 
X PB18 E3 700 -1100 100 L 40 40 1 1 B 
X PB19 D5 700 -1200 100 L 40 40 1 1 B 
X PB20 E4 700 -1300 100 L 40 40 1 1 B 
X PB21 F1 700 -1400 100 L 40 40 1 1 B 
X PB22 G1 700 -1500 100 L 40 40 1 1 B 
X PB23 F2 700 -1600 100 L 40 40 1 1 B 
X PB24 G2 700 -1700 100 L 40 40 1 1 B 
X PB25 F3 700 -1800 100 L 40 40 1 1 B 
X PB26 F4 700 -1900 100 L 40 40 1 1 B 
X PB27/AD0 D9 700 -2000 100 L 40 40 1 1 B 
X PB28/AD1 E8 700 -2100 100 L 40 40 1 1 B 
X PB29/AD2 H9 700 -2200 100 L 40 40 1 1 B 
X PB30/AD3 G9 700 -2300 100 L 40 40 1 1 B 
X PLLRC H10 -800 1600 100 R 40 40 1 1 B 
X TCK F5 700 1300 100 L 40 40 1 1 B 
X TDI B1 700 1700 100 L 40 40 1 1 B 
X TDO G4 700 1600 100 L 40 40 1 1 B 
X TMS E5 700 1400 100 L 40 40 1 1 B 
X TST D4 -800 2000 100 R 40 40 1 1 B 
X VDDCORE@1 F8 700 2400 100 L 40 40 1 1 B 
X VDDCORE@2 G7 700 2300 100 L 40 40 1 1 B 
X VDDCORE@3 H1 700 2200 100 L 40 40 1 1 B 
X VDDCORE@4 K1 700 2100 100 L 40 40 1 1 B 
X VDDCORE@5 K2 700 2000 100 L 40 40 1 1 B 
X VDDFLASH J5 -800 2500 100 R 40 40 1 1 B 
X VDDIN@1 F10 -800 2900 100 R 40 40 1 1 B 
X VDDIO@1 A10 700 2900 100 L 40 40 1 1 B 
X VDDIO@2 D8 700 2800 100 L 40 40 1 1 B 
X VDDIO@3 E7 700 2700 100 L 40 40 1 1 B 
X VDDIO@4 E9 700 2600 100 L 40 40 1 1 B 
X VDDOUT@1 G10 -800 2800 100 R 40 40 1 1 O 
X VDDPLL J10 -800 2600 100 R 40 40 1 1 B 
X XIN/PGMCK J7 -800 2300 100 R 40 40 1 1 B 
X XOUT J8 -800 2200 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X256-AU
# Package Name: LQFP100
# Dev Tech: 256
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X256-AU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X
F0 "IC" -300 200 50 H V L B
F1 "AT91SAM7X256-AU" -300 -100 50 H V L B
F2 "atmel-LQFP100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1900 1900 1900 1900
P 2 1 0 0 1900 1900 1900 -1900
P 2 1 0 0 1900 -1900 -1900 -1900
P 2 1 0 0 -1900 -1900 -1900 1900
X AD4 3 -2000 1100 100 R 40 40 1 1 B 
X AD5 4 -2000 1000 100 R 40 40 1 1 B 
X AD6 5 -2000 900 100 R 40 40 1 1 B 
X AD7 6 -2000 800 100 R 40 40 1 1 B 
X ADVREF 1 -2000 1300 100 R 40 40 1 1 B 
X DDM 93 -500 2000 100 D 40 40 1 1 B 
X DDP 94 -600 2000 100 D 40 40 1 1 B 
X ERASE 92 -400 2000 100 D 40 40 1 1 B 
X GND@1 2 -2000 1200 100 R 40 40 1 1 B 
X GND@2 16 -2000 -200 100 R 40 40 1 1 B 
X GND@3 32 -600 -2000 100 U 40 40 1 1 B 
X GND@4 52 2000 1200 100 L 40 40 1 1 B 
X GND@5 68 2000 -400 100 L 40 40 1 1 B 
X GND@6 83 500 2000 100 D 40 40 1 1 B 
X GND@7 96 -800 2000 100 D 40 40 1 1 B 
X JTAGSEL 77 1100 2000 100 D 40 40 1 1 B 
X NRST 57 2000 700 100 L 40 40 1 1 B 
X PA0/PGMEN0 81 700 2000 100 D 40 40 1 1 B 
X PA1/PGMEN1 82 600 2000 100 D 40 40 1 1 B 
X PA2 86 200 2000 100 D 40 40 1 1 B 
X PA3 85 300 2000 100 D 40 40 1 1 B 
X PA4/PGMNCMD 88 0 2000 100 D 40 40 1 1 B 
X PA5/PGMRDY 89 -100 2000 100 D 40 40 1 1 B 
X PA6/PGMNOE 90 -200 2000 100 D 40 40 1 1 B 
X PA7/PGMNVALID 91 -300 2000 100 D 40 40 1 1 B 
X PA8/PGMM0 13 -2000 100 100 R 40 40 1 1 B 
X PA9/PGMM1 14 -2000 0 100 R 40 40 1 1 B 
X PA10/PGMM2 18 -2000 -400 100 R 40 40 1 1 B 
X PA11/PGMM3 19 -2000 -500 100 R 40 40 1 1 B 
X PA12/PGMD0 20 -2000 -600 100 R 40 40 1 1 B 
X PA13/PGMD1 21 -2000 -700 100 R 40 40 1 1 B 
X PA14/PGMD2 22 -2000 -800 100 R 40 40 1 1 B 
X PA15/PGMD3 23 -2000 -900 100 R 40 40 1 1 B 
X PA16/PGMD4 24 -2000 -1000 100 R 40 40 1 1 B 
X PA17/PGMD5 25 -2000 -1100 100 R 40 40 1 1 B 
X PA18/PGMD6 26 -1200 -2000 100 U 40 40 1 1 B 
X PA19/PGMD7 46 800 -2000 100 U 40 40 1 1 B 
X PA20/PGMD8 47 900 -2000 100 U 40 40 1 1 B 
X PA21/PGMD9 49 1100 -2000 100 U 40 40 1 1 B 
X PA22/PGMD10 50 1200 -2000 100 U 40 40 1 1 B 
X PA23/PGMD11 55 2000 900 100 L 40 40 1 1 B 
X PA24/PGMD12 56 2000 800 100 L 40 40 1 1 B 
X PA25/PGMD13 59 2000 500 100 L 40 40 1 1 B 
X PA26/PGMD14 60 2000 400 100 L 40 40 1 1 B 
X PA27/PGMD15 73 2000 -900 100 L 40 40 1 1 B 
X PA28 74 2000 -1000 100 L 40 40 1 1 B 
X PA29 75 2000 -1100 100 L 40 40 1 1 B 
X PA30 80 800 2000 100 D 40 40 1 1 B 
X PB0 40 200 -2000 100 U 40 40 1 1 B 
X PB1 41 300 -2000 100 U 40 40 1 1 B 
X PB2 42 400 -2000 100 U 40 40 1 1 B 
X PB3 43 500 -2000 100 U 40 40 1 1 B 
X PB4 54 2000 1000 100 L 40 40 1 1 B 
X PB5 34 -400 -2000 100 U 40 40 1 1 B 
X PB6 31 -700 -2000 100 U 40 40 1 1 B 
X PB7 38 0 -2000 100 U 40 40 1 1 B 
X PB8 28 -1000 -2000 100 U 40 40 1 1 B 
X PB9 27 -1100 -2000 100 U 40 40 1 1 B 
X PB10 44 600 -2000 100 U 40 40 1 1 B 
X PB11 45 700 -2000 100 U 40 40 1 1 B 
X PB12 39 100 -2000 100 U 40 40 1 1 B 
X PB13 30 -800 -2000 100 U 40 40 1 1 B 
X PB14 29 -900 -2000 100 U 40 40 1 1 B 
X PB15 35 -300 -2000 100 U 40 40 1 1 B 
X PB16 53 2000 1100 100 L 40 40 1 1 B 
X PB17 36 -200 -2000 100 U 40 40 1 1 B 
X PB18 63 2000 100 100 L 40 40 1 1 B 
X PB19 64 2000 0 100 L 40 40 1 1 B 
X PB20 65 2000 -100 100 L 40 40 1 1 B 
X PB21 66 2000 -200 100 L 40 40 1 1 B 
X PB22 67 2000 -300 100 L 40 40 1 1 B 
X PB23 69 2000 -500 100 L 40 40 1 1 B 
X PB24 70 2000 -600 100 L 40 40 1 1 B 
X PB25 71 2000 -700 100 L 40 40 1 1 B 
X PB26 72 2000 -800 100 L 40 40 1 1 B 
X PB27/AD0 9 -2000 500 100 R 40 40 1 1 B 
X PB28/AD1 10 -2000 400 100 R 40 40 1 1 B 
X PB29/AD2 11 -2000 300 100 R 40 40 1 1 B 
X PB30/AD3 12 -2000 200 100 R 40 40 1 1 B 
X PLLRC 99 -1100 2000 100 D 40 40 1 1 B 
X TCK 79 900 2000 100 D 40 40 1 1 B 
X TDI 51 2000 1300 100 L 40 40 1 1 B 
X TDO 76 1200 2000 100 D 40 40 1 1 B 
X TMS 78 1000 2000 100 D 40 40 1 1 B 
X TST 58 2000 600 100 L 40 40 1 1 B 
X VDDCORE@1 15 -2000 -100 100 R 40 40 1 1 B 
X VDDCORE@2 37 -100 -2000 100 U 40 40 1 1 B 
X VDDCORE@3 62 2000 200 100 L 40 40 1 1 B 
X VDDCORE@4 87 100 2000 100 D 40 40 1 1 B 
X VDDFLASH 95 -700 2000 100 D 40 40 1 1 B 
X VDDIN@1 8 -2000 600 100 R 40 40 1 1 B 
X VDDIO@1 17 -2000 -300 100 R 40 40 1 1 B 
X VDDIO@2 33 -500 -2000 100 U 40 40 1 1 B 
X VDDIO@3 48 1000 -2000 100 U 40 40 1 1 B 
X VDDIO@4 61 2000 300 100 L 40 40 1 1 B 
X VDDIO@5 84 400 2000 100 D 40 40 1 1 B 
X VDDOUT@1 7 -2000 700 100 R 40 40 1 1 B 
X VDDPLL 100 -1200 2000 100 D 40 40 1 1 B 
X XIN/PGMCK 97 -900 2000 100 D 40 40 1 1 B 
X XOUT 98 -1000 2000 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X256-CU
# Package Name: TFBGA100
# Dev Tech: 256
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X256-CU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X-BGA
F0 "IC" -700 3050 50 H V L B
F1 "AT91SAM7X256-CU" -700 -3200 50 H V L B
F2 "atmel-TFBGA100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 3000 600 3000
P 2 1 0 0 600 3000 600 -3100
P 2 1 0 0 600 -3100 -700 -3100
P 2 1 0 0 -700 -3100 -700 3000
X AD4 K9 -800 1300 100 R 40 40 1 1 B 
X AD5 K8 -800 1200 100 R 40 40 1 1 B 
X AD6 K7 -800 1100 100 R 40 40 1 1 B 
X AD7 K6 -800 1000 100 R 40 40 1 1 B 
X ADVREF K10 -800 1400 100 R 40 40 1 1 B 
X DDM K4 700 1000 100 L 40 40 1 1 B 
X DDP K3 700 900 100 L 40 40 1 1 B 
X ERASE F7 -800 1800 100 R 40 40 1 1 B 
X GND@1 E6 -800 -2400 100 R 40 40 1 1 B 
X GND@2 E10 -800 -2500 100 R 40 40 1 1 B 
X GND@3 F9 -800 -2600 100 R 40 40 1 1 B 
X GND@4 G8 -800 -2700 100 R 40 40 1 1 B 
X GND@5 J6 -800 -2800 100 R 40 40 1 1 B 
X GND@6 J9 -800 -2900 100 R 40 40 1 1 B 
X GND@7 K5 -800 -3000 100 R 40 40 1 1 B 
X JTAGSEL H3 700 1500 100 L 40 40 1 1 B 
X NRST D3 -800 1900 100 R 40 40 1 1 B 
X PA0/PGMEN0 J3 -800 800 100 R 40 40 1 1 B 
X PA1/PGMEN1 J4 -800 700 100 R 40 40 1 1 B 
X PA2 G5 -800 600 100 R 40 40 1 1 B 
X PA3 H4 -800 500 100 R 40 40 1 1 B 
X PA4/PGMNCMD H5 -800 400 100 R 40 40 1 1 B 
X PA5/PGMRDY G6 -800 300 100 R 40 40 1 1 B 
X PA6/PGMNOE F6 -800 200 100 R 40 40 1 1 B 
X PA7/PGMNVALID H6 -800 100 100 R 40 40 1 1 B 
X PA8/PGMM0 H8 -800 0 100 R 40 40 1 1 B 
X PA9/PGMM1 H7 -800 -100 100 R 40 40 1 1 B 
X PA10/PGMM2 D7 -800 -200 100 R 40 40 1 1 B 
X PA11/PGMM3 D10 -800 -300 100 R 40 40 1 1 B 
X PA12/PGMD0 C9 -800 -400 100 R 40 40 1 1 B 
X PA13/PGMD1 C8 -800 -500 100 R 40 40 1 1 B 
X PA14/PGMD2 B8 -800 -600 100 R 40 40 1 1 B 
X PA15/PGMD3 C10 -800 -700 100 R 40 40 1 1 B 
X PA16/PGMD4 B9 -800 -800 100 R 40 40 1 1 B 
X PA17/PGMD5 B10 -800 -900 100 R 40 40 1 1 B 
X PA18/PGMD6 A9 -800 -1000 100 R 40 40 1 1 B 
X PA19/PGMD7 B2 -800 -1100 100 R 40 40 1 1 B 
X PA20/PGMD8 A3 -800 -1200 100 R 40 40 1 1 B 
X PA21/PGMD9 A2 -800 -1300 100 R 40 40 1 1 B 
X PA22/PGMD10 A1 -800 -1400 100 R 40 40 1 1 B 
X PA23/PGMD11 D1 -800 -1500 100 R 40 40 1 1 B 
X PA24/PGMD12 D2 -800 -1600 100 R 40 40 1 1 B 
X PA25/PGMD13 E1 -800 -1700 100 R 40 40 1 1 B 
X PA26/PGMD14 E2 -800 -1800 100 R 40 40 1 1 B 
X PA27/PGMD15 G3 -800 -1900 100 R 40 40 1 1 B 
X PA28 H2 -800 -2000 100 R 40 40 1 1 B 
X PA29 J1 -800 -2100 100 R 40 40 1 1 B 
X PA30 J2 -800 -2200 100 R 40 40 1 1 B 
X PB0 C5 700 700 100 L 40 40 1 1 B 
X PB1 A4 700 600 100 L 40 40 1 1 B 
X PB2 B4 700 500 100 L 40 40 1 1 B 
X PB3 C4 700 400 100 L 40 40 1 1 B 
X PB4 C2 700 300 100 L 40 40 1 1 B 
X PB5 A6 700 200 100 L 40 40 1 1 B 
X PB6 D6 700 100 100 L 40 40 1 1 B 
X PB7 A5 700 0 100 L 40 40 1 1 B 
X PB8 A7 700 -100 100 L 40 40 1 1 B 
X PB9 A8 700 -200 100 L 40 40 1 1 B 
X PB10 C3 700 -300 100 L 40 40 1 1 B 
X PB11 B3 700 -400 100 L 40 40 1 1 B 
X PB12 B5 700 -500 100 L 40 40 1 1 B 
X PB13 C7 700 -600 100 L 40 40 1 1 B 
X PB14 B7 700 -700 100 L 40 40 1 1 B 
X PB15 B6 700 -800 100 L 40 40 1 1 B 
X PB16 C1 700 -900 100 L 40 40 1 1 B 
X PB17 C6 700 -1000 100 L 40 40 1 1 B 
X PB18 E3 700 -1100 100 L 40 40 1 1 B 
X PB19 D5 700 -1200 100 L 40 40 1 1 B 
X PB20 E4 700 -1300 100 L 40 40 1 1 B 
X PB21 F1 700 -1400 100 L 40 40 1 1 B 
X PB22 G1 700 -1500 100 L 40 40 1 1 B 
X PB23 F2 700 -1600 100 L 40 40 1 1 B 
X PB24 G2 700 -1700 100 L 40 40 1 1 B 
X PB25 F3 700 -1800 100 L 40 40 1 1 B 
X PB26 F4 700 -1900 100 L 40 40 1 1 B 
X PB27/AD0 D9 700 -2000 100 L 40 40 1 1 B 
X PB28/AD1 E8 700 -2100 100 L 40 40 1 1 B 
X PB29/AD2 H9 700 -2200 100 L 40 40 1 1 B 
X PB30/AD3 G9 700 -2300 100 L 40 40 1 1 B 
X PLLRC H10 -800 1600 100 R 40 40 1 1 B 
X TCK F5 700 1300 100 L 40 40 1 1 B 
X TDI B1 700 1700 100 L 40 40 1 1 B 
X TDO G4 700 1600 100 L 40 40 1 1 B 
X TMS E5 700 1400 100 L 40 40 1 1 B 
X TST D4 -800 2000 100 R 40 40 1 1 B 
X VDDCORE@1 F8 700 2400 100 L 40 40 1 1 B 
X VDDCORE@2 G7 700 2300 100 L 40 40 1 1 B 
X VDDCORE@3 H1 700 2200 100 L 40 40 1 1 B 
X VDDCORE@4 K1 700 2100 100 L 40 40 1 1 B 
X VDDCORE@5 K2 700 2000 100 L 40 40 1 1 B 
X VDDFLASH J5 -800 2500 100 R 40 40 1 1 B 
X VDDIN@1 F10 -800 2900 100 R 40 40 1 1 B 
X VDDIO@1 A10 700 2900 100 L 40 40 1 1 B 
X VDDIO@2 D8 700 2800 100 L 40 40 1 1 B 
X VDDIO@3 E7 700 2700 100 L 40 40 1 1 B 
X VDDIO@4 E9 700 2600 100 L 40 40 1 1 B 
X VDDOUT@1 G10 -800 2800 100 R 40 40 1 1 O 
X VDDPLL J10 -800 2600 100 R 40 40 1 1 B 
X XIN/PGMCK J7 -800 2300 100 R 40 40 1 1 B 
X XOUT J8 -800 2200 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X512-AU
# Package Name: LQFP100
# Dev Tech: 512
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X512-AU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X
F0 "IC" -300 200 50 H V L B
F1 "AT91SAM7X512-AU" -300 -100 50 H V L B
F2 "atmel-LQFP100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1900 1900 1900 1900
P 2 1 0 0 1900 1900 1900 -1900
P 2 1 0 0 1900 -1900 -1900 -1900
P 2 1 0 0 -1900 -1900 -1900 1900
X AD4 3 -2000 1100 100 R 40 40 1 1 B 
X AD5 4 -2000 1000 100 R 40 40 1 1 B 
X AD6 5 -2000 900 100 R 40 40 1 1 B 
X AD7 6 -2000 800 100 R 40 40 1 1 B 
X ADVREF 1 -2000 1300 100 R 40 40 1 1 B 
X DDM 93 -500 2000 100 D 40 40 1 1 B 
X DDP 94 -600 2000 100 D 40 40 1 1 B 
X ERASE 92 -400 2000 100 D 40 40 1 1 B 
X GND@1 2 -2000 1200 100 R 40 40 1 1 B 
X GND@2 16 -2000 -200 100 R 40 40 1 1 B 
X GND@3 32 -600 -2000 100 U 40 40 1 1 B 
X GND@4 52 2000 1200 100 L 40 40 1 1 B 
X GND@5 68 2000 -400 100 L 40 40 1 1 B 
X GND@6 83 500 2000 100 D 40 40 1 1 B 
X GND@7 96 -800 2000 100 D 40 40 1 1 B 
X JTAGSEL 77 1100 2000 100 D 40 40 1 1 B 
X NRST 57 2000 700 100 L 40 40 1 1 B 
X PA0/PGMEN0 81 700 2000 100 D 40 40 1 1 B 
X PA1/PGMEN1 82 600 2000 100 D 40 40 1 1 B 
X PA2 86 200 2000 100 D 40 40 1 1 B 
X PA3 85 300 2000 100 D 40 40 1 1 B 
X PA4/PGMNCMD 88 0 2000 100 D 40 40 1 1 B 
X PA5/PGMRDY 89 -100 2000 100 D 40 40 1 1 B 
X PA6/PGMNOE 90 -200 2000 100 D 40 40 1 1 B 
X PA7/PGMNVALID 91 -300 2000 100 D 40 40 1 1 B 
X PA8/PGMM0 13 -2000 100 100 R 40 40 1 1 B 
X PA9/PGMM1 14 -2000 0 100 R 40 40 1 1 B 
X PA10/PGMM2 18 -2000 -400 100 R 40 40 1 1 B 
X PA11/PGMM3 19 -2000 -500 100 R 40 40 1 1 B 
X PA12/PGMD0 20 -2000 -600 100 R 40 40 1 1 B 
X PA13/PGMD1 21 -2000 -700 100 R 40 40 1 1 B 
X PA14/PGMD2 22 -2000 -800 100 R 40 40 1 1 B 
X PA15/PGMD3 23 -2000 -900 100 R 40 40 1 1 B 
X PA16/PGMD4 24 -2000 -1000 100 R 40 40 1 1 B 
X PA17/PGMD5 25 -2000 -1100 100 R 40 40 1 1 B 
X PA18/PGMD6 26 -1200 -2000 100 U 40 40 1 1 B 
X PA19/PGMD7 46 800 -2000 100 U 40 40 1 1 B 
X PA20/PGMD8 47 900 -2000 100 U 40 40 1 1 B 
X PA21/PGMD9 49 1100 -2000 100 U 40 40 1 1 B 
X PA22/PGMD10 50 1200 -2000 100 U 40 40 1 1 B 
X PA23/PGMD11 55 2000 900 100 L 40 40 1 1 B 
X PA24/PGMD12 56 2000 800 100 L 40 40 1 1 B 
X PA25/PGMD13 59 2000 500 100 L 40 40 1 1 B 
X PA26/PGMD14 60 2000 400 100 L 40 40 1 1 B 
X PA27/PGMD15 73 2000 -900 100 L 40 40 1 1 B 
X PA28 74 2000 -1000 100 L 40 40 1 1 B 
X PA29 75 2000 -1100 100 L 40 40 1 1 B 
X PA30 80 800 2000 100 D 40 40 1 1 B 
X PB0 40 200 -2000 100 U 40 40 1 1 B 
X PB1 41 300 -2000 100 U 40 40 1 1 B 
X PB2 42 400 -2000 100 U 40 40 1 1 B 
X PB3 43 500 -2000 100 U 40 40 1 1 B 
X PB4 54 2000 1000 100 L 40 40 1 1 B 
X PB5 34 -400 -2000 100 U 40 40 1 1 B 
X PB6 31 -700 -2000 100 U 40 40 1 1 B 
X PB7 38 0 -2000 100 U 40 40 1 1 B 
X PB8 28 -1000 -2000 100 U 40 40 1 1 B 
X PB9 27 -1100 -2000 100 U 40 40 1 1 B 
X PB10 44 600 -2000 100 U 40 40 1 1 B 
X PB11 45 700 -2000 100 U 40 40 1 1 B 
X PB12 39 100 -2000 100 U 40 40 1 1 B 
X PB13 30 -800 -2000 100 U 40 40 1 1 B 
X PB14 29 -900 -2000 100 U 40 40 1 1 B 
X PB15 35 -300 -2000 100 U 40 40 1 1 B 
X PB16 53 2000 1100 100 L 40 40 1 1 B 
X PB17 36 -200 -2000 100 U 40 40 1 1 B 
X PB18 63 2000 100 100 L 40 40 1 1 B 
X PB19 64 2000 0 100 L 40 40 1 1 B 
X PB20 65 2000 -100 100 L 40 40 1 1 B 
X PB21 66 2000 -200 100 L 40 40 1 1 B 
X PB22 67 2000 -300 100 L 40 40 1 1 B 
X PB23 69 2000 -500 100 L 40 40 1 1 B 
X PB24 70 2000 -600 100 L 40 40 1 1 B 
X PB25 71 2000 -700 100 L 40 40 1 1 B 
X PB26 72 2000 -800 100 L 40 40 1 1 B 
X PB27/AD0 9 -2000 500 100 R 40 40 1 1 B 
X PB28/AD1 10 -2000 400 100 R 40 40 1 1 B 
X PB29/AD2 11 -2000 300 100 R 40 40 1 1 B 
X PB30/AD3 12 -2000 200 100 R 40 40 1 1 B 
X PLLRC 99 -1100 2000 100 D 40 40 1 1 B 
X TCK 79 900 2000 100 D 40 40 1 1 B 
X TDI 51 2000 1300 100 L 40 40 1 1 B 
X TDO 76 1200 2000 100 D 40 40 1 1 B 
X TMS 78 1000 2000 100 D 40 40 1 1 B 
X TST 58 2000 600 100 L 40 40 1 1 B 
X VDDCORE@1 15 -2000 -100 100 R 40 40 1 1 B 
X VDDCORE@2 37 -100 -2000 100 U 40 40 1 1 B 
X VDDCORE@3 62 2000 200 100 L 40 40 1 1 B 
X VDDCORE@4 87 100 2000 100 D 40 40 1 1 B 
X VDDFLASH 95 -700 2000 100 D 40 40 1 1 B 
X VDDIN@1 8 -2000 600 100 R 40 40 1 1 B 
X VDDIO@1 17 -2000 -300 100 R 40 40 1 1 B 
X VDDIO@2 33 -500 -2000 100 U 40 40 1 1 B 
X VDDIO@3 48 1000 -2000 100 U 40 40 1 1 B 
X VDDIO@4 61 2000 300 100 L 40 40 1 1 B 
X VDDIO@5 84 400 2000 100 D 40 40 1 1 B 
X VDDOUT@1 7 -2000 700 100 R 40 40 1 1 B 
X VDDPLL 100 -1200 2000 100 D 40 40 1 1 B 
X XIN/PGMCK 97 -900 2000 100 D 40 40 1 1 B 
X XOUT 98 -1000 2000 100 D 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: AT91SAM7X512-CU
# Package Name: TFBGA100
# Dev Tech: 512
# Dev Prefix: IC
# Gate count = 1
#
DEF AT91SAM7X512-CU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT91SAM7X-BGA
F0 "IC" -700 3050 50 H V L B
F1 "AT91SAM7X512-CU" -700 -3200 50 H V L B
F2 "atmel-TFBGA100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 3000 600 3000
P 2 1 0 0 600 3000 600 -3100
P 2 1 0 0 600 -3100 -700 -3100
P 2 1 0 0 -700 -3100 -700 3000
X AD4 K9 -800 1300 100 R 40 40 1 1 B 
X AD5 K8 -800 1200 100 R 40 40 1 1 B 
X AD6 K7 -800 1100 100 R 40 40 1 1 B 
X AD7 K6 -800 1000 100 R 40 40 1 1 B 
X ADVREF K10 -800 1400 100 R 40 40 1 1 B 
X DDM K4 700 1000 100 L 40 40 1 1 B 
X DDP K3 700 900 100 L 40 40 1 1 B 
X ERASE F7 -800 1800 100 R 40 40 1 1 B 
X GND@1 E6 -800 -2400 100 R 40 40 1 1 B 
X GND@2 E10 -800 -2500 100 R 40 40 1 1 B 
X GND@3 F9 -800 -2600 100 R 40 40 1 1 B 
X GND@4 G8 -800 -2700 100 R 40 40 1 1 B 
X GND@5 J6 -800 -2800 100 R 40 40 1 1 B 
X GND@6 J9 -800 -2900 100 R 40 40 1 1 B 
X GND@7 K5 -800 -3000 100 R 40 40 1 1 B 
X JTAGSEL H3 700 1500 100 L 40 40 1 1 B 
X NRST D3 -800 1900 100 R 40 40 1 1 B 
X PA0/PGMEN0 J3 -800 800 100 R 40 40 1 1 B 
X PA1/PGMEN1 J4 -800 700 100 R 40 40 1 1 B 
X PA2 G5 -800 600 100 R 40 40 1 1 B 
X PA3 H4 -800 500 100 R 40 40 1 1 B 
X PA4/PGMNCMD H5 -800 400 100 R 40 40 1 1 B 
X PA5/PGMRDY G6 -800 300 100 R 40 40 1 1 B 
X PA6/PGMNOE F6 -800 200 100 R 40 40 1 1 B 
X PA7/PGMNVALID H6 -800 100 100 R 40 40 1 1 B 
X PA8/PGMM0 H8 -800 0 100 R 40 40 1 1 B 
X PA9/PGMM1 H7 -800 -100 100 R 40 40 1 1 B 
X PA10/PGMM2 D7 -800 -200 100 R 40 40 1 1 B 
X PA11/PGMM3 D10 -800 -300 100 R 40 40 1 1 B 
X PA12/PGMD0 C9 -800 -400 100 R 40 40 1 1 B 
X PA13/PGMD1 C8 -800 -500 100 R 40 40 1 1 B 
X PA14/PGMD2 B8 -800 -600 100 R 40 40 1 1 B 
X PA15/PGMD3 C10 -800 -700 100 R 40 40 1 1 B 
X PA16/PGMD4 B9 -800 -800 100 R 40 40 1 1 B 
X PA17/PGMD5 B10 -800 -900 100 R 40 40 1 1 B 
X PA18/PGMD6 A9 -800 -1000 100 R 40 40 1 1 B 
X PA19/PGMD7 B2 -800 -1100 100 R 40 40 1 1 B 
X PA20/PGMD8 A3 -800 -1200 100 R 40 40 1 1 B 
X PA21/PGMD9 A2 -800 -1300 100 R 40 40 1 1 B 
X PA22/PGMD10 A1 -800 -1400 100 R 40 40 1 1 B 
X PA23/PGMD11 D1 -800 -1500 100 R 40 40 1 1 B 
X PA24/PGMD12 D2 -800 -1600 100 R 40 40 1 1 B 
X PA25/PGMD13 E1 -800 -1700 100 R 40 40 1 1 B 
X PA26/PGMD14 E2 -800 -1800 100 R 40 40 1 1 B 
X PA27/PGMD15 G3 -800 -1900 100 R 40 40 1 1 B 
X PA28 H2 -800 -2000 100 R 40 40 1 1 B 
X PA29 J1 -800 -2100 100 R 40 40 1 1 B 
X PA30 J2 -800 -2200 100 R 40 40 1 1 B 
X PB0 C5 700 700 100 L 40 40 1 1 B 
X PB1 A4 700 600 100 L 40 40 1 1 B 
X PB2 B4 700 500 100 L 40 40 1 1 B 
X PB3 C4 700 400 100 L 40 40 1 1 B 
X PB4 C2 700 300 100 L 40 40 1 1 B 
X PB5 A6 700 200 100 L 40 40 1 1 B 
X PB6 D6 700 100 100 L 40 40 1 1 B 
X PB7 A5 700 0 100 L 40 40 1 1 B 
X PB8 A7 700 -100 100 L 40 40 1 1 B 
X PB9 A8 700 -200 100 L 40 40 1 1 B 
X PB10 C3 700 -300 100 L 40 40 1 1 B 
X PB11 B3 700 -400 100 L 40 40 1 1 B 
X PB12 B5 700 -500 100 L 40 40 1 1 B 
X PB13 C7 700 -600 100 L 40 40 1 1 B 
X PB14 B7 700 -700 100 L 40 40 1 1 B 
X PB15 B6 700 -800 100 L 40 40 1 1 B 
X PB16 C1 700 -900 100 L 40 40 1 1 B 
X PB17 C6 700 -1000 100 L 40 40 1 1 B 
X PB18 E3 700 -1100 100 L 40 40 1 1 B 
X PB19 D5 700 -1200 100 L 40 40 1 1 B 
X PB20 E4 700 -1300 100 L 40 40 1 1 B 
X PB21 F1 700 -1400 100 L 40 40 1 1 B 
X PB22 G1 700 -1500 100 L 40 40 1 1 B 
X PB23 F2 700 -1600 100 L 40 40 1 1 B 
X PB24 G2 700 -1700 100 L 40 40 1 1 B 
X PB25 F3 700 -1800 100 L 40 40 1 1 B 
X PB26 F4 700 -1900 100 L 40 40 1 1 B 
X PB27/AD0 D9 700 -2000 100 L 40 40 1 1 B 
X PB28/AD1 E8 700 -2100 100 L 40 40 1 1 B 
X PB29/AD2 H9 700 -2200 100 L 40 40 1 1 B 
X PB30/AD3 G9 700 -2300 100 L 40 40 1 1 B 
X PLLRC H10 -800 1600 100 R 40 40 1 1 B 
X TCK F5 700 1300 100 L 40 40 1 1 B 
X TDI B1 700 1700 100 L 40 40 1 1 B 
X TDO G4 700 1600 100 L 40 40 1 1 B 
X TMS E5 700 1400 100 L 40 40 1 1 B 
X TST D4 -800 2000 100 R 40 40 1 1 B 
X VDDCORE@1 F8 700 2400 100 L 40 40 1 1 B 
X VDDCORE@2 G7 700 2300 100 L 40 40 1 1 B 
X VDDCORE@3 H1 700 2200 100 L 40 40 1 1 B 
X VDDCORE@4 K1 700 2100 100 L 40 40 1 1 B 
X VDDCORE@5 K2 700 2000 100 L 40 40 1 1 B 
X VDDFLASH J5 -800 2500 100 R 40 40 1 1 B 
X VDDIN@1 F10 -800 2900 100 R 40 40 1 1 B 
X VDDIO@1 A10 700 2900 100 L 40 40 1 1 B 
X VDDIO@2 D8 700 2800 100 L 40 40 1 1 B 
X VDDIO@3 E7 700 2700 100 L 40 40 1 1 B 
X VDDIO@4 E9 700 2600 100 L 40 40 1 1 B 
X VDDOUT@1 G10 -800 2800 100 R 40 40 1 1 O 
X VDDPLL J10 -800 2600 100 R 40 40 1 1 B 
X XIN/PGMCK J7 -800 2300 100 R 40 40 1 1 B 
X XOUT J8 -800 2200 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: AT93C6P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT93C6P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 93CX6
F0 "IC" -300 425 50 H V L B
F1 "AT93C6P" -300 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X CS 1 400 100 100 L 40 40 1 1 I 
X DC 7 400 -300 100 L 40 40 1 1 I 
X DI 3 400 200 100 L 40 40 1 1 I 
X DO 4 400 300 100 L 40 40 1 1 O 
X GND 5 -400 -300 100 R 40 40 1 1 W 
X ORG 6 400 -200 100 L 40 40 1 1 I 
X SK 2 400 -100 100 L 40 40 1 1 B 
X VCC 8 -400 300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT93C46A-10SQ-2.7
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT93C46A-10SQ-2.7 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT93C46A
F0 "IC" -300 425 50 H V L B
F1 "AT93C46A-10SQ-2.7" -300 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -300
P 2 1 0 0 300 -300 -300 -300
P 2 1 0 0 -300 -300 -300 400
X CS 1 400 -100 100 L 40 40 1 1 I 
X DC 7 -300 0 0 R 40 40 1 1 U 
X DI 3 400 200 100 L 40 40 1 1 I 
X DO 4 400 300 100 L 40 40 1 1 O 
X GND 5 -400 -200 100 R 40 40 1 1 W 
X NC 6 -300 100 0 L 40 40 1 1 U 
X SK 2 400 100 100 L 40 40 1 1 I 
X VCC 8 -400 300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: AT93C46A-10TQ-2.7
# Package Name: TSSOP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF AT93C46A-10TQ-2.7 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: AT93C46A
F0 "IC" -300 425 50 H V L B
F1 "AT93C46A-10TQ-2.7" -300 -400 50 H V L B
F2 "atmel-TSSOP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -300
P 2 1 0 0 300 -300 -300 -300
P 2 1 0 0 -300 -300 -300 400
X CS 1 400 -100 100 L 40 40 1 1 I 
X DC 7 -300 0 0 R 40 40 1 1 U 
X DI 3 400 200 100 L 40 40 1 1 I 
X DO 4 400 300 100 L 40 40 1 1 O 
X GND 5 -400 -200 100 R 40 40 1 1 W 
X NC 6 -300 100 0 L 40 40 1 1 U 
X SK 2 400 100 100 L 40 40 1 1 I 
X VCC 8 -400 300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATF16V8BJ
# Package Name: PLCC20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATF16V8BJ IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATF16V8B
F0 "IC" -300 750 50 H V L B
F1 "ATF16V8BJ" -300 -800 50 H V L B
F2 "atmel-PLCC20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 300 700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 -700 -300 -700
P 2 1 0 0 -300 -700 -300 700
X CLK 1 -400 500 100 R 40 40 1 1 I 
X GND 10 -400 -600 100 R 40 40 1 1 W 
X I1 2 -400 300 100 R 40 40 1 1 I 
X I2 3 -400 200 100 R 40 40 1 1 I 
X I3 4 -400 100 100 R 40 40 1 1 I 
X I4 5 -400 0 100 R 40 40 1 1 I 
X I5 6 -400 -100 100 R 40 40 1 1 I 
X I6 7 -400 -200 100 R 40 40 1 1 I 
X I7 8 -400 -300 100 R 40 40 1 1 I 
X I8 9 -400 -400 100 R 40 40 1 1 I 
X O1 19 400 300 100 L 40 40 1 1 O 
X O2 18 400 200 100 L 40 40 1 1 O 
X O3 17 400 100 100 L 40 40 1 1 O 
X O4 16 400 0 100 L 40 40 1 1 O 
X O5 15 400 -100 100 L 40 40 1 1 O 
X O6 14 400 -200 100 L 40 40 1 1 O 
X O7 13 400 -300 100 L 40 40 1 1 O 
X O8 12 400 -400 100 L 40 40 1 1 O 
X OE 11 400 500 100 L 40 40 1 1 I 
X VCC 20 -400 600 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATF16V8BP3
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATF16V8BP3 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATF16V8B
F0 "IC" -300 750 50 H V L B
F1 "ATF16V8BP3" -300 -800 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 300 700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 -700 -300 -700
P 2 1 0 0 -300 -700 -300 700
X CLK 1 -400 500 100 R 40 40 1 1 I 
X GND 10 -400 -600 100 R 40 40 1 1 W 
X I1 2 -400 300 100 R 40 40 1 1 I 
X I2 3 -400 200 100 R 40 40 1 1 I 
X I3 4 -400 100 100 R 40 40 1 1 I 
X I4 5 -400 0 100 R 40 40 1 1 I 
X I5 6 -400 -100 100 R 40 40 1 1 I 
X I6 7 -400 -200 100 R 40 40 1 1 I 
X I7 8 -400 -300 100 R 40 40 1 1 I 
X I8 9 -400 -400 100 R 40 40 1 1 I 
X O1 19 400 300 100 L 40 40 1 1 O 
X O2 18 400 200 100 L 40 40 1 1 O 
X O3 17 400 100 100 L 40 40 1 1 O 
X O4 16 400 0 100 L 40 40 1 1 O 
X O5 15 400 -100 100 L 40 40 1 1 O 
X O6 14 400 -200 100 L 40 40 1 1 O 
X O7 13 400 -300 100 L 40 40 1 1 O 
X O8 12 400 -400 100 L 40 40 1 1 O 
X OE 11 400 500 100 L 40 40 1 1 I 
X VCC 20 -400 600 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATF16V8BS
# Package Name: SO20L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATF16V8BS IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATF16V8B
F0 "IC" -300 750 50 H V L B
F1 "ATF16V8BS" -300 -800 50 H V L B
F2 "atmel-SO20L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 300 700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 -700 -300 -700
P 2 1 0 0 -300 -700 -300 700
X CLK 1 -400 500 100 R 40 40 1 1 I 
X GND 10 -400 -600 100 R 40 40 1 1 W 
X I1 2 -400 300 100 R 40 40 1 1 I 
X I2 3 -400 200 100 R 40 40 1 1 I 
X I3 4 -400 100 100 R 40 40 1 1 I 
X I4 5 -400 0 100 R 40 40 1 1 I 
X I5 6 -400 -100 100 R 40 40 1 1 I 
X I6 7 -400 -200 100 R 40 40 1 1 I 
X I7 8 -400 -300 100 R 40 40 1 1 I 
X I8 9 -400 -400 100 R 40 40 1 1 I 
X O1 19 400 300 100 L 40 40 1 1 O 
X O2 18 400 200 100 L 40 40 1 1 O 
X O3 17 400 100 100 L 40 40 1 1 O 
X O4 16 400 0 100 L 40 40 1 1 O 
X O5 15 400 -100 100 L 40 40 1 1 O 
X O6 14 400 -200 100 L 40 40 1 1 O 
X O7 13 400 -300 100 L 40 40 1 1 O 
X O8 12 400 -400 100 L 40 40 1 1 O 
X OE 11 400 500 100 L 40 40 1 1 I 
X VCC 20 -400 600 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATF16V8BX
# Package Name: TSSOP20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATF16V8BX IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATF16V8B
F0 "IC" -300 750 50 H V L B
F1 "ATF16V8BX" -300 -800 50 H V L B
F2 "atmel-TSSOP20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 700 300 700
P 2 1 0 0 300 700 300 -700
P 2 1 0 0 300 -700 -300 -700
P 2 1 0 0 -300 -700 -300 700
X CLK 1 -400 500 100 R 40 40 1 1 I 
X GND 10 -400 -600 100 R 40 40 1 1 W 
X I1 2 -400 300 100 R 40 40 1 1 I 
X I2 3 -400 200 100 R 40 40 1 1 I 
X I3 4 -400 100 100 R 40 40 1 1 I 
X I4 5 -400 0 100 R 40 40 1 1 I 
X I5 6 -400 -100 100 R 40 40 1 1 I 
X I6 7 -400 -200 100 R 40 40 1 1 I 
X I7 8 -400 -300 100 R 40 40 1 1 I 
X I8 9 -400 -400 100 R 40 40 1 1 I 
X O1 19 400 300 100 L 40 40 1 1 O 
X O2 18 400 200 100 L 40 40 1 1 O 
X O3 17 400 100 100 L 40 40 1 1 O 
X O4 16 400 0 100 L 40 40 1 1 O 
X O5 15 400 -100 100 L 40 40 1 1 O 
X O6 14 400 -200 100 L 40 40 1 1 O 
X O7 13 400 -300 100 L 40 40 1 1 O 
X O8 12 400 -400 100 L 40 40 1 1 O 
X OE 11 400 500 100 L 40 40 1 1 I 
X VCC 20 -400 600 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA103
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA103 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 48-I/O-2
F0 "IC" -700 2025 50 H V L B
F1 "ATMEGA103" -700 -2200 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 2000 600 2000
P 2 1 0 0 600 2000 600 -2100
P 2 1 0 0 600 -2100 -700 -2100
P 2 1 0 0 -700 -2100 -700 2000
T 0 259 1928 56 0 1 0 VCC
T 0 259 -2047 56 0 1 0 GND
X 01 21 200 2100 100 D 40 40 1 1 W 
X 02 22 300 -2200 100 U 40 40 1 1 W 
X A8-PC0 35 700 600 100 L 40 40 1 1 B 
X A9-PC1 36 700 500 100 L 40 40 1 1 B 
X A10-PC2 37 700 400 100 L 40 40 1 1 B 
X A11-PC3 38 700 300 100 L 40 40 1 1 B 
X A12-PC4 39 700 200 100 L 40 40 1 1 B 
X A13-PC5 40 700 100 100 L 40 40 1 1 B 
X A14-PC6 41 700 0 100 L 40 40 1 1 B 
X A15-PC7 42 700 -100 100 L 40 40 1 1 B 
X AC+_PE2 4 -800 900 100 R 40 40 1 1 O 
X AC-_PE3 5 -800 800 100 R 40 40 1 1 O 
X AD0-PA0 51 700 1500 100 L 40 40 1 1 B 
X AD1-PA1 50 700 1400 100 L 40 40 1 1 B 
X AD2-PA2 49 700 1300 100 L 40 40 1 1 B 
X AD3-PA3 48 700 1200 100 L 40 40 1 1 B 
X AD4-PA4 47 700 1100 100 L 40 40 1 1 B 
X AD5-PA5 46 700 1000 100 L 40 40 1 1 B 
X AD6-PA6 45 700 900 100 L 40 40 1 1 B 
X AD7-PA7 44 700 800 100 L 40 40 1 1 B 
X ADC0-PF0 61 -800 -700 100 R 40 40 1 1 I 
X ADC1-PF1 60 -800 -800 100 R 40 40 1 1 I 
X ADC2-PF2 59 -800 -900 100 R 40 40 1 1 I 
X ADC3-PF3 58 -800 -1000 100 R 40 40 1 1 I 
X ADC4-PF4 57 -800 -1100 100 R 40 40 1 1 I 
X ADC5-PF5 56 -800 -1200 100 R 40 40 1 1 I 
X ADC6-PF6 55 -800 -1300 100 R 40 40 1 1 I 
X ADC7-PF7 54 -800 -1400 100 R 40 40 1 1 I 
X AGND 63 -800 -2000 100 R 40 40 1 1 B 
X ALE 43 700 -1400 100 L 40 40 1 1 B 
X AVCC 64 -800 -1600 100 R 40 40 1 1 B 
X AVREF 62 -800 -1800 100 R 40 40 1 1 B 
X GND 53 200 -2200 100 U 40 40 1 1 W 
X INT4-PE4 6 -800 700 100 R 40 40 1 1 O 
X INT5-PE5 7 -800 600 100 R 40 40 1 1 O 
X INT6-PE6 8 -800 500 100 R 40 40 1 1 O 
X INT7-PE7 9 -800 400 100 R 40 40 1 1 O 
X MISO-PB3 13 700 -800 100 L 40 40 1 1 B 
X MOSI-PB2 12 700 -900 100 L 40 40 1 1 B 
X OC0-PB4 14 700 -700 100 L 40 40 1 1 B 
X OC1A-PB5 15 700 -600 100 L 40 40 1 1 B 
X OC1B-PB6 16 700 -500 100 L 40 40 1 1 B 
X OC2-PB7 17 700 -400 100 L 40 40 1 1 B 
X PD0-INT0 25 -800 200 100 R 40 40 1 1 B 
X PD1-INT1 26 -800 100 100 R 40 40 1 1 B 
X PD2-INT2 27 -800 0 100 R 40 40 1 1 B 
X PD3-INT3 28 -800 -100 100 R 40 40 1 1 B 
X PD4-IC1 29 -800 -200 100 R 40 40 1 1 B 
X PD5 30 -800 -300 100 R 40 40 1 1 B 
X PD6-T1 31 -800 -400 100 R 40 40 1 1 B 
X PD7-T2 32 -800 -500 100 R 40 40 1 1 B 
X PEN/ 1 700 -1700 100 L 40 40 1 1 I 
X RD/ 34 700 -1500 100 L 40 40 1 1 B 
X RESET/ 20 -800 1900 100 R 40 40 1 1 I 
X RXD-PE0 2 -800 1100 100 R 40 40 1 1 O 
X SCK-PB1 11 700 -1000 100 L 40 40 1 1 B 
X SS-PB0 10 700 -1100 100 L 40 40 1 1 B 
X TOSC1 19 -800 1400 100 R 40 40 1 1 B 
X TOSC2 18 -800 1300 100 R 40 40 1 1 B 
X TXD-PE1 3 -800 1000 100 R 40 40 1 1 O 
X VCC 52 300 2100 100 D 40 40 1 1 W 
X WR/ 33 700 -1600 100 L 40 40 1 1 B 
X XTAL1 24 -800 1700 100 R 40 40 1 1 B 
X XTAL2 23 -800 1600 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA103L
# Package Name: TQFP64
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA103L IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 48-I/O-2
F0 "IC" -700 2025 50 H V L B
F1 "ATMEGA103L" -700 -2200 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 2000 600 2000
P 2 1 0 0 600 2000 600 -2100
P 2 1 0 0 600 -2100 -700 -2100
P 2 1 0 0 -700 -2100 -700 2000
T 0 259 1928 56 0 1 0 VCC
T 0 259 -2047 56 0 1 0 GND
X 01 21 200 2100 100 D 40 40 1 1 W 
X 02 22 300 -2200 100 U 40 40 1 1 W 
X A8-PC0 35 700 600 100 L 40 40 1 1 B 
X A9-PC1 36 700 500 100 L 40 40 1 1 B 
X A10-PC2 37 700 400 100 L 40 40 1 1 B 
X A11-PC3 38 700 300 100 L 40 40 1 1 B 
X A12-PC4 39 700 200 100 L 40 40 1 1 B 
X A13-PC5 40 700 100 100 L 40 40 1 1 B 
X A14-PC6 41 700 0 100 L 40 40 1 1 B 
X A15-PC7 42 700 -100 100 L 40 40 1 1 B 
X AC+_PE2 4 -800 900 100 R 40 40 1 1 O 
X AC-_PE3 5 -800 800 100 R 40 40 1 1 O 
X AD0-PA0 51 700 1500 100 L 40 40 1 1 B 
X AD1-PA1 50 700 1400 100 L 40 40 1 1 B 
X AD2-PA2 49 700 1300 100 L 40 40 1 1 B 
X AD3-PA3 48 700 1200 100 L 40 40 1 1 B 
X AD4-PA4 47 700 1100 100 L 40 40 1 1 B 
X AD5-PA5 46 700 1000 100 L 40 40 1 1 B 
X AD6-PA6 45 700 900 100 L 40 40 1 1 B 
X AD7-PA7 44 700 800 100 L 40 40 1 1 B 
X ADC0-PF0 61 -800 -700 100 R 40 40 1 1 I 
X ADC1-PF1 60 -800 -800 100 R 40 40 1 1 I 
X ADC2-PF2 59 -800 -900 100 R 40 40 1 1 I 
X ADC3-PF3 58 -800 -1000 100 R 40 40 1 1 I 
X ADC4-PF4 57 -800 -1100 100 R 40 40 1 1 I 
X ADC5-PF5 56 -800 -1200 100 R 40 40 1 1 I 
X ADC6-PF6 55 -800 -1300 100 R 40 40 1 1 I 
X ADC7-PF7 54 -800 -1400 100 R 40 40 1 1 I 
X AGND 63 -800 -2000 100 R 40 40 1 1 B 
X ALE 43 700 -1400 100 L 40 40 1 1 B 
X AVCC 64 -800 -1600 100 R 40 40 1 1 B 
X AVREF 62 -800 -1800 100 R 40 40 1 1 B 
X GND 53 200 -2200 100 U 40 40 1 1 W 
X INT4-PE4 6 -800 700 100 R 40 40 1 1 O 
X INT5-PE5 7 -800 600 100 R 40 40 1 1 O 
X INT6-PE6 8 -800 500 100 R 40 40 1 1 O 
X INT7-PE7 9 -800 400 100 R 40 40 1 1 O 
X MISO-PB3 13 700 -800 100 L 40 40 1 1 B 
X MOSI-PB2 12 700 -900 100 L 40 40 1 1 B 
X OC0-PB4 14 700 -700 100 L 40 40 1 1 B 
X OC1A-PB5 15 700 -600 100 L 40 40 1 1 B 
X OC1B-PB6 16 700 -500 100 L 40 40 1 1 B 
X OC2-PB7 17 700 -400 100 L 40 40 1 1 B 
X PD0-INT0 25 -800 200 100 R 40 40 1 1 B 
X PD1-INT1 26 -800 100 100 R 40 40 1 1 B 
X PD2-INT2 27 -800 0 100 R 40 40 1 1 B 
X PD3-INT3 28 -800 -100 100 R 40 40 1 1 B 
X PD4-IC1 29 -800 -200 100 R 40 40 1 1 B 
X PD5 30 -800 -300 100 R 40 40 1 1 B 
X PD6-T1 31 -800 -400 100 R 40 40 1 1 B 
X PD7-T2 32 -800 -500 100 R 40 40 1 1 B 
X PEN/ 1 700 -1700 100 L 40 40 1 1 I 
X RD/ 34 700 -1500 100 L 40 40 1 1 B 
X RESET/ 20 -800 1900 100 R 40 40 1 1 I 
X RXD-PE0 2 -800 1100 100 R 40 40 1 1 O 
X SCK-PB1 11 700 -1000 100 L 40 40 1 1 B 
X SS-PB0 10 700 -1100 100 L 40 40 1 1 B 
X TOSC1 19 -800 1400 100 R 40 40 1 1 B 
X TOSC2 18 -800 1300 100 R 40 40 1 1 B 
X TXD-PE1 3 -800 1000 100 R 40 40 1 1 O 
X VCC 52 300 2100 100 D 40 40 1 1 W 
X WR/ 33 700 -1600 100 L 40 40 1 1 B 
X XTAL1 24 -800 1700 100 R 40 40 1 1 B 
X XTAL2 23 -800 1600 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA325P
# Package Name: 64M1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA325P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA325P
F0 "IC" 0 50 50 H V L B
F1 "ATMEGA325P" 0 -100 50 H V L B
F2 "atmel-64M1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1600 -1100 1700 -1100
P 2 1 0 0 1700 -1100 1700 1000
P 2 1 0 0 1700 1000 -1600 1000
P 2 1 0 0 -1600 1000 -1600 -1100
X !RESET!/PG5 20 -300 -1200 100 U 40 40 1 1 I 
X !SS!/PCINT8/PB0 10 -1700 -200 100 R 40 40 1 1 B 
X ADC0/PF0 61 -300 1100 100 D 40 40 1 1 B 
X ADC1/PF1 60 -200 1100 100 D 40 40 1 1 B 
X ADC2/PF2 59 -100 1100 100 D 40 40 1 1 B 
X ADC3/PF3 58 0 1100 100 D 40 40 1 1 B 
X ADC4/TCK/PF4 57 100 1100 100 D 40 40 1 1 B 
X ADC5/TMS/PF5 56 200 1100 100 D 40 40 1 1 B 
X ADC6/TDO/PF6 55 300 1100 100 D 40 40 1 1 B 
X ADC7/TDI/PF7 54 400 1100 100 D 40 40 1 1 B 
X AIN1/PCINT3/PE3 5 -1700 300 100 R 40 40 1 1 B 
X AREF 62 -400 1100 100 D 40 40 1 1 I 
X AVCC 64 -600 1100 100 D 40 40 1 1 W 
X CLKO/PCINT7/PE7 9 -1700 -100 100 R 40 40 1 1 B 
X DI/SDA/PCINT5/PE5 7 -1700 100 100 R 40 40 1 1 B 
X DNC 1 -1700 700 100 R 40 40 1 1 I 
X DO/PCINT6/PE6 8 -1700 0 100 R 40 40 1 1 B 
X GND 22 -100 -1200 100 U 40 40 1 1 W 
X GND@1 53 500 1100 100 D 40 40 1 1 W 
X GND@2 63 -500 1100 100 D 40 40 1 1 W 
X ICP1/PD0 25 200 -1200 100 U 40 40 1 1 B 
X INT0/PD1 26 300 -1200 100 U 40 40 1 1 B 
X MISO/PCINT11/PB3 13 -1700 -500 100 R 40 40 1 1 B 
X MOSI/PCINT10/PB2 12 -1700 -400 100 R 40 40 1 1 B 
X OC0A/PCINT12/PB4 14 -1700 -600 100 R 40 40 1 1 B 
X OC1A/PCINT13/PB5 16 -1700 -800 100 R 40 40 1 1 B 
X OC1B/PCINT14/PB6 15 -1700 -700 100 R 40 40 1 1 B 
X OC2A/PCINT15/PB7 17 -600 -1200 100 U 40 40 1 1 B 
X PA0 51 700 1100 100 D 40 40 1 1 B 
X PA1 50 800 1100 100 D 40 40 1 1 B 
X PA2 49 900 1100 100 D 40 40 1 1 B 
X PA3 48 1800 700 100 L 40 40 1 1 B 
X PA4 47 1800 600 100 L 40 40 1 1 B 
X PA5 46 1800 500 100 L 40 40 1 1 B 
X PA6 45 1800 400 100 L 40 40 1 1 B 
X PA7 44 1800 300 100 L 40 40 1 1 B 
X PC0 35 1800 -600 100 L 40 40 1 1 B 
X PC1 36 1800 -500 100 L 40 40 1 1 B 
X PC2 37 1800 -400 100 L 40 40 1 1 B 
X PC3 38 1800 -300 100 L 40 40 1 1 B 
X PC4 39 1800 -200 100 L 40 40 1 1 B 
X PC5 40 1800 -100 100 L 40 40 1 1 B 
X PC6 41 1800 0 100 L 40 40 1 1 B 
X PC7 42 1800 100 100 L 40 40 1 1 B 
X PD2 27 400 -1200 100 U 40 40 1 1 B 
X PD3 28 500 -1200 100 U 40 40 1 1 B 
X PD4 29 600 -1200 100 U 40 40 1 1 B 
X PD5 30 700 -1200 100 U 40 40 1 1 B 
X PD6 31 800 -1200 100 U 40 40 1 1 B 
X PD7 32 900 -1200 100 U 40 40 1 1 B 
X PG0 33 1800 -800 100 L 40 40 1 1 B 
X PG1 34 1800 -700 100 L 40 40 1 1 B 
X PG2 43 1800 200 100 L 40 40 1 1 B 
X RXD/PCINT0/PE0 2 -1700 600 100 R 40 40 1 1 B 
X SCK/PCINT9/PB1 11 -1700 -300 100 R 40 40 1 1 B 
X T0/PG4 19 -400 -1200 100 U 40 40 1 1 B 
X T1/PG3 18 -500 -1200 100 U 40 40 1 1 B 
X TOSC1/XTAL1 24 100 -1200 100 U 40 40 1 1 I 
X TOSC2/XTAL2 23 0 -1200 100 U 40 40 1 1 O 
X TXD/PCINT1/PE1 3 -1700 500 100 R 40 40 1 1 B 
X USCK/SCL/PCINT4/PE4 6 -1700 200 100 R 40 40 1 1 B 
X VCC 21 -200 -1200 100 U 40 40 1 1 W 
X VCC@1 52 600 1100 100 D 40 40 1 1 W 
X XCK/AIN0/PCINT2/PE2 4 -1700 400 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA644A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA644A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA644
F0 "IC" -900 1850 50 H V L B
F1 "ATMEGA644A" -900 -1900 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 1800 800 1800
P 2 1 0 0 800 1800 800 -1800
P 2 1 0 0 800 -1800 -900 -1800
P 2 1 0 0 -900 -1800 -900 1800
X (PCINT0/ADC0)PA0 37 1000 1000 200 L 40 40 1 1 B 
X (PCINT1/ADC1)PA1 36 1000 1100 200 L 40 40 1 1 B 
X (PCINT2/ADC2)PA2 35 1000 1200 200 L 40 40 1 1 B 
X (PCINT3/ADC3)PA3 34 1000 1300 200 L 40 40 1 1 B 
X (PCINT4/ADC4)PA4 33 1000 1400 200 L 40 40 1 1 B 
X (PCINT5/ADC5)PA5 32 1000 1500 200 L 40 40 1 1 B 
X (PCINT6/ADC6)PA6 31 1000 1600 200 L 40 40 1 1 B 
X (PCINT7/ADC7)PA7 30 1000 1700 200 L 40 40 1 1 B 
X (PCINT8/XCK0/T0)PB0 40 1000 100 200 L 40 40 1 1 B 
X (PCINT9/CLKO/T1)PB1 41 1000 200 200 L 40 40 1 1 B 
X (PCINT10/INT2/AIN0)PB2 42 1000 300 200 L 40 40 1 1 B 
X (PCINT11/OC0A/AIN1)PB3 43 1000 400 200 L 40 40 1 1 B 
X (PCINT12/OC0B/!SS!)PB4 44 1000 500 200 L 40 40 1 1 B 
X (PCINT13/MOSI)PB5 1 1000 600 200 L 40 40 1 1 B 
X (PCINT14/MISO)PB6 2 1000 700 200 L 40 40 1 1 B 
X (PCINT15/SCK)PB7 3 1000 800 200 L 40 40 1 1 B 
X (PCINT16/SCL)PC0 19 1000 -800 200 L 40 40 1 1 O 
X (PCINT17/SDA)PC1 20 1000 -700 200 L 40 40 1 1 O 
X (PCINT18/TCK)PC2 21 1000 -600 200 L 40 40 1 1 O 
X (PCINT19/TMS)PC3 22 1000 -500 200 L 40 40 1 1 O 
X (PCINT20/TDO)PC4 23 1000 -400 200 L 40 40 1 1 O 
X (PCINT21/TDI)PC5 24 1000 -300 200 L 40 40 1 1 O 
X (PCINT22/TOSC1)PC6 25 1000 -200 200 L 40 40 1 1 O 
X (PCINT23/TOSC2)PC7 26 1000 -100 200 L 40 40 1 1 O 
X (PCINT24/RXD0)PD0 9 1000 -1700 200 L 40 40 1 1 B 
X (PCINT25/TXD0)PD1 10 1000 -1600 200 L 40 40 1 1 B 
X (PCINT26/INT0)PD2 11 1000 -1500 200 L 40 40 1 1 B 
X (PCINT27/INT1)PD3 12 1000 -1400 200 L 40 40 1 1 B 
X (PCINT28/OC1B)PD4 13 1000 -1300 200 L 40 40 1 1 B 
X (PCINT29/OC1A)PD5 14 1000 -1200 200 L 40 40 1 1 B 
X (PCINT30/OC2B/ICP)PD6 15 1000 -1100 200 L 40 40 1 1 B 
X (PCINT31/OC2A)PD7 16 1000 -1000 200 L 40 40 1 1 B 
X AREF 29 -1100 700 200 R 40 40 1 1 P 
X AVCC 27 -1100 600 200 R 40 40 1 1 W 
X GND 6 -1100 -1700 200 R 40 40 1 1 W 
X GND@1 18 -1100 -1600 200 R 40 40 1 1 W 
X GND@2 28 -1100 -1500 200 R 40 40 1 1 W 
X GND@3 39 -1100 -1400 200 R 40 40 1 1 W 
X RESET 4 -1100 1200 200 R 40 40 1 1 I I
X VCC 5 -1100 1700 200 R 40 40 1 1 W 
X VCC@1 17 -1100 1600 200 R 40 40 1 1 W 
X VCC@2 38 -1100 1500 200 R 40 40 1 1 W 
X XTAL1 8 -1100 900 200 R 40 40 1 1 B 
X XTAL2 7 -1100 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA644M
# Package Name: QFN44ML8X8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA644M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA644
F0 "IC" -900 1850 50 H V L B
F1 "ATMEGA644M" -900 -1900 50 H V L B
F2 "atmel-QFN44ML8X8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 1800 800 1800
P 2 1 0 0 800 1800 800 -1800
P 2 1 0 0 800 -1800 -900 -1800
P 2 1 0 0 -900 -1800 -900 1800
X (PCINT0/ADC0)PA0 37 1000 1000 200 L 40 40 1 1 B 
X (PCINT1/ADC1)PA1 36 1000 1100 200 L 40 40 1 1 B 
X (PCINT2/ADC2)PA2 35 1000 1200 200 L 40 40 1 1 B 
X (PCINT3/ADC3)PA3 34 1000 1300 200 L 40 40 1 1 B 
X (PCINT4/ADC4)PA4 33 1000 1400 200 L 40 40 1 1 B 
X (PCINT5/ADC5)PA5 32 1000 1500 200 L 40 40 1 1 B 
X (PCINT6/ADC6)PA6 31 1000 1600 200 L 40 40 1 1 B 
X (PCINT7/ADC7)PA7 30 1000 1700 200 L 40 40 1 1 B 
X (PCINT8/XCK0/T0)PB0 40 1000 100 200 L 40 40 1 1 B 
X (PCINT9/CLKO/T1)PB1 41 1000 200 200 L 40 40 1 1 B 
X (PCINT10/INT2/AIN0)PB2 42 1000 300 200 L 40 40 1 1 B 
X (PCINT11/OC0A/AIN1)PB3 43 1000 400 200 L 40 40 1 1 B 
X (PCINT12/OC0B/!SS!)PB4 44 1000 500 200 L 40 40 1 1 B 
X (PCINT13/MOSI)PB5 1 1000 600 200 L 40 40 1 1 B 
X (PCINT14/MISO)PB6 2 1000 700 200 L 40 40 1 1 B 
X (PCINT15/SCK)PB7 3 1000 800 200 L 40 40 1 1 B 
X (PCINT16/SCL)PC0 19 1000 -800 200 L 40 40 1 1 O 
X (PCINT17/SDA)PC1 20 1000 -700 200 L 40 40 1 1 O 
X (PCINT18/TCK)PC2 21 1000 -600 200 L 40 40 1 1 O 
X (PCINT19/TMS)PC3 22 1000 -500 200 L 40 40 1 1 O 
X (PCINT20/TDO)PC4 23 1000 -400 200 L 40 40 1 1 O 
X (PCINT21/TDI)PC5 24 1000 -300 200 L 40 40 1 1 O 
X (PCINT22/TOSC1)PC6 25 1000 -200 200 L 40 40 1 1 O 
X (PCINT23/TOSC2)PC7 26 1000 -100 200 L 40 40 1 1 O 
X (PCINT24/RXD0)PD0 9 1000 -1700 200 L 40 40 1 1 B 
X (PCINT25/TXD0)PD1 10 1000 -1600 200 L 40 40 1 1 B 
X (PCINT26/INT0)PD2 11 1000 -1500 200 L 40 40 1 1 B 
X (PCINT27/INT1)PD3 12 1000 -1400 200 L 40 40 1 1 B 
X (PCINT28/OC1B)PD4 13 1000 -1300 200 L 40 40 1 1 B 
X (PCINT29/OC1A)PD5 14 1000 -1200 200 L 40 40 1 1 B 
X (PCINT30/OC2B/ICP)PD6 15 1000 -1100 200 L 40 40 1 1 B 
X (PCINT31/OC2A)PD7 16 1000 -1000 200 L 40 40 1 1 B 
X AREF 29 -1100 700 200 R 40 40 1 1 P 
X AVCC 27 -1100 600 200 R 40 40 1 1 W 
X GND 6 -1100 -1700 200 R 40 40 1 1 W 
X GND@1 18 -1100 -1600 200 R 40 40 1 1 W 
X GND@2 28 -1100 -1500 200 R 40 40 1 1 W 
X GND@3 39 -1100 -1400 200 R 40 40 1 1 W 
X RESET 4 -1100 1200 200 R 40 40 1 1 I I
X VCC 5 -1100 1700 200 R 40 40 1 1 W 
X VCC@1 17 -1100 1600 200 R 40 40 1 1 W 
X VCC@2 38 -1100 1500 200 R 40 40 1 1 W 
X XTAL1 8 -1100 900 200 R 40 40 1 1 B 
X XTAL2 7 -1100 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: ATMEGA644M
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA644M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA644E
F0 "IC" -900 1850 50 H V L B
F1 "ATMEGA644M" -900 -1900 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 1800 800 1800
P 2 1 0 0 800 1800 800 -1800
P 2 1 0 0 800 -1800 -900 -1800
P 2 1 0 0 -900 -1800 -900 1800
X (PCINT0/ADC0)PA0 37 1000 1000 200 L 40 40 1 1 B 
X (PCINT1/ADC1)PA1 36 1000 1100 200 L 40 40 1 1 B 
X (PCINT2/ADC2)PA2 35 1000 1200 200 L 40 40 1 1 B 
X (PCINT3/ADC3)PA3 34 1000 1300 200 L 40 40 1 1 B 
X (PCINT4/ADC4)PA4 33 1000 1400 200 L 40 40 1 1 B 
X (PCINT5/ADC5)PA5 32 1000 1500 200 L 40 40 1 1 B 
X (PCINT6/ADC6)PA6 31 1000 1600 200 L 40 40 1 1 B 
X (PCINT7/ADC7)PA7 30 1000 1700 200 L 40 40 1 1 B 
X (PCINT8/XCK0/T0)PB0 40 1000 100 200 L 40 40 1 1 B 
X (PCINT9/CLKO/T1)PB1 41 1000 200 200 L 40 40 1 1 B 
X (PCINT10/INT2/AIN0)PB2 42 1000 300 200 L 40 40 1 1 B 
X (PCINT11/OC0A/AIN1)PB3 43 1000 400 200 L 40 40 1 1 B 
X (PCINT12/OC0B/!SS!)PB4 44 1000 500 200 L 40 40 1 1 B 
X (PCINT13/MOSI)PB5 1 1000 600 200 L 40 40 1 1 B 
X (PCINT14/MISO)PB6 2 1000 700 200 L 40 40 1 1 B 
X (PCINT15/SCK)PB7 3 1000 800 200 L 40 40 1 1 B 
X (PCINT16/SCL)PC0 19 1000 -800 200 L 40 40 1 1 O 
X (PCINT17/SDA)PC1 20 1000 -700 200 L 40 40 1 1 O 
X (PCINT18/TCK)PC2 21 1000 -600 200 L 40 40 1 1 O 
X (PCINT19/TMS)PC3 22 1000 -500 200 L 40 40 1 1 O 
X (PCINT20/TDO)PC4 23 1000 -400 200 L 40 40 1 1 O 
X (PCINT21/TDI)PC5 24 1000 -300 200 L 40 40 1 1 O 
X (PCINT22/TOSC1)PC6 25 1000 -200 200 L 40 40 1 1 O 
X (PCINT23/TOSC2)PC7 26 1000 -100 200 L 40 40 1 1 O 
X (PCINT24/RXD0)PD0 9 1000 -1700 200 L 40 40 1 1 B 
X (PCINT25/TXD0)PD1 10 1000 -1600 200 L 40 40 1 1 B 
X (PCINT26/INT0)PD2 11 1000 -1500 200 L 40 40 1 1 B 
X (PCINT27/INT1)PD3 12 1000 -1400 200 L 40 40 1 1 B 
X (PCINT28/OC1B)PD4 13 1000 -1300 200 L 40 40 1 1 B 
X (PCINT29/OC1A)PD5 14 1000 -1200 200 L 40 40 1 1 B 
X (PCINT30/OC2B/ICP)PD6 15 1000 -1100 200 L 40 40 1 1 B 
X (PCINT31/OC2A)PD7 16 1000 -1000 200 L 40 40 1 1 B 
X AREF 29 -1100 700 200 R 40 40 1 1 P 
X AVCC 27 -1100 600 200 R 40 40 1 1 W 
X EXP TH -1100 -1300 200 R 40 40 1 1 W 
X GND 6 -1100 -1700 200 R 40 40 1 1 W 
X GND@1 18 -1100 -1600 200 R 40 40 1 1 W 
X GND@2 28 -1100 -1500 200 R 40 40 1 1 W 
X GND@3 39 -1100 -1400 200 R 40 40 1 1 W 
X RESET 4 -1100 1200 200 R 40 40 1 1 I I
X VCC 5 -1100 1700 200 R 40 40 1 1 W 
X VCC@1 17 -1100 1600 200 R 40 40 1 1 W 
X VCC@2 38 -1100 1500 200 R 40 40 1 1 W 
X XTAL1 8 -1100 900 200 R 40 40 1 1 B 
X XTAL2 7 -1100 1000 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8-AI
# Package Name: TQFP32-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8-AI IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 23-I/O
F0 "IC" -700 -1500 50 H V L B
F1 "MEGA8-AI" -700 1150 50 H V L B
F2 "atmel-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1100 800 1100
P 2 1 0 0 800 1100 800 -1400
P 2 1 0 0 800 -1400 -700 -1400
P 2 1 0 0 -700 -1400 -700 1100
X ADC6 19 1000 400 200 L 40 40 1 1 B 
X ADC7 22 1000 300 200 L 40 40 1 1 B 
X AREF 20 -900 700 200 R 40 40 1 1 P 
X AVCC 18 -900 600 200 R 40 40 1 1 W 
X GND 21 -900 800 200 R 40 40 1 1 W 
X GND@1 3 -900 -200 200 R 40 40 1 1 W 
X GND@2 5 -900 -300 200 R 40 40 1 1 W 
X PB0(ICP) 12 1000 -800 200 L 40 40 1 1 B 
X PB1(OC1A) 13 1000 -900 200 L 40 40 1 1 B 
X PB2(SS/OC1B) 14 1000 -1000 200 L 40 40 1 1 B 
X PB3(MOSI/OC2) 15 1000 -1100 200 L 40 40 1 1 B 
X PB4(MISO) 16 1000 -1200 200 L 40 40 1 1 B 
X PB5(SCK) 17 1000 -1300 200 L 40 40 1 1 B 
X PB6(XTAL1/TOSC1) 7 -900 300 200 R 40 40 1 1 B 
X PB7(XTAL2/TOSC2) 8 -900 100 200 R 40 40 1 1 B 
X PC0(ADC0) 23 1000 1000 200 L 40 40 1 1 B 
X PC1(ADC1) 24 1000 900 200 L 40 40 1 1 B 
X PC2(ADC2) 25 1000 800 200 L 40 40 1 1 B 
X PC3(ADC3) 26 1000 700 200 L 40 40 1 1 B 
X PC4(ADC4/SDA) 27 1000 600 200 L 40 40 1 1 B 
X PC5(ADC5/SCL) 28 1000 500 200 L 40 40 1 1 B 
X PC6(/RESET) 29 -900 1000 200 R 40 40 1 1 B I
X PD0(RXD) 30 1000 100 200 L 40 40 1 1 B 
X PD1(TXD) 31 1000 0 200 L 40 40 1 1 B 
X PD2(INT0) 32 1000 -100 200 L 40 40 1 1 B 
X PD3(INT1) 1 1000 -200 200 L 40 40 1 1 B 
X PD4(XCK/T0) 2 1000 -300 200 L 40 40 1 1 B 
X PD5(T1) 9 1000 -400 200 L 40 40 1 1 B 
X PD6(AIN0) 10 1000 -500 200 L 40 40 1 1 B 
X PD7(AIN1) 11 1000 -600 200 L 40 40 1 1 B 
X VCC@1 4 -900 -400 200 R 40 40 1 1 W 
X VCC@2 6 -900 -500 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8-MI
# Package Name: MLF32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8-MI IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 23-I/O
F0 "IC" -700 -1500 50 H V L B
F1 "MEGA8-MI" -700 1150 50 H V L B
F2 "atmel-MLF32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1100 800 1100
P 2 1 0 0 800 1100 800 -1400
P 2 1 0 0 800 -1400 -700 -1400
P 2 1 0 0 -700 -1400 -700 1100
X ADC6 19 1000 400 200 L 40 40 1 1 B 
X ADC7 22 1000 300 200 L 40 40 1 1 B 
X AREF 20 -900 700 200 R 40 40 1 1 P 
X AVCC 18 -900 600 200 R 40 40 1 1 W 
X GND 21 -900 800 200 R 40 40 1 1 W 
X GND@1 3 -900 -200 200 R 40 40 1 1 W 
X GND@2 5 -900 -300 200 R 40 40 1 1 W 
X PB0(ICP) 12 1000 -800 200 L 40 40 1 1 B 
X PB1(OC1A) 13 1000 -900 200 L 40 40 1 1 B 
X PB2(SS/OC1B) 14 1000 -1000 200 L 40 40 1 1 B 
X PB3(MOSI/OC2) 15 1000 -1100 200 L 40 40 1 1 B 
X PB4(MISO) 16 1000 -1200 200 L 40 40 1 1 B 
X PB5(SCK) 17 1000 -1300 200 L 40 40 1 1 B 
X PB6(XTAL1/TOSC1) 7 -900 300 200 R 40 40 1 1 B 
X PB7(XTAL2/TOSC2) 8 -900 100 200 R 40 40 1 1 B 
X PC0(ADC0) 23 1000 1000 200 L 40 40 1 1 B 
X PC1(ADC1) 24 1000 900 200 L 40 40 1 1 B 
X PC2(ADC2) 25 1000 800 200 L 40 40 1 1 B 
X PC3(ADC3) 26 1000 700 200 L 40 40 1 1 B 
X PC4(ADC4/SDA) 27 1000 600 200 L 40 40 1 1 B 
X PC5(ADC5/SCL) 28 1000 500 200 L 40 40 1 1 B 
X PC6(/RESET) 29 -900 1000 200 R 40 40 1 1 B I
X PD0(RXD) 30 1000 100 200 L 40 40 1 1 B 
X PD1(TXD) 31 1000 0 200 L 40 40 1 1 B 
X PD2(INT0) 32 1000 -100 200 L 40 40 1 1 B 
X PD3(INT1) 1 1000 -200 200 L 40 40 1 1 B 
X PD4(XCK/T0) 2 1000 -300 200 L 40 40 1 1 B 
X PD5(T1) 9 1000 -400 200 L 40 40 1 1 B 
X PD6(AIN0) 10 1000 -500 200 L 40 40 1 1 B 
X PD7(AIN1) 11 1000 -600 200 L 40 40 1 1 B 
X VCC@1 4 -900 -400 200 R 40 40 1 1 W 
X VCC@2 6 -900 -500 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8-MI
# Package Name: MLF32-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8-MI IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 23-I/O_MI
F0 "IC" -700 -1500 50 H V L B
F1 "MEGA8-MI" -700 1150 50 H V L B
F2 "atmel-MLF32-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1100 800 1100
P 2 1 0 0 800 1100 800 -1400
P 2 1 0 0 800 -1400 -700 -1400
P 2 1 0 0 -700 -1400 -700 1100
X ADC6 19 1000 400 200 L 40 40 1 1 B 
X ADC7 22 1000 300 200 L 40 40 1 1 B 
X AREF 20 -900 700 200 R 40 40 1 1 P 
X AVCC 18 -900 600 200 R 40 40 1 1 W 
X GND 21 -900 800 200 R 40 40 1 1 W 
X GND@1 3 -900 -200 200 R 40 40 1 1 W 
X GND@2 5 -900 -300 200 R 40 40 1 1 W 
X PB0(ICP) 12 1000 -800 200 L 40 40 1 1 B 
X PB1(OC1A) 13 1000 -900 200 L 40 40 1 1 B 
X PB2(SS/OC1B) 14 1000 -1000 200 L 40 40 1 1 B 
X PB3(MOSI/OC2) 15 1000 -1100 200 L 40 40 1 1 B 
X PB4(MISO) 16 1000 -1200 200 L 40 40 1 1 B 
X PB5(SCK) 17 1000 -1300 200 L 40 40 1 1 B 
X PB6(XTAL1/TOSC1) 7 -900 300 200 R 40 40 1 1 B 
X PB7(XTAL2/TOSC2) 8 -900 100 200 R 40 40 1 1 B 
X PC0(ADC0) 23 1000 1000 200 L 40 40 1 1 B 
X PC1(ADC1) 24 1000 900 200 L 40 40 1 1 B 
X PC2(ADC2) 25 1000 800 200 L 40 40 1 1 B 
X PC3(ADC3) 26 1000 700 200 L 40 40 1 1 B 
X PC4(ADC4/SDA) 27 1000 600 200 L 40 40 1 1 B 
X PC5(ADC5/SCL) 28 1000 500 200 L 40 40 1 1 B 
X PC6(/RESET) 29 -900 1000 200 R 40 40 1 1 B I
X PD0(RXD) 30 1000 100 200 L 40 40 1 1 B 
X PD1(TXD) 31 1000 0 200 L 40 40 1 1 B 
X PD2(INT0) 32 1000 -100 200 L 40 40 1 1 B 
X PD3(INT1) 1 1000 -200 200 L 40 40 1 1 B 
X PD4(XCK/T0) 2 1000 -300 200 L 40 40 1 1 B 
X PD5(T1) 9 1000 -400 200 L 40 40 1 1 B 
X PD6(AIN0) 10 1000 -500 200 L 40 40 1 1 B 
X PD7(AIN1) 11 1000 -600 200 L 40 40 1 1 B 
X THERMAL TH -900 -800 200 R 40 40 1 1 P 
X VCC@1 4 -900 -400 200 R 40 40 1 1 W 
X VCC@2 6 -900 -500 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8-P
# Package Name: DIL28-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 23-I/O-2
F0 "IC" -700 -1400 50 H V L B
F1 "MEGA8-P" -700 1250 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1200 800 1200
P 2 1 0 0 800 1200 800 -1300
P 2 1 0 0 800 -1300 -700 -1300
P 2 1 0 0 -700 -1300 -700 1200
X AREF 21 -900 800 200 R 40 40 1 1 P 
X AVCC 20 -900 700 200 R 40 40 1 1 W 
X GND 22 -900 900 200 R 40 40 1 1 W 
X GND@1 8 -900 -100 200 R 40 40 1 1 W 
X PB0(ICP) 14 1000 -700 200 L 40 40 1 1 B 
X PB1(OC1A) 15 1000 -800 200 L 40 40 1 1 B 
X PB2(SS/OC1B) 16 1000 -900 200 L 40 40 1 1 B 
X PB3(MOSI/OC2) 17 1000 -1000 200 L 40 40 1 1 B 
X PB4(MISO) 18 1000 -1100 200 L 40 40 1 1 B 
X PB5(SCK) 19 1000 -1200 200 L 40 40 1 1 B 
X PB6(XTAL1/TOSC1) 9 -900 400 200 R 40 40 1 1 B 
X PB7(XTAL2/TOSC2) 10 -900 200 200 R 40 40 1 1 B 
X PC0(ADC0) 23 1000 1100 200 L 40 40 1 1 B 
X PC1(ADC1) 24 1000 1000 200 L 40 40 1 1 B 
X PC2(ADC2) 25 1000 900 200 L 40 40 1 1 B 
X PC3(ADC3) 26 1000 800 200 L 40 40 1 1 B 
X PC4(ADC4/SDA) 27 1000 700 200 L 40 40 1 1 B 
X PC5(ADC5/SCL) 28 1000 600 200 L 40 40 1 1 B 
X PC6(/RESET) 1 -900 1100 200 R 40 40 1 1 B I
X PD0(RXD) 2 1000 200 200 L 40 40 1 1 B 
X PD1(TXD) 3 1000 100 200 L 40 40 1 1 B 
X PD2(INT0) 4 1000 0 200 L 40 40 1 1 B 
X PD3(INT1) 5 1000 -100 200 L 40 40 1 1 B 
X PD4(XCK/T0) 6 1000 -200 200 L 40 40 1 1 B 
X PD5(T1) 11 1000 -300 200 L 40 40 1 1 B 
X PD6(AIN0) 12 1000 -400 200 L 40 40 1 1 B 
X PD7(AIN1) 13 1000 -500 200 L 40 40 1 1 B 
X VCC@1 7 -900 -300 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA16-A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA16-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M16-A
F0 "IC" -600 1830 50 H V L B
F1 "MEGA16-A" -600 -1900 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA16-M
# Package Name: MLF44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA16-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M16-A
F0 "IC" -600 1830 50 H V L B
F1 "MEGA16-M" -600 -1900 50 H V L B
F2 "atmel-MLF44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA16-M
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA16-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M16-A_M
F0 "IC" -600 1830 50 H V L B
F1 "MEGA16-M" -600 -1900 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X THERMAL TH -800 -200 200 R 40 40 1 1 I 
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA16-P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA16-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M16-P
F0 "IC" -600 1730 50 H V L B
F1 "MEGA16-P" -600 -2000 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 40 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1600 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 3 800 200 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 4 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 700 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -900 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 1 800 0 200 L 40 40 1 1 B 
X (T1)PB1 2 800 100 200 L 40 40 1 1 B 
X (TCK)PC2 24 800 -700 200 L 40 40 1 1 B 
X (TDI)PC5 27 800 -400 200 L 40 40 1 1 B 
X (TDO)PC4 26 800 -500 200 L 40 40 1 1 B 
X (TMS)PC3 25 800 -600 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1700 200 L 40 40 1 1 B 
X AREF 32 -800 900 200 R 40 40 1 1 P 
X AVCC 30 -800 800 200 R 40 40 1 1 W 
X GND 11 -800 400 200 R 40 40 1 1 W 
X GND@1 31 -800 700 200 R 40 40 1 1 W 
X RESET 9 -800 1600 200 R 40 40 1 1 I I
X VCC 10 -800 500 200 R 40 40 1 1 W 
X XTAL1 13 -800 1100 200 R 40 40 1 1 B 
X XTAL2 12 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA32-A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA32-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M32-A
F0 "IC" -600 1830 50 H V L B
F1 "MEGA32-A" -600 -1900 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA32-M
# Package Name: MLF44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA32-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M32-A
F0 "IC" -600 1830 50 H V L B
F1 "MEGA32-M" -600 -1900 50 H V L B
F2 "atmel-MLF44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA32-M
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA32-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M32-A_M
F0 "IC" -600 1830 50 H V L B
F1 "MEGA32-M" -600 -1900 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X GND@1 28 -800 800 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X THERMAL TH -800 -200 200 R 40 40 1 1 I 
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA32-P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA32-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M32-P
F0 "IC" -600 1830 50 H V L B
F1 "MEGA32-P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -800 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 24 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 27 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 26 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 25 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X GND@1 31 -800 800 200 R 40 40 1 1 W 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA64-A
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA64-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA64
F0 "IC" -800 2150 50 H V L B
F1 "MEGA64-A" -800 -2500 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 2100 900 2100
P 2 1 0 0 900 2100 900 -2400
P 2 1 0 0 900 -2400 -800 -2400
P 2 1 0 0 -800 -2400 -800 2100
X (A8)PC0 35 1100 -500 200 L 40 40 1 1 O 
X (A9)PC1 36 1100 -400 200 L 40 40 1 1 O 
X (A10)PC2 37 1100 -300 200 L 40 40 1 1 O 
X (A11)PC3 38 1100 -200 200 L 40 40 1 1 O 
X (A12)PC4 39 1100 -100 200 L 40 40 1 1 O 
X (A13)PC5 40 1100 0 200 L 40 40 1 1 O 
X (A14)PC6 41 1100 100 200 L 40 40 1 1 O 
X (A15)PC7 42 1100 200 200 L 40 40 1 1 O 
X (AD0)PA0 51 1100 1300 200 L 40 40 1 1 B 
X (AD1)PA1 50 1100 1400 200 L 40 40 1 1 B 
X (AD2)PA2 49 1100 1500 200 L 40 40 1 1 B 
X (AD3)PA3 48 1100 1600 200 L 40 40 1 1 B 
X (AD4)PA4 47 1100 1700 200 L 40 40 1 1 B 
X (AD5)PA5 46 1100 1800 200 L 40 40 1 1 B 
X (AD6)PA6 45 1100 1900 200 L 40 40 1 1 B 
X (AD7)PA7 44 1100 2000 200 L 40 40 1 1 B 
X (IC1)PD4 29 1100 -1000 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1100 -1600 200 L 40 40 1 1 B 
X (MISO)PB3 13 1100 700 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1100 600 200 L 40 40 1 1 B 
X (OC0)PB4 14 1100 800 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1100 900 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1100 1000 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1100 1100 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1100 -2000 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1100 -1900 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1100 -1800 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1100 -2300 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1100 -1200 200 L 40 40 1 1 B 
X (SCK)PB1 11 1100 500 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1100 -1400 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1100 -1300 200 L 40 40 1 1 B 
X (SS)PB0 10 1100 400 200 L 40 40 1 1 B 
X (T1)PD6 31 1100 -800 200 L 40 40 1 1 B 
X (T2)PD7 32 1100 -700 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1100 -1700 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1100 -2200 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1100 -1100 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1100 -2100 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1100 -900 200 L 40 40 1 1 B 
X AREF 62 -1000 1400 200 R 40 40 1 1 P 
X AVCC 64 -1000 1300 200 R 40 40 1 1 W 
X GND 22 -1000 800 200 R 40 40 1 1 W 
X GND@1 63 -1000 1200 200 R 40 40 1 1 W 
X GND@2 53 -1000 700 200 R 40 40 1 1 W 
X PEN 1 -1000 -200 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1000 -2300 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1000 -2200 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1000 -2100 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1000 -2000 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1000 -1900 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1000 -1800 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1000 -1700 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1000 -1600 200 R 40 40 1 1 I 
X PG0(WR) 33 -1000 -100 200 R 40 40 1 1 B I
X PG1(RD) 34 -1000 0 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1000 100 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1000 500 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1000 300 200 R 40 40 1 1 B 
X RESET 20 -1000 2000 200 R 40 40 1 1 I I
X VCC 21 -1000 900 200 R 40 40 1 1 W 
X VCC@1 52 -1000 1000 200 R 40 40 1 1 W 
X XTAL1 24 -1000 1600 200 R 40 40 1 1 B 
X XTAL2 23 -1000 1800 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA64-M
# Package Name: MLF64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA64-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA64
F0 "IC" -800 2150 50 H V L B
F1 "MEGA64-M" -800 -2500 50 H V L B
F2 "atmel-MLF64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 2100 900 2100
P 2 1 0 0 900 2100 900 -2400
P 2 1 0 0 900 -2400 -800 -2400
P 2 1 0 0 -800 -2400 -800 2100
X (A8)PC0 35 1100 -500 200 L 40 40 1 1 O 
X (A9)PC1 36 1100 -400 200 L 40 40 1 1 O 
X (A10)PC2 37 1100 -300 200 L 40 40 1 1 O 
X (A11)PC3 38 1100 -200 200 L 40 40 1 1 O 
X (A12)PC4 39 1100 -100 200 L 40 40 1 1 O 
X (A13)PC5 40 1100 0 200 L 40 40 1 1 O 
X (A14)PC6 41 1100 100 200 L 40 40 1 1 O 
X (A15)PC7 42 1100 200 200 L 40 40 1 1 O 
X (AD0)PA0 51 1100 1300 200 L 40 40 1 1 B 
X (AD1)PA1 50 1100 1400 200 L 40 40 1 1 B 
X (AD2)PA2 49 1100 1500 200 L 40 40 1 1 B 
X (AD3)PA3 48 1100 1600 200 L 40 40 1 1 B 
X (AD4)PA4 47 1100 1700 200 L 40 40 1 1 B 
X (AD5)PA5 46 1100 1800 200 L 40 40 1 1 B 
X (AD6)PA6 45 1100 1900 200 L 40 40 1 1 B 
X (AD7)PA7 44 1100 2000 200 L 40 40 1 1 B 
X (IC1)PD4 29 1100 -1000 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1100 -1600 200 L 40 40 1 1 B 
X (MISO)PB3 13 1100 700 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1100 600 200 L 40 40 1 1 B 
X (OC0)PB4 14 1100 800 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1100 900 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1100 1000 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1100 1100 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1100 -2000 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1100 -1900 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1100 -1800 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1100 -2300 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1100 -1200 200 L 40 40 1 1 B 
X (SCK)PB1 11 1100 500 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1100 -1400 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1100 -1300 200 L 40 40 1 1 B 
X (SS)PB0 10 1100 400 200 L 40 40 1 1 B 
X (T1)PD6 31 1100 -800 200 L 40 40 1 1 B 
X (T2)PD7 32 1100 -700 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1100 -1700 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1100 -2200 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1100 -1100 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1100 -2100 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1100 -900 200 L 40 40 1 1 B 
X AREF 62 -1000 1400 200 R 40 40 1 1 P 
X AVCC 64 -1000 1300 200 R 40 40 1 1 W 
X GND 22 -1000 800 200 R 40 40 1 1 W 
X GND@1 63 -1000 1200 200 R 40 40 1 1 W 
X GND@2 53 -1000 700 200 R 40 40 1 1 W 
X PEN 1 -1000 -200 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1000 -2300 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1000 -2200 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1000 -2100 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1000 -2000 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1000 -1900 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1000 -1800 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1000 -1700 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1000 -1600 200 R 40 40 1 1 I 
X PG0(WR) 33 -1000 -100 200 R 40 40 1 1 B I
X PG1(RD) 34 -1000 0 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1000 100 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1000 500 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1000 300 200 R 40 40 1 1 B 
X RESET 20 -1000 2000 200 R 40 40 1 1 I I
X VCC 21 -1000 900 200 R 40 40 1 1 W 
X VCC@1 52 -1000 1000 200 R 40 40 1 1 W 
X XTAL1 24 -1000 1600 200 R 40 40 1 1 B 
X XTAL2 23 -1000 1800 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA64-M
# Package Name: MLF64-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA64-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA64-M
F0 "IC" -800 2150 50 H V L B
F1 "MEGA64-M" -800 -2500 50 H V L B
F2 "atmel-MLF64-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -800 2100 900 2100
P 2 1 0 0 900 2100 900 -2400
P 2 1 0 0 900 -2400 -800 -2400
P 2 1 0 0 -800 -2400 -800 2100
X (A8)PC0 35 1100 -500 200 L 40 40 1 1 O 
X (A9)PC1 36 1100 -400 200 L 40 40 1 1 O 
X (A10)PC2 37 1100 -300 200 L 40 40 1 1 O 
X (A11)PC3 38 1100 -200 200 L 40 40 1 1 O 
X (A12)PC4 39 1100 -100 200 L 40 40 1 1 O 
X (A13)PC5 40 1100 0 200 L 40 40 1 1 O 
X (A14)PC6 41 1100 100 200 L 40 40 1 1 O 
X (A15)PC7 42 1100 200 200 L 40 40 1 1 O 
X (AD0)PA0 51 1100 1300 200 L 40 40 1 1 B 
X (AD1)PA1 50 1100 1400 200 L 40 40 1 1 B 
X (AD2)PA2 49 1100 1500 200 L 40 40 1 1 B 
X (AD3)PA3 48 1100 1600 200 L 40 40 1 1 B 
X (AD4)PA4 47 1100 1700 200 L 40 40 1 1 B 
X (AD5)PA5 46 1100 1800 200 L 40 40 1 1 B 
X (AD6)PA6 45 1100 1900 200 L 40 40 1 1 B 
X (AD7)PA7 44 1100 2000 200 L 40 40 1 1 B 
X (IC1)PD4 29 1100 -1000 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1100 -1600 200 L 40 40 1 1 B 
X (MISO)PB3 13 1100 700 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1100 600 200 L 40 40 1 1 B 
X (OC0)PB4 14 1100 800 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1100 900 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1100 1000 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1100 1100 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1100 -2000 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1100 -1900 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1100 -1800 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1100 -2300 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1100 -1200 200 L 40 40 1 1 B 
X (SCK)PB1 11 1100 500 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1100 -1400 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1100 -1300 200 L 40 40 1 1 B 
X (SS)PB0 10 1100 400 200 L 40 40 1 1 B 
X (T1)PD6 31 1100 -800 200 L 40 40 1 1 B 
X (T2)PD7 32 1100 -700 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1100 -1700 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1100 -2200 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1100 -1100 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1100 -2100 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1100 -900 200 L 40 40 1 1 B 
X AREF 62 -1000 1400 200 R 40 40 1 1 P 
X AVCC 64 -1000 1300 200 R 40 40 1 1 W 
X GND 22 -1000 800 200 R 40 40 1 1 W 
X GND@1 63 -1000 1200 200 R 40 40 1 1 W 
X GND@2 53 -1000 700 200 R 40 40 1 1 W 
X PEN 1 -1000 -400 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1000 -2300 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1000 -2200 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1000 -2100 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1000 -2000 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1000 -1900 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1000 -1800 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1000 -1700 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1000 -1600 200 R 40 40 1 1 I 
X PG0(WR) 33 -1000 -300 200 R 40 40 1 1 B I
X PG1(RD) 34 -1000 -200 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1000 -100 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1000 300 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1000 100 200 R 40 40 1 1 B 
X RESET 20 -1000 2000 200 R 40 40 1 1 I I
X THERMAL TH -1000 500 200 R 40 40 1 1 I 
X VCC 21 -1000 900 200 R 40 40 1 1 W 
X VCC@1 52 -1000 1000 200 R 40 40 1 1 W 
X XTAL1 24 -1000 1600 200 R 40 40 1 1 B 
X XTAL2 23 -1000 1800 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA103
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA103 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 48-I/O-1
F0 "IC" -600 2150 50 H V L B
F1 "MEGA103" -600 -2500 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2100 600 2100
P 2 1 0 0 600 2100 600 -2400
P 2 1 0 0 600 -2400 -600 -2400
P 2 1 0 0 -600 -2400 -600 2100
X (A8)PC0 35 800 -500 200 L 40 40 1 1 O 
X (A9)PC1 36 800 -400 200 L 40 40 1 1 O 
X (A10)PC2 37 800 -300 200 L 40 40 1 1 O 
X (A11)PC3 38 800 -200 200 L 40 40 1 1 O 
X (A12)PC4 39 800 -100 200 L 40 40 1 1 O 
X (A13)PC5 40 800 0 200 L 40 40 1 1 O 
X (A14)PC6 41 800 100 200 L 40 40 1 1 O 
X (A15)PC7 42 800 200 200 L 40 40 1 1 O 
X (AC+)PE2 4 800 -2100 200 L 40 40 1 1 B 
X (AC-)PE3 5 800 -2000 200 L 40 40 1 1 B 
X (AD0)PA0 51 800 1300 200 L 40 40 1 1 B 
X (AD1)PA1 50 800 1400 200 L 40 40 1 1 B 
X (AD2)PA2 49 800 1500 200 L 40 40 1 1 B 
X (AD3)PA3 48 800 1600 200 L 40 40 1 1 B 
X (AD4)PA4 47 800 1700 200 L 40 40 1 1 B 
X (AD5)PA5 46 800 1800 200 L 40 40 1 1 B 
X (AD6)PA6 45 800 1900 200 L 40 40 1 1 B 
X (AD7)PA7 44 800 2000 200 L 40 40 1 1 B 
X (IC1)PD4 29 800 -1000 200 L 40 40 1 1 B 
X (INT0)PD0 25 800 -1400 200 L 40 40 1 1 B 
X (INT1)PD1 26 800 -1300 200 L 40 40 1 1 B 
X (INT2)PD2 27 800 -1200 200 L 40 40 1 1 B 
X (INT3)PD3 28 800 -1100 200 L 40 40 1 1 B 
X (INT4)PE4 6 800 -1900 200 L 40 40 1 1 B 
X (INT5)PE5 7 800 -1800 200 L 40 40 1 1 B 
X (INT6)PE6 8 800 -1700 200 L 40 40 1 1 B 
X (INT7)PE7 9 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB3 13 800 700 200 L 40 40 1 1 B 
X (MOSI)PB2 12 800 600 200 L 40 40 1 1 B 
X (OC0)PB4 14 800 800 200 L 40 40 1 1 B 
X (OC1A)PB5 15 800 900 200 L 40 40 1 1 B 
X (OC1B)PB6 16 800 1000 200 L 40 40 1 1 B 
X (OC2)PB7 17 800 1100 200 L 40 40 1 1 B 
X (RXD)PE0 2 800 -2300 200 L 40 40 1 1 B 
X (SCK)PB1 11 800 500 200 L 40 40 1 1 B 
X (SS)PB0 10 800 400 200 L 40 40 1 1 B 
X (T1)PD6 31 800 -800 200 L 40 40 1 1 B 
X (T2)PD7 32 800 -700 200 L 40 40 1 1 B 
X (TXD)PE1 3 800 -2200 200 L 40 40 1 1 B 
X AGND 63 -800 1200 200 R 40 40 1 1 W 
X ALE 43 -800 100 200 R 40 40 1 1 B 
X AREF 62 -800 1400 200 R 40 40 1 1 P 
X AVCC 64 -800 1300 200 R 40 40 1 1 W 
X GND 22 -800 800 200 R 40 40 1 1 W 
X GND@2 53 -800 700 200 R 40 40 1 1 W 
X PD5 30 800 -900 200 L 40 40 1 1 B 
X PEN 1 -800 -200 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -800 -2300 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -800 -2200 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -800 -2100 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -800 -2000 200 R 40 40 1 1 I 
X PF4(ADC4) 57 -800 -1900 200 R 40 40 1 1 I 
X PF5(ADC5) 56 -800 -1800 200 R 40 40 1 1 I 
X PF6(ADC6) 55 -800 -1700 200 R 40 40 1 1 I 
X PF7(ADC7) 54 -800 -1600 200 R 40 40 1 1 I 
X RD 34 -800 0 200 R 40 40 1 1 B I
X RESET 20 -800 2000 200 R 40 40 1 1 I I
X TOSC1 19 -800 300 200 R 40 40 1 1 B 
X TOSC2 18 -800 500 200 R 40 40 1 1 B 
X VCC 21 -800 900 200 R 40 40 1 1 W 
X VCC@1 52 -800 1000 200 R 40 40 1 1 W 
X WR 33 -800 -100 200 R 40 40 1 1 B I
X XTAL1 24 -800 1600 200 R 40 40 1 1 B 
X XTAL2 23 -800 1800 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA103L
# Package Name: TQFP64
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA103L IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 48-I/O-1
F0 "IC" -600 2150 50 H V L B
F1 "MEGA103L" -600 -2500 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 2100 600 2100
P 2 1 0 0 600 2100 600 -2400
P 2 1 0 0 600 -2400 -600 -2400
P 2 1 0 0 -600 -2400 -600 2100
X (A8)PC0 35 800 -500 200 L 40 40 1 1 O 
X (A9)PC1 36 800 -400 200 L 40 40 1 1 O 
X (A10)PC2 37 800 -300 200 L 40 40 1 1 O 
X (A11)PC3 38 800 -200 200 L 40 40 1 1 O 
X (A12)PC4 39 800 -100 200 L 40 40 1 1 O 
X (A13)PC5 40 800 0 200 L 40 40 1 1 O 
X (A14)PC6 41 800 100 200 L 40 40 1 1 O 
X (A15)PC7 42 800 200 200 L 40 40 1 1 O 
X (AC+)PE2 4 800 -2100 200 L 40 40 1 1 B 
X (AC-)PE3 5 800 -2000 200 L 40 40 1 1 B 
X (AD0)PA0 51 800 1300 200 L 40 40 1 1 B 
X (AD1)PA1 50 800 1400 200 L 40 40 1 1 B 
X (AD2)PA2 49 800 1500 200 L 40 40 1 1 B 
X (AD3)PA3 48 800 1600 200 L 40 40 1 1 B 
X (AD4)PA4 47 800 1700 200 L 40 40 1 1 B 
X (AD5)PA5 46 800 1800 200 L 40 40 1 1 B 
X (AD6)PA6 45 800 1900 200 L 40 40 1 1 B 
X (AD7)PA7 44 800 2000 200 L 40 40 1 1 B 
X (IC1)PD4 29 800 -1000 200 L 40 40 1 1 B 
X (INT0)PD0 25 800 -1400 200 L 40 40 1 1 B 
X (INT1)PD1 26 800 -1300 200 L 40 40 1 1 B 
X (INT2)PD2 27 800 -1200 200 L 40 40 1 1 B 
X (INT3)PD3 28 800 -1100 200 L 40 40 1 1 B 
X (INT4)PE4 6 800 -1900 200 L 40 40 1 1 B 
X (INT5)PE5 7 800 -1800 200 L 40 40 1 1 B 
X (INT6)PE6 8 800 -1700 200 L 40 40 1 1 B 
X (INT7)PE7 9 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB3 13 800 700 200 L 40 40 1 1 B 
X (MOSI)PB2 12 800 600 200 L 40 40 1 1 B 
X (OC0)PB4 14 800 800 200 L 40 40 1 1 B 
X (OC1A)PB5 15 800 900 200 L 40 40 1 1 B 
X (OC1B)PB6 16 800 1000 200 L 40 40 1 1 B 
X (OC2)PB7 17 800 1100 200 L 40 40 1 1 B 
X (RXD)PE0 2 800 -2300 200 L 40 40 1 1 B 
X (SCK)PB1 11 800 500 200 L 40 40 1 1 B 
X (SS)PB0 10 800 400 200 L 40 40 1 1 B 
X (T1)PD6 31 800 -800 200 L 40 40 1 1 B 
X (T2)PD7 32 800 -700 200 L 40 40 1 1 B 
X (TXD)PE1 3 800 -2200 200 L 40 40 1 1 B 
X AGND 63 -800 1200 200 R 40 40 1 1 W 
X ALE 43 -800 100 200 R 40 40 1 1 B 
X AREF 62 -800 1400 200 R 40 40 1 1 P 
X AVCC 64 -800 1300 200 R 40 40 1 1 W 
X GND 22 -800 800 200 R 40 40 1 1 W 
X GND@2 53 -800 700 200 R 40 40 1 1 W 
X PD5 30 800 -900 200 L 40 40 1 1 B 
X PEN 1 -800 -200 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -800 -2300 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -800 -2200 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -800 -2100 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -800 -2000 200 R 40 40 1 1 I 
X PF4(ADC4) 57 -800 -1900 200 R 40 40 1 1 I 
X PF5(ADC5) 56 -800 -1800 200 R 40 40 1 1 I 
X PF6(ADC6) 55 -800 -1700 200 R 40 40 1 1 I 
X PF7(ADC7) 54 -800 -1600 200 R 40 40 1 1 I 
X RD 34 -800 0 200 R 40 40 1 1 B I
X RESET 20 -800 2000 200 R 40 40 1 1 I I
X TOSC1 19 -800 300 200 R 40 40 1 1 B 
X TOSC2 18 -800 500 200 R 40 40 1 1 B 
X VCC 21 -800 900 200 R 40 40 1 1 W 
X VCC@1 52 -800 1000 200 R 40 40 1 1 W 
X WR 33 -800 -100 200 R 40 40 1 1 B I
X XTAL1 24 -800 1600 200 R 40 40 1 1 B 
X XTAL2 23 -800 1800 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA128-A
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA128-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128
F0 "IC" -900 2250 50 H V L B
F1 "MEGA128-A" -900 -2400 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 2200 800 2200
P 2 1 0 0 800 2200 800 -2300
P 2 1 0 0 800 -2300 -900 -2300
P 2 1 0 0 -900 -2300 -900 2200
X (A8)PC0 35 1000 -400 200 L 40 40 1 1 O 
X (A9)PC1 36 1000 -300 200 L 40 40 1 1 O 
X (A10)PC2 37 1000 -200 200 L 40 40 1 1 O 
X (A11)PC3 38 1000 -100 200 L 40 40 1 1 O 
X (A12)PC4 39 1000 0 200 L 40 40 1 1 O 
X (A13)PC5 40 1000 100 200 L 40 40 1 1 O 
X (A14)PC6 41 1000 200 200 L 40 40 1 1 O 
X (A15)PC7 42 1000 300 200 L 40 40 1 1 O 
X (AD0)PA0 51 1000 1400 200 L 40 40 1 1 B 
X (AD1)PA1 50 1000 1500 200 L 40 40 1 1 B 
X (AD2)PA2 49 1000 1600 200 L 40 40 1 1 B 
X (AD3)PA3 48 1000 1700 200 L 40 40 1 1 B 
X (AD4)PA4 47 1000 1800 200 L 40 40 1 1 B 
X (AD5)PA5 46 1000 1900 200 L 40 40 1 1 B 
X (AD6)PA6 45 1000 2000 200 L 40 40 1 1 B 
X (AD7)PA7 44 1000 2100 200 L 40 40 1 1 B 
X (IC1)PD4 29 1000 -900 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1000 -1500 200 L 40 40 1 1 B 
X (MISO)PB3 13 1000 800 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1000 700 200 L 40 40 1 1 B 
X (OC0)PB4 14 1000 900 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1000 1000 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1000 1100 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1000 1200 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1000 -1900 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1000 -1800 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1000 -1700 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1000 -2200 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1000 -1100 200 L 40 40 1 1 B 
X (SCK)PB1 11 1000 600 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1000 -1300 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1000 -1200 200 L 40 40 1 1 B 
X (SS)PB0 10 1000 500 200 L 40 40 1 1 B 
X (T1)PD6 31 1000 -700 200 L 40 40 1 1 B 
X (T2)PD7 32 1000 -600 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1000 -1600 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1000 -2100 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1000 -1000 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1000 -2000 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1000 -800 200 L 40 40 1 1 B 
X AREF 62 -1100 1500 200 R 40 40 1 1 P 
X AVCC 64 -1100 1400 200 R 40 40 1 1 W 
X GND 22 -1100 900 200 R 40 40 1 1 W 
X GND@1 63 -1100 1300 200 R 40 40 1 1 W 
X GND@2 53 -1100 800 200 R 40 40 1 1 W 
X PEN 1 -1100 -100 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1100 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1100 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1100 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1100 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1100 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1100 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1100 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1100 -1500 200 R 40 40 1 1 I 
X PG0(WR) 33 -1100 0 200 R 40 40 1 1 B I
X PG1(RD) 34 -1100 100 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1100 200 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1100 600 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1100 400 200 R 40 40 1 1 B 
X RESET 20 -1100 2100 200 R 40 40 1 1 I I
X VCC 21 -1100 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1100 1100 200 R 40 40 1 1 W 
X XTAL1 24 -1100 1700 200 R 40 40 1 1 B 
X XTAL2 23 -1100 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA128-M
# Package Name: MLF64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA128-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128
F0 "IC" -900 2250 50 H V L B
F1 "MEGA128-M" -900 -2400 50 H V L B
F2 "atmel-MLF64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 2200 800 2200
P 2 1 0 0 800 2200 800 -2300
P 2 1 0 0 800 -2300 -900 -2300
P 2 1 0 0 -900 -2300 -900 2200
X (A8)PC0 35 1000 -400 200 L 40 40 1 1 O 
X (A9)PC1 36 1000 -300 200 L 40 40 1 1 O 
X (A10)PC2 37 1000 -200 200 L 40 40 1 1 O 
X (A11)PC3 38 1000 -100 200 L 40 40 1 1 O 
X (A12)PC4 39 1000 0 200 L 40 40 1 1 O 
X (A13)PC5 40 1000 100 200 L 40 40 1 1 O 
X (A14)PC6 41 1000 200 200 L 40 40 1 1 O 
X (A15)PC7 42 1000 300 200 L 40 40 1 1 O 
X (AD0)PA0 51 1000 1400 200 L 40 40 1 1 B 
X (AD1)PA1 50 1000 1500 200 L 40 40 1 1 B 
X (AD2)PA2 49 1000 1600 200 L 40 40 1 1 B 
X (AD3)PA3 48 1000 1700 200 L 40 40 1 1 B 
X (AD4)PA4 47 1000 1800 200 L 40 40 1 1 B 
X (AD5)PA5 46 1000 1900 200 L 40 40 1 1 B 
X (AD6)PA6 45 1000 2000 200 L 40 40 1 1 B 
X (AD7)PA7 44 1000 2100 200 L 40 40 1 1 B 
X (IC1)PD4 29 1000 -900 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1000 -1500 200 L 40 40 1 1 B 
X (MISO)PB3 13 1000 800 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1000 700 200 L 40 40 1 1 B 
X (OC0)PB4 14 1000 900 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1000 1000 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1000 1100 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1000 1200 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1000 -1900 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1000 -1800 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1000 -1700 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1000 -2200 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1000 -1100 200 L 40 40 1 1 B 
X (SCK)PB1 11 1000 600 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1000 -1300 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1000 -1200 200 L 40 40 1 1 B 
X (SS)PB0 10 1000 500 200 L 40 40 1 1 B 
X (T1)PD6 31 1000 -700 200 L 40 40 1 1 B 
X (T2)PD7 32 1000 -600 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1000 -1600 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1000 -2100 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1000 -1000 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1000 -2000 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1000 -800 200 L 40 40 1 1 B 
X AREF 62 -1100 1500 200 R 40 40 1 1 P 
X AVCC 64 -1100 1400 200 R 40 40 1 1 W 
X GND 22 -1100 900 200 R 40 40 1 1 W 
X GND@1 63 -1100 1300 200 R 40 40 1 1 W 
X GND@2 53 -1100 800 200 R 40 40 1 1 W 
X PEN 1 -1100 -100 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1100 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1100 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1100 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1100 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1100 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1100 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1100 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1100 -1500 200 R 40 40 1 1 I 
X PG0(WR) 33 -1100 0 200 R 40 40 1 1 B I
X PG1(RD) 34 -1100 100 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1100 200 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1100 600 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1100 400 200 R 40 40 1 1 B 
X RESET 20 -1100 2100 200 R 40 40 1 1 I I
X VCC 21 -1100 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1100 1100 200 R 40 40 1 1 W 
X XTAL1 24 -1100 1700 200 R 40 40 1 1 B 
X XTAL2 23 -1100 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA128-M
# Package Name: MLF64-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA128-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA128-M
F0 "IC" -900 2250 50 H V L B
F1 "MEGA128-M" -900 -2400 50 H V L B
F2 "atmel-MLF64-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 2200 800 2200
P 2 1 0 0 800 2200 800 -2300
P 2 1 0 0 800 -2300 -900 -2300
P 2 1 0 0 -900 -2300 -900 2200
X (A8)PC0 35 1000 -400 200 L 40 40 1 1 O 
X (A9)PC1 36 1000 -300 200 L 40 40 1 1 O 
X (A10)PC2 37 1000 -200 200 L 40 40 1 1 O 
X (A11)PC3 38 1000 -100 200 L 40 40 1 1 O 
X (A12)PC4 39 1000 0 200 L 40 40 1 1 O 
X (A13)PC5 40 1000 100 200 L 40 40 1 1 O 
X (A14)PC6 41 1000 200 200 L 40 40 1 1 O 
X (A15)PC7 42 1000 300 200 L 40 40 1 1 O 
X (AD0)PA0 51 1000 1400 200 L 40 40 1 1 B 
X (AD1)PA1 50 1000 1500 200 L 40 40 1 1 B 
X (AD2)PA2 49 1000 1600 200 L 40 40 1 1 B 
X (AD3)PA3 48 1000 1700 200 L 40 40 1 1 B 
X (AD4)PA4 47 1000 1800 200 L 40 40 1 1 B 
X (AD5)PA5 46 1000 1900 200 L 40 40 1 1 B 
X (AD6)PA6 45 1000 2000 200 L 40 40 1 1 B 
X (AD7)PA7 44 1000 2100 200 L 40 40 1 1 B 
X (IC1)PD4 29 1000 -900 200 L 40 40 1 1 B 
X (IC3/INT7)PE7 9 1000 -1500 200 L 40 40 1 1 B 
X (MISO)PB3 13 1000 800 200 L 40 40 1 1 B 
X (MOSI)PB2 12 1000 700 200 L 40 40 1 1 B 
X (OC0)PB4 14 1000 900 200 L 40 40 1 1 B 
X (OC1A)PB5 15 1000 1000 200 L 40 40 1 1 B 
X (OC1B)PB6 16 1000 1100 200 L 40 40 1 1 B 
X (OC2/OC1C)PB7 17 1000 1200 200 L 40 40 1 1 B 
X (OC3A/AIN1)PE3 5 1000 -1900 200 L 40 40 1 1 B 
X (OC3B/INT4)PE4 6 1000 -1800 200 L 40 40 1 1 B 
X (OC3C/INT5)PE5 7 1000 -1700 200 L 40 40 1 1 B 
X (RXD/PDI)PE0 2 1000 -2200 200 L 40 40 1 1 B 
X (RXD1/INT2)PD2 27 1000 -1100 200 L 40 40 1 1 B 
X (SCK)PB1 11 1000 600 200 L 40 40 1 1 B 
X (SCL/INT0)PD0 25 1000 -1300 200 L 40 40 1 1 B 
X (SDA/INT1)PD1 26 1000 -1200 200 L 40 40 1 1 B 
X (SS)PB0 10 1000 500 200 L 40 40 1 1 B 
X (T1)PD6 31 1000 -700 200 L 40 40 1 1 B 
X (T2)PD7 32 1000 -600 200 L 40 40 1 1 B 
X (T3/INT6)PE6 8 1000 -1600 200 L 40 40 1 1 B 
X (TXD/PDO)PE1 3 1000 -2100 200 L 40 40 1 1 B 
X (TXD1/INT3)PD3 28 1000 -1000 200 L 40 40 1 1 B 
X (XCK0/AIN0)PE2 4 1000 -2000 200 L 40 40 1 1 B 
X (XCK1)PD5 30 1000 -800 200 L 40 40 1 1 B 
X AREF 62 -1100 1500 200 R 40 40 1 1 P 
X AVCC 64 -1100 1400 200 R 40 40 1 1 W 
X GND 22 -1100 900 200 R 40 40 1 1 W 
X GND@1 63 -1100 1300 200 R 40 40 1 1 W 
X GND@2 53 -1100 800 200 R 40 40 1 1 W 
X PEN 1 -1100 -300 200 R 40 40 1 1 I I
X PF0(ADC0) 61 -1100 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1100 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1100 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1100 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1100 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1100 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1100 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1100 -1500 200 R 40 40 1 1 I 
X PG0(WR) 33 -1100 -200 200 R 40 40 1 1 B I
X PG1(RD) 34 -1100 -100 200 R 40 40 1 1 B I
X PG2(ALE) 43 -1100 0 200 R 40 40 1 1 B 
X PG3(TOSC2) 18 -1100 400 200 R 40 40 1 1 B 
X PG4(TOSC1) 19 -1100 200 200 R 40 40 1 1 B 
X RESET 20 -1100 2100 200 R 40 40 1 1 I I
X THERMAL TH -1100 600 200 R 40 40 1 1 I 
X VCC 21 -1100 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1100 1100 200 R 40 40 1 1 W 
X XTAL1 24 -1100 1700 200 R 40 40 1 1 B 
X XTAL2 23 -1100 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-2
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161A" -600 -2400 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 18 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 27 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 29 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 26 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 5 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 42 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 10 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 11 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 7 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 43 800 300 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1200 200 L 40 40 1 1 B 
X GND 16 -800 800 200 R 40 40 1 1 W 
X NC1 6 -600 -1900 0 R 40 40 1 1 U 
X NC2 17 -600 -2000 0 R 40 40 1 1 U 
X NC3 28 -600 -2100 0 R 40 40 1 1 U 
X NC4 39 -600 -2200 0 R 40 40 1 1 U 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 38 -800 900 200 R 40 40 1 1 W 
X XTAL1 15 -800 1100 200 R 40 40 1 1 I 
X XTAL2 14 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-2
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161J" -600 -2400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 24 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 33 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 35 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 32 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 11 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 4 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 16 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 17 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 13 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 5 800 300 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1200 200 L 40 40 1 1 B 
X GND 22 -800 800 200 R 40 40 1 1 W 
X NC1 1 -600 -1900 0 R 40 40 1 1 U 
X NC2 12 -600 -2000 0 R 40 40 1 1 U 
X NC3 23 -600 -2100 0 R 40 40 1 1 U 
X NC4 34 -600 -2200 0 R 40 40 1 1 U 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 44 -800 900 200 R 40 40 1 1 W 
X XTAL1 21 -800 1100 200 R 40 40 1 1 I 
X XTAL2 20 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161J-S
# Package Name: S44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161J-S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-2
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161J-S" -600 -2400 50 H V L B
F2 "atmel-S44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 24 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 33 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 35 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 32 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 11 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 4 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 16 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 17 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 13 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 5 800 300 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1200 200 L 40 40 1 1 B 
X GND 22 -800 800 200 R 40 40 1 1 W 
X NC1 1 -600 -1900 0 R 40 40 1 1 U 
X NC2 12 -600 -2000 0 R 40 40 1 1 U 
X NC3 23 -600 -2100 0 R 40 40 1 1 U 
X NC4 34 -600 -2200 0 R 40 40 1 1 U 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 44 -800 900 200 R 40 40 1 1 W 
X XTAL1 21 -800 1100 200 R 40 40 1 1 I 
X XTAL2 20 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161J-SM
# Package Name: PLCC-SM44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161J-SM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-2
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161J-SM" -600 -2400 50 H V L B
F2 "atmel-PLCC-SM44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 24 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 33 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 35 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 32 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 11 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 4 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 16 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 17 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 13 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 5 800 300 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1200 200 L 40 40 1 1 B 
X GND 22 -800 800 200 R 40 40 1 1 W 
X NC1 1 -600 -1900 0 R 40 40 1 1 U 
X NC2 12 -600 -2000 0 R 40 40 1 1 U 
X NC3 23 -600 -2100 0 R 40 40 1 1 U 
X NC4 34 -600 -2200 0 R 40 40 1 1 U 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 44 -800 900 200 R 40 40 1 1 W 
X XTAL1 21 -800 1100 200 R 40 40 1 1 I 
X XTAL2 20 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-1
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161P" -600 -2400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 21 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 22 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 23 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 24 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 25 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 26 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 27 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 28 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 39 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 38 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 37 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 36 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 35 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 34 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 33 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 32 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 30 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 12 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 13 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 31 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 29 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 17 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 10 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 3 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 400 200 L 40 40 1 1 B 
X (T0)PB0 1 800 0 200 L 40 40 1 1 B 
X (T1)PB1 2 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 14 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 15 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 11 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 4 800 300 200 L 40 40 1 1 B 
X (WR)PD6 16 800 -1200 200 L 40 40 1 1 B 
X GND 20 -800 800 200 R 40 40 1 1 W 
X RESET 9 -800 1600 200 R 40 40 1 1 I I
X VCC 40 -800 900 200 R 40 40 1 1 W 
X XTAL1 19 -800 1100 200 R 40 40 1 1 I 
X XTAL2 18 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161LJ
# Package Name: PLCC44
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161LJ IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-2
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161LJ" -600 -2400 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 24 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 33 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 35 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 32 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 11 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 4 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 16 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 17 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 13 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 5 800 300 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1200 200 L 40 40 1 1 B 
X GND 22 -800 800 200 R 40 40 1 1 W 
X NC1 1 -600 -1900 0 R 40 40 1 1 U 
X NC2 12 -600 -2000 0 R 40 40 1 1 U 
X NC3 23 -600 -2100 0 R 40 40 1 1 U 
X NC4 34 -600 -2200 0 R 40 40 1 1 U 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 44 -800 900 200 R 40 40 1 1 W 
X XTAL1 21 -800 1100 200 R 40 40 1 1 I 
X XTAL2 20 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA161LP
# Package Name: DIL40
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA161LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 35-I/O-1
F0 "IC" -600 1730 50 H V L B
F1 "MEGA161LP" -600 -2400 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -2300
P 2 1 0 0 600 -2300 -600 -2300
P 2 1 0 0 -600 -2300 -600 1700
X (A8)PC0 21 800 -900 200 L 40 40 1 1 B 
X (A9)PC1 22 800 -800 200 L 40 40 1 1 B 
X (A10)PC2 23 800 -700 200 L 40 40 1 1 B 
X (A11)PC3 24 800 -600 200 L 40 40 1 1 B 
X (A12)PC4 25 800 -500 200 L 40 40 1 1 B 
X (A13)PC5 26 800 -400 200 L 40 40 1 1 B 
X (A14)PC6 27 800 -300 200 L 40 40 1 1 B 
X (A15)PC7 28 800 -200 200 L 40 40 1 1 B 
X (AD0)PA0 39 800 900 200 L 40 40 1 1 B 
X (AD1)PA1 38 800 1000 200 L 40 40 1 1 B 
X (AD2)PA2 37 800 1100 200 L 40 40 1 1 B 
X (AD3)PA3 36 800 1200 200 L 40 40 1 1 B 
X (AD4)PA4 35 800 1300 200 L 40 40 1 1 B 
X (AD5)PA5 34 800 1400 200 L 40 40 1 1 B 
X (AD6)PA6 33 800 1500 200 L 40 40 1 1 B 
X (AD7)PA7 32 800 1600 200 L 40 40 1 1 B 
X (ALE)PE1 30 800 -2100 200 L 40 40 1 1 B 
X (INT0)PD2 12 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 13 800 -1500 200 L 40 40 1 1 B 
X (INT2)PE0 31 800 -2200 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 500 200 L 40 40 1 1 B 
X (OC1B)PE2 29 800 -2000 200 L 40 40 1 1 B 
X (RD)PD7 17 800 -1100 200 L 40 40 1 1 B 
X (RXD0)PD0 10 800 -1800 200 L 40 40 1 1 B 
X (RXD1)PB2 3 800 200 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 400 200 L 40 40 1 1 B 
X (T0)PB0 1 800 0 200 L 40 40 1 1 B 
X (T1)PB1 2 800 100 200 L 40 40 1 1 B 
X (TOSC1)PD4 14 800 -1400 200 L 40 40 1 1 B 
X (TOSC2)PD5 15 800 -1300 200 L 40 40 1 1 B 
X (TXD0)PD1 11 800 -1700 200 L 40 40 1 1 B 
X (TXD1)PB3 4 800 300 200 L 40 40 1 1 B 
X (WR)PD6 16 800 -1200 200 L 40 40 1 1 B 
X GND 20 -800 800 200 R 40 40 1 1 W 
X RESET 9 -800 1600 200 R 40 40 1 1 I I
X VCC 40 -800 900 200 R 40 40 1 1 W 
X XTAL1 19 -800 1100 200 R 40 40 1 1 I 
X XTAL2 18 -800 1300 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA163A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA163A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-6
F0 "IC" -600 1730 50 H V L B
F1 "MEGA163A" -600 -2000 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SCL)PC0 19 800 -900 200 L 40 40 1 1 B 
X (SDA)PC1 20 800 -800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AGND 28 -800 700 200 R 40 40 1 1 W 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA163P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA163P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-5
F0 "IC" -600 1830 50 H V L B
F1 "MEGA163P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -800 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA163LP
# Package Name: DIL40
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA163LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-5
F0 "IC" -600 1830 50 H V L B
F1 "MEGA163LP" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -800 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X PC2 24 800 -600 200 L 40 40 1 1 B 
X PC3 25 800 -500 200 L 40 40 1 1 B 
X PC4 26 800 -400 200 L 40 40 1 1 B 
X PC5 27 800 -300 200 L 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA169-A
# Package Name: TQFP64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA169-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA169
F0 "IC" -1100 2250 50 H V L B
F1 "MEGA169-A" -1100 -2400 50 H V L B
F2 "atmel-TQFP64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2200 900 2200
P 2 1 0 0 900 2200 900 -2300
P 2 1 0 0 900 -2300 -1100 -2300
P 2 1 0 0 -1100 -2300 -1100 2200
X (AIN1/PCINT3)PE3 5 1100 -1900 200 L 40 40 1 1 B 
X (CLKO/PCINT7)PE7 9 1100 -1500 200 L 40 40 1 1 B 
X (COM0)PA0 51 1100 1400 200 L 40 40 1 1 B 
X (COM1)PA1 50 1100 1500 200 L 40 40 1 1 B 
X (COM2)PA2 49 1100 1600 200 L 40 40 1 1 B 
X (COM3)PA3 48 1100 1700 200 L 40 40 1 1 B 
X (DI/SDA/PCINT5)PE5 7 1100 -1700 200 L 40 40 1 1 B 
X (DO/PCINT6)PE6 8 1100 -1600 200 L 40 40 1 1 B 
X (MISO/PCINT11)PB3 13 1100 800 200 L 40 40 1 1 B 
X (MOSI/PCINT10)PB2 12 1100 700 200 L 40 40 1 1 B 
X (OC0A/PCINT12)PB4 14 1100 900 200 L 40 40 1 1 B 
X (OC1A/PCINT13)PB5 15 1100 1000 200 L 40 40 1 1 B 
X (OC1B/PCINT14)PB6 16 1100 1100 200 L 40 40 1 1 B 
X (OC2A/PCINT15)PB7 17 1100 1200 200 L 40 40 1 1 B 
X (RXD/PCINT0)PE0 2 1100 -2200 200 L 40 40 1 1 B 
X (SCK/PCINT9)PB1 11 1100 600 200 L 40 40 1 1 B 
X (SEG0)PA4 47 1100 1800 200 L 40 40 1 1 B 
X (SEG1)PA5 46 1100 1900 200 L 40 40 1 1 B 
X (SEG2)PA6 45 1100 2000 200 L 40 40 1 1 B 
X (SEG3)PA7 44 1100 2100 200 L 40 40 1 1 B 
X (SEG5)PC7 42 1100 300 200 L 40 40 1 1 O 
X (SEG6)PC6 41 1100 200 200 L 40 40 1 1 O 
X (SEG7)PC5 40 1100 100 200 L 40 40 1 1 O 
X (SEG8)PC4 39 1100 0 200 L 40 40 1 1 O 
X (SEG9)PC3 38 1100 -100 200 L 40 40 1 1 O 
X (SEG10)PC2 37 1100 -200 200 L 40 40 1 1 O 
X (SEG11)PC1 36 1100 -300 200 L 40 40 1 1 O 
X (SEG12)PC0 35 1100 -400 200 L 40 40 1 1 O 
X (SEG15)PD7 32 1100 -600 200 L 40 40 1 1 B 
X (SEG16)PD6 31 1100 -700 200 L 40 40 1 1 B 
X (SEG17)PD5 30 1100 -800 200 L 40 40 1 1 B 
X (SEG18)PD4 29 1100 -900 200 L 40 40 1 1 B 
X (SEG19)PD3 28 1100 -1000 200 L 40 40 1 1 B 
X (SEG20)PD2 27 1100 -1100 200 L 40 40 1 1 B 
X (SEG21/INT0)PD1 26 1100 -1200 200 L 40 40 1 1 B 
X (SEG22/ICP)PD0 25 1100 -1300 200 L 40 40 1 1 B 
X (SS/PCINT8)PB0 10 1100 500 200 L 40 40 1 1 B 
X (TXD/PCINT1)PE1 3 1100 -2100 200 L 40 40 1 1 B 
X (USCK/SCL/PCINT4)PE4 6 1100 -1800 200 L 40 40 1 1 B 
X (XCK0/AIN0/PCINT2)PE2 4 1100 -2000 200 L 40 40 1 1 B 
X AREF 62 -1300 1500 200 R 40 40 1 1 P 
X AVCC 64 -1300 1400 200 R 40 40 1 1 W 
X GND 22 -1300 900 200 R 40 40 1 1 W 
X GND@1 63 -1300 1300 200 R 40 40 1 1 W 
X GND@2 53 -1300 800 200 R 40 40 1 1 W 
X LCDCAP 1 -1300 -100 200 R 40 40 1 1 I 
X PF0(ADC0) 61 -1300 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1300 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1300 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1300 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1300 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1300 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1300 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1300 -1500 200 R 40 40 1 1 I 
X PG0(SEG14) 33 -1300 0 200 R 40 40 1 1 B 
X PG1(SEG13) 34 -1300 100 200 R 40 40 1 1 B 
X PG2(SEG4) 43 -1300 200 200 R 40 40 1 1 B 
X PG3(T1/SEG24) 18 -1300 300 200 R 40 40 1 1 B 
X PG4(T0/SEG23) 19 -1300 400 200 R 40 40 1 1 B 
X PG5(RESET) 20 -1300 2100 200 R 40 40 1 1 I I
X VCC 21 -1300 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1300 1100 200 R 40 40 1 1 W 
X XTAL1(TOSC1) 24 -1300 1700 200 R 40 40 1 1 B 
X XTAL2(TOSC2) 23 -1300 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA169-M
# Package Name: MLF64
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA169-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA169
F0 "IC" -1100 2250 50 H V L B
F1 "MEGA169-M" -1100 -2400 50 H V L B
F2 "atmel-MLF64" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2200 900 2200
P 2 1 0 0 900 2200 900 -2300
P 2 1 0 0 900 -2300 -1100 -2300
P 2 1 0 0 -1100 -2300 -1100 2200
X (AIN1/PCINT3)PE3 5 1100 -1900 200 L 40 40 1 1 B 
X (CLKO/PCINT7)PE7 9 1100 -1500 200 L 40 40 1 1 B 
X (COM0)PA0 51 1100 1400 200 L 40 40 1 1 B 
X (COM1)PA1 50 1100 1500 200 L 40 40 1 1 B 
X (COM2)PA2 49 1100 1600 200 L 40 40 1 1 B 
X (COM3)PA3 48 1100 1700 200 L 40 40 1 1 B 
X (DI/SDA/PCINT5)PE5 7 1100 -1700 200 L 40 40 1 1 B 
X (DO/PCINT6)PE6 8 1100 -1600 200 L 40 40 1 1 B 
X (MISO/PCINT11)PB3 13 1100 800 200 L 40 40 1 1 B 
X (MOSI/PCINT10)PB2 12 1100 700 200 L 40 40 1 1 B 
X (OC0A/PCINT12)PB4 14 1100 900 200 L 40 40 1 1 B 
X (OC1A/PCINT13)PB5 15 1100 1000 200 L 40 40 1 1 B 
X (OC1B/PCINT14)PB6 16 1100 1100 200 L 40 40 1 1 B 
X (OC2A/PCINT15)PB7 17 1100 1200 200 L 40 40 1 1 B 
X (RXD/PCINT0)PE0 2 1100 -2200 200 L 40 40 1 1 B 
X (SCK/PCINT9)PB1 11 1100 600 200 L 40 40 1 1 B 
X (SEG0)PA4 47 1100 1800 200 L 40 40 1 1 B 
X (SEG1)PA5 46 1100 1900 200 L 40 40 1 1 B 
X (SEG2)PA6 45 1100 2000 200 L 40 40 1 1 B 
X (SEG3)PA7 44 1100 2100 200 L 40 40 1 1 B 
X (SEG5)PC7 42 1100 300 200 L 40 40 1 1 O 
X (SEG6)PC6 41 1100 200 200 L 40 40 1 1 O 
X (SEG7)PC5 40 1100 100 200 L 40 40 1 1 O 
X (SEG8)PC4 39 1100 0 200 L 40 40 1 1 O 
X (SEG9)PC3 38 1100 -100 200 L 40 40 1 1 O 
X (SEG10)PC2 37 1100 -200 200 L 40 40 1 1 O 
X (SEG11)PC1 36 1100 -300 200 L 40 40 1 1 O 
X (SEG12)PC0 35 1100 -400 200 L 40 40 1 1 O 
X (SEG15)PD7 32 1100 -600 200 L 40 40 1 1 B 
X (SEG16)PD6 31 1100 -700 200 L 40 40 1 1 B 
X (SEG17)PD5 30 1100 -800 200 L 40 40 1 1 B 
X (SEG18)PD4 29 1100 -900 200 L 40 40 1 1 B 
X (SEG19)PD3 28 1100 -1000 200 L 40 40 1 1 B 
X (SEG20)PD2 27 1100 -1100 200 L 40 40 1 1 B 
X (SEG21/INT0)PD1 26 1100 -1200 200 L 40 40 1 1 B 
X (SEG22/ICP)PD0 25 1100 -1300 200 L 40 40 1 1 B 
X (SS/PCINT8)PB0 10 1100 500 200 L 40 40 1 1 B 
X (TXD/PCINT1)PE1 3 1100 -2100 200 L 40 40 1 1 B 
X (USCK/SCL/PCINT4)PE4 6 1100 -1800 200 L 40 40 1 1 B 
X (XCK0/AIN0/PCINT2)PE2 4 1100 -2000 200 L 40 40 1 1 B 
X AREF 62 -1300 1500 200 R 40 40 1 1 P 
X AVCC 64 -1300 1400 200 R 40 40 1 1 W 
X GND 22 -1300 900 200 R 40 40 1 1 W 
X GND@1 63 -1300 1300 200 R 40 40 1 1 W 
X GND@2 53 -1300 800 200 R 40 40 1 1 W 
X LCDCAP 1 -1300 -100 200 R 40 40 1 1 I 
X PF0(ADC0) 61 -1300 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1300 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1300 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1300 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1300 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1300 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1300 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1300 -1500 200 R 40 40 1 1 I 
X PG0(SEG14) 33 -1300 0 200 R 40 40 1 1 B 
X PG1(SEG13) 34 -1300 100 200 R 40 40 1 1 B 
X PG2(SEG4) 43 -1300 200 200 R 40 40 1 1 B 
X PG3(T1/SEG24) 18 -1300 300 200 R 40 40 1 1 B 
X PG4(T0/SEG23) 19 -1300 400 200 R 40 40 1 1 B 
X PG5(RESET) 20 -1300 2100 200 R 40 40 1 1 I I
X VCC 21 -1300 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1300 1100 200 R 40 40 1 1 W 
X XTAL1(TOSC1) 24 -1300 1700 200 R 40 40 1 1 B 
X XTAL2(TOSC2) 23 -1300 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA169-M
# Package Name: MLF64-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA169-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA169-M
F0 "IC" -1100 2250 50 H V L B
F1 "MEGA169-M" -1100 -2400 50 H V L B
F2 "atmel-MLF64-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 2200 900 2200
P 2 1 0 0 900 2200 900 -2300
P 2 1 0 0 900 -2300 -1100 -2300
P 2 1 0 0 -1100 -2300 -1100 2200
X (AIN1/PCINT3)PE3 5 1100 -1900 200 L 40 40 1 1 B 
X (CLKO/PCINT7)PE7 9 1100 -1500 200 L 40 40 1 1 B 
X (COM0)PA0 51 1100 1400 200 L 40 40 1 1 B 
X (COM1)PA1 50 1100 1500 200 L 40 40 1 1 B 
X (COM2)PA2 49 1100 1600 200 L 40 40 1 1 B 
X (COM3)PA3 48 1100 1700 200 L 40 40 1 1 B 
X (DI/SDA/PCINT5)PE5 7 1100 -1700 200 L 40 40 1 1 B 
X (DO/PCINT6)PE6 8 1100 -1600 200 L 40 40 1 1 B 
X (MISO/PCINT11)PB3 13 1100 800 200 L 40 40 1 1 B 
X (MOSI/PCINT10)PB2 12 1100 700 200 L 40 40 1 1 B 
X (OC0A/PCINT12)PB4 14 1100 900 200 L 40 40 1 1 B 
X (OC1A/PCINT13)PB5 15 1100 1000 200 L 40 40 1 1 B 
X (OC1B/PCINT14)PB6 16 1100 1100 200 L 40 40 1 1 B 
X (OC2A/PCINT15)PB7 17 1100 1200 200 L 40 40 1 1 B 
X (RXD/PCINT0)PE0 2 1100 -2200 200 L 40 40 1 1 B 
X (SCK/PCINT9)PB1 11 1100 600 200 L 40 40 1 1 B 
X (SEG0)PA4 47 1100 1800 200 L 40 40 1 1 B 
X (SEG1)PA5 46 1100 1900 200 L 40 40 1 1 B 
X (SEG2)PA6 45 1100 2000 200 L 40 40 1 1 B 
X (SEG3)PA7 44 1100 2100 200 L 40 40 1 1 B 
X (SEG5)PC7 42 1100 300 200 L 40 40 1 1 O 
X (SEG6)PC6 41 1100 200 200 L 40 40 1 1 O 
X (SEG7)PC5 40 1100 100 200 L 40 40 1 1 O 
X (SEG8)PC4 39 1100 0 200 L 40 40 1 1 O 
X (SEG9)PC3 38 1100 -100 200 L 40 40 1 1 O 
X (SEG10)PC2 37 1100 -200 200 L 40 40 1 1 O 
X (SEG11)PC1 36 1100 -300 200 L 40 40 1 1 O 
X (SEG12)PC0 35 1100 -400 200 L 40 40 1 1 O 
X (SEG15)PD7 32 1100 -600 200 L 40 40 1 1 B 
X (SEG16)PD6 31 1100 -700 200 L 40 40 1 1 B 
X (SEG17)PD5 30 1100 -800 200 L 40 40 1 1 B 
X (SEG18)PD4 29 1100 -900 200 L 40 40 1 1 B 
X (SEG19)PD3 28 1100 -1000 200 L 40 40 1 1 B 
X (SEG20)PD2 27 1100 -1100 200 L 40 40 1 1 B 
X (SEG21/INT0)PD1 26 1100 -1200 200 L 40 40 1 1 B 
X (SEG22/ICP)PD0 25 1100 -1300 200 L 40 40 1 1 B 
X (SS/PCINT8)PB0 10 1100 500 200 L 40 40 1 1 B 
X (TXD/PCINT1)PE1 3 1100 -2100 200 L 40 40 1 1 B 
X (USCK/SCL/PCINT4)PE4 6 1100 -1800 200 L 40 40 1 1 B 
X (XCK0/AIN0/PCINT2)PE2 4 1100 -2000 200 L 40 40 1 1 B 
X AREF 62 -1300 1500 200 R 40 40 1 1 P 
X AVCC 64 -1300 1400 200 R 40 40 1 1 W 
X GND 22 -1300 900 200 R 40 40 1 1 W 
X GND@1 63 -1300 1300 200 R 40 40 1 1 W 
X GND@2 53 -1300 800 200 R 40 40 1 1 W 
X LCDCAP 1 -1300 -100 200 R 40 40 1 1 I 
X PF0(ADC0) 61 -1300 -2200 200 R 40 40 1 1 I 
X PF1(ADC1) 60 -1300 -2100 200 R 40 40 1 1 I 
X PF2(ADC2) 59 -1300 -2000 200 R 40 40 1 1 I 
X PF3(ADC3) 58 -1300 -1900 200 R 40 40 1 1 I 
X PF4(ADC4/TCK) 57 -1300 -1800 200 R 40 40 1 1 I 
X PF5(ADC5/TMS) 56 -1300 -1700 200 R 40 40 1 1 I 
X PF6(ADC6/TDO) 55 -1300 -1600 200 R 40 40 1 1 I 
X PF7(ADC7/TDI) 54 -1300 -1500 200 R 40 40 1 1 I 
X PG0(SEG14) 33 -1300 0 200 R 40 40 1 1 B 
X PG1(SEG13) 34 -1300 100 200 R 40 40 1 1 B 
X PG2(SEG4) 43 -1300 200 200 R 40 40 1 1 B 
X PG3(T1/SEG24) 18 -1300 300 200 R 40 40 1 1 B 
X PG4(T0/SEG23) 19 -1300 400 200 R 40 40 1 1 B 
X PG5(RESET) 20 -1300 2100 200 R 40 40 1 1 I I
X THERMAL TH -1300 600 200 R 40 40 1 1 I 
X VCC 21 -1300 1000 200 R 40 40 1 1 W 
X VCC@1 52 -1300 1100 200 R 40 40 1 1 W 
X XTAL1(TOSC1) 24 -1300 1700 200 R 40 40 1 1 B 
X XTAL2(TOSC2) 23 -1300 1900 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA323-A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA323-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA323-A
F0 "IC" -600 1830 50 H V L B
F1 "MEGA323-A" -600 -1900 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 37 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 800 200 L 40 40 1 1 B 
X (SS)PB4 44 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 21 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 24 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 23 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 22 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1600 200 L 40 40 1 1 B 
X AGND 28 -800 800 200 R 40 40 1 1 W 
X AREF 29 -800 1000 200 R 40 40 1 1 P 
X AVCC 27 -800 900 200 R 40 40 1 1 W 
X GND 6 -800 100 200 R 40 40 1 1 W 
X GND1 18 -800 200 200 R 40 40 1 1 W 
X GND2 39 -800 0 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -800 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -700 200 L 40 40 1 1 B 
X RESET 4 -800 1700 200 R 40 40 1 1 I I
X VCC 5 -800 500 200 R 40 40 1 1 W 
X VCC1 17 -800 600 200 R 40 40 1 1 W 
X VCC2 38 -800 400 200 R 40 40 1 1 W 
X XTAL1 8 -800 1200 200 R 40 40 1 1 B 
X XTAL2 7 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA323-P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA323-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: MEGA323
F0 "IC" -600 1830 50 H V L B
F1 "MEGA323-P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -800 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 24 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 27 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 26 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 25 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AGND 31 -800 800 200 R 40 40 1 1 W 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8515-A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8515-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8515-A
F0 "IC" -600 1630 50 H V L B
F1 "MEGA8515-A" -600 -2100 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1600 600 1600
P 2 1 0 0 600 1600 600 -2000
P 2 1 0 0 600 -2000 -600 -2000
P 2 1 0 0 -600 -2000 -600 1600
X (A8)PC0 18 800 -1000 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -900 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -800 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -700 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -600 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -500 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -400 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -300 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 800 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 900 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 1000 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 1100 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1200 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1300 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1400 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1500 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 200 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1700 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 500 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 400 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1400 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1200 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -1900 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 600 200 L 40 40 1 1 B 
X (SS)PB4 44 800 300 200 L 40 40 1 1 B 
X (T0/OC0)PB0 40 800 -100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 0 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -1800 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1300 200 L 40 40 1 1 B 
X (XCK)PD4 10 800 -1500 200 L 40 40 1 1 B 
X GND 16 -800 200 200 R 40 40 1 1 W 
X NC1 6 -600 -1600 0 R 40 40 1 1 U 
X NC2 17 -600 -1700 0 R 40 40 1 1 U 
X NC3 28 -600 -1800 0 R 40 40 1 1 U 
X NC4 39 -600 -1900 0 R 40 40 1 1 U 
X PE0(ICP/INT2) 29 -800 700 200 R 40 40 1 1 B 
X PE1(ALE) 27 -800 600 200 R 40 40 1 1 B 
X PE2(OC1B) 26 -800 500 200 R 40 40 1 1 B 
X RESET 4 -800 1500 200 R 40 40 1 1 I I
X VCC 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 B 
X XTAL2 14 -800 1200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8515-J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8515-J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8515-A
F0 "IC" -600 1630 50 H V L B
F1 "MEGA8515-J" -600 -2100 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1600 600 1600
P 2 1 0 0 600 1600 600 -2000
P 2 1 0 0 600 -2000 -600 -2000
P 2 1 0 0 -600 -2000 -600 1600
X (A8)PC0 24 800 -1000 200 L 40 40 1 1 B 
X (A9)PC1 25 800 -900 200 L 40 40 1 1 B 
X (A10)PC2 26 800 -800 200 L 40 40 1 1 B 
X (A11)PC3 27 800 -700 200 L 40 40 1 1 B 
X (A12)PC4 28 800 -600 200 L 40 40 1 1 B 
X (A13)PC5 29 800 -500 200 L 40 40 1 1 B 
X (A14)PC6 30 800 -400 200 L 40 40 1 1 B 
X (A15)PC7 31 800 -300 200 L 40 40 1 1 B 
X (AD0)PA0 43 800 800 200 L 40 40 1 1 B 
X (AD1)PA1 42 800 900 200 L 40 40 1 1 B 
X (AD2)PA2 41 800 1000 200 L 40 40 1 1 B 
X (AD3)PA3 40 800 1100 200 L 40 40 1 1 B 
X (AD4)PA4 39 800 1200 200 L 40 40 1 1 B 
X (AD5)PA5 38 800 1300 200 L 40 40 1 1 B 
X (AD6)PA6 37 800 1400 200 L 40 40 1 1 B 
X (AD7)PA7 36 800 1500 200 L 40 40 1 1 B 
X (AIN0)PB2 4 800 100 200 L 40 40 1 1 B 
X (AIN1)PB3 5 800 200 200 L 40 40 1 1 B 
X (INT0)PD2 14 800 -1700 200 L 40 40 1 1 B 
X (INT1)PD3 15 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 500 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 400 200 L 40 40 1 1 B 
X (OC1A)PD5 17 800 -1400 200 L 40 40 1 1 B 
X (RD)PD7 19 800 -1200 200 L 40 40 1 1 B 
X (RXD)PD0 11 800 -1900 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 600 200 L 40 40 1 1 B 
X (SS)PB4 6 800 300 200 L 40 40 1 1 B 
X (T0/OC0)PB0 2 800 -100 200 L 40 40 1 1 B 
X (T1)PB1 3 800 0 200 L 40 40 1 1 B 
X (TXD)PD1 13 800 -1800 200 L 40 40 1 1 B 
X (WR)PD6 18 800 -1300 200 L 40 40 1 1 B 
X (XCK)PD4 16 800 -1500 200 L 40 40 1 1 B 
X GND 22 -800 200 200 R 40 40 1 1 W 
X NC1 1 -600 -1600 0 R 40 40 1 1 U 
X NC2 12 -600 -1700 0 R 40 40 1 1 U 
X NC3 23 -600 -1800 0 R 40 40 1 1 U 
X NC4 34 -600 -1900 0 R 40 40 1 1 U 
X PE0(ICP/INT2) 35 -800 700 200 R 40 40 1 1 B 
X PE1(ALE) 33 -800 600 200 R 40 40 1 1 B 
X PE2(OC1B) 32 -800 500 200 R 40 40 1 1 B 
X RESET 10 -800 1500 200 R 40 40 1 1 I I
X VCC 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 21 -800 1000 200 R 40 40 1 1 B 
X XTAL2 20 -800 1200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8515-M
# Package Name: MLF44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8515-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8515-A
F0 "IC" -600 1630 50 H V L B
F1 "MEGA8515-M" -600 -2100 50 H V L B
F2 "atmel-MLF44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1600 600 1600
P 2 1 0 0 600 1600 600 -2000
P 2 1 0 0 600 -2000 -600 -2000
P 2 1 0 0 -600 -2000 -600 1600
X (A8)PC0 18 800 -1000 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -900 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -800 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -700 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -600 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -500 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -400 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -300 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 800 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 900 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 1000 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 1100 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1200 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1300 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1400 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1500 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 200 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1700 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 500 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 400 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1400 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1200 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -1900 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 600 200 L 40 40 1 1 B 
X (SS)PB4 44 800 300 200 L 40 40 1 1 B 
X (T0/OC0)PB0 40 800 -100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 0 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -1800 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1300 200 L 40 40 1 1 B 
X (XCK)PD4 10 800 -1500 200 L 40 40 1 1 B 
X GND 16 -800 200 200 R 40 40 1 1 W 
X NC1 6 -600 -1600 0 R 40 40 1 1 U 
X NC2 17 -600 -1700 0 R 40 40 1 1 U 
X NC3 28 -600 -1800 0 R 40 40 1 1 U 
X NC4 39 -600 -1900 0 R 40 40 1 1 U 
X PE0(ICP/INT2) 29 -800 700 200 R 40 40 1 1 B 
X PE1(ALE) 27 -800 600 200 R 40 40 1 1 B 
X PE2(OC1B) 26 -800 500 200 R 40 40 1 1 B 
X RESET 4 -800 1500 200 R 40 40 1 1 I I
X VCC 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 B 
X XTAL2 14 -800 1200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8515-M-M
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8515-M-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8515-A_M
F0 "IC" -600 1630 50 H V L B
F1 "MEGA8515-M-M" -600 -2100 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1600 600 1600
P 2 1 0 0 600 1600 600 -2000
P 2 1 0 0 600 -2000 -600 -2000
P 2 1 0 0 -600 -2000 -600 1600
X (A8)PC0 18 800 -1000 200 L 40 40 1 1 B 
X (A9)PC1 19 800 -900 200 L 40 40 1 1 B 
X (A10)PC2 20 800 -800 200 L 40 40 1 1 B 
X (A11)PC3 21 800 -700 200 L 40 40 1 1 B 
X (A12)PC4 22 800 -600 200 L 40 40 1 1 B 
X (A13)PC5 23 800 -500 200 L 40 40 1 1 B 
X (A14)PC6 24 800 -400 200 L 40 40 1 1 B 
X (A15)PC7 25 800 -300 200 L 40 40 1 1 B 
X (AD0)PA0 37 800 800 200 L 40 40 1 1 B 
X (AD1)PA1 36 800 900 200 L 40 40 1 1 B 
X (AD2)PA2 35 800 1000 200 L 40 40 1 1 B 
X (AD3)PA3 34 800 1100 200 L 40 40 1 1 B 
X (AD4)PA4 33 800 1200 200 L 40 40 1 1 B 
X (AD5)PA5 32 800 1300 200 L 40 40 1 1 B 
X (AD6)PA6 31 800 1400 200 L 40 40 1 1 B 
X (AD7)PA7 30 800 1500 200 L 40 40 1 1 B 
X (AIN0)PB2 42 800 100 200 L 40 40 1 1 B 
X (AIN1)PB3 43 800 200 200 L 40 40 1 1 B 
X (INT0)PD2 8 800 -1700 200 L 40 40 1 1 B 
X (INT1)PD3 9 800 -1600 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 500 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 400 200 L 40 40 1 1 B 
X (OC1A)PD5 11 800 -1400 200 L 40 40 1 1 B 
X (RD)PD7 13 800 -1200 200 L 40 40 1 1 B 
X (RXD)PD0 5 800 -1900 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 600 200 L 40 40 1 1 B 
X (SS)PB4 44 800 300 200 L 40 40 1 1 B 
X (T0/OC0)PB0 40 800 -100 200 L 40 40 1 1 B 
X (T1)PB1 41 800 0 200 L 40 40 1 1 B 
X (TXD)PD1 7 800 -1800 200 L 40 40 1 1 B 
X (WR)PD6 12 800 -1300 200 L 40 40 1 1 B 
X (XCK)PD4 10 800 -1500 200 L 40 40 1 1 B 
X GND 16 -800 200 200 R 40 40 1 1 W 
X NC1 6 -600 -1600 0 R 40 40 1 1 U 
X NC2 17 -600 -1700 0 R 40 40 1 1 U 
X NC3 28 -600 -1800 0 R 40 40 1 1 U 
X NC4 39 -600 -1900 0 R 40 40 1 1 U 
X PE0(ICP/INT2) 29 -800 700 200 R 40 40 1 1 B 
X PE1(ALE) 27 -800 600 200 R 40 40 1 1 B 
X PE2(OC1B) 26 -800 500 200 R 40 40 1 1 B 
X RESET 4 -800 1500 200 R 40 40 1 1 I I
X THERMAL TH -800 0 200 R 40 40 1 1 I 
X VCC 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 15 -800 1000 200 R 40 40 1 1 B 
X XTAL2 14 -800 1200 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8515-P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8515-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-7
F0 "IC" -600 1830 50 H V L B
F1 "MEGA8515-P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800
P 2 1 0 0 600 1800 600 -1800
P 2 1 0 0 600 -1800 -600 -1800
P 2 1 0 0 -600 -1800 -600 1800
X (A8)PC0 21 800 -800 200 L 40 40 1 1 B 
X (A9)PC1 22 800 -700 200 L 40 40 1 1 B 
X (A10)PC2 23 800 -600 200 L 40 40 1 1 B 
X (A11)PC3 24 800 -500 200 L 40 40 1 1 B 
X (A12)PC4 25 800 -400 200 L 40 40 1 1 B 
X (A13)PC5 26 800 -300 200 L 40 40 1 1 B 
X (A14)PC6 27 800 -200 200 L 40 40 1 1 B 
X (A15)PC7 28 800 -100 200 L 40 40 1 1 B 
X (AD0)PA0 39 800 1000 200 L 40 40 1 1 B 
X (AD1)PA1 38 800 1100 200 L 40 40 1 1 B 
X (AD2)PA2 37 800 1200 200 L 40 40 1 1 B 
X (AD3)PA3 36 800 1300 200 L 40 40 1 1 B 
X (AD4)PA4 35 800 1400 200 L 40 40 1 1 B 
X (AD5)PA5 34 800 1500 200 L 40 40 1 1 B 
X (AD6)PA6 33 800 1600 200 L 40 40 1 1 B 
X (AD7)PA7 32 800 1700 200 L 40 40 1 1 B 
X (AIN0)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1)PB3 4 800 400 200 L 40 40 1 1 B 
X (INT0)PD2 12 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 13 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 15 800 -1200 200 L 40 40 1 1 B 
X (RD)PD7 17 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 10 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0/OC0)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TXD)PD1 11 800 -1600 200 L 40 40 1 1 B 
X (WR)PD6 16 800 -1100 200 L 40 40 1 1 B 
X (XCK)PD4 14 800 -1300 200 L 40 40 1 1 B 
X GND 20 -800 400 200 R 40 40 1 1 W 
X PE0(ICP/INT2) 31 -800 900 200 R 40 40 1 1 B 
X PE1(ALE) 30 -800 800 200 R 40 40 1 1 B 
X PE2(OC1B) 29 -800 700 200 R 40 40 1 1 B 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 40 -800 500 200 R 40 40 1 1 W 
X XTAL1 19 -800 1200 200 R 40 40 1 1 B 
X XTAL2 18 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8535-A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8535-A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8535-A
F0 "IC" -600 1730 50 H V L B
F1 "MEGA8535-A" -600 -2000 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X GND@1 28 -800 700 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -900 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -800 200 L 40 40 1 1 B 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8535-J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8535-J IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8535-A
F0 "IC" -600 1730 50 H V L B
F1 "MEGA8535-J" -600 -2000 50 H V L B
F2 "atmel-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 43 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 42 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 41 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 40 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 39 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 38 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 37 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 36 800 1600 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 4 800 200 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 5 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 21 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 17 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 18 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 8 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 7 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 20 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 19 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 22 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 15 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 9 800 700 200 L 40 40 1 1 B 
X (SS)PB4 6 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 2 800 0 200 L 40 40 1 1 B 
X (T1)PB1 3 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 31 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 32 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 16 800 -1700 200 L 40 40 1 1 B 
X AREF 35 -800 900 200 R 40 40 1 1 P 
X AVCC 33 -800 800 200 R 40 40 1 1 W 
X GND 1 -800 0 200 R 40 40 1 1 W 
X GND1 12 -800 100 200 R 40 40 1 1 W 
X GND2 24 -800 -100 200 R 40 40 1 1 W 
X GND@1 34 -800 700 200 R 40 40 1 1 W 
X PC0(SCL) 25 800 -900 200 L 40 40 1 1 B 
X PC1(SDA) 26 800 -800 200 L 40 40 1 1 B 
X PC2 27 800 -700 200 L 40 40 1 1 B 
X PC3 28 800 -600 200 L 40 40 1 1 B 
X PC4 29 800 -500 200 L 40 40 1 1 B 
X PC5 30 800 -400 200 L 40 40 1 1 B 
X RESET 10 -800 1600 200 R 40 40 1 1 I I
X VCC 11 -800 400 200 R 40 40 1 1 W 
X VCC1 23 -800 500 200 R 40 40 1 1 W 
X VCC2 44 -800 300 200 R 40 40 1 1 W 
X XTAL1 14 -800 1100 200 R 40 40 1 1 B 
X XTAL2 13 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8535-M
# Package Name: MLF44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8535-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8535-A
F0 "IC" -600 1730 50 H V L B
F1 "MEGA8535-M" -600 -2000 50 H V L B
F2 "atmel-MLF44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X GND@1 28 -800 700 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -900 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -800 200 L 40 40 1 1 B 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8535-P
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8535-P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8535-P
F0 "IC" -600 1730 50 H V L B
F1 "MEGA8535-P" -600 -2000 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 40 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1600 200 L 40 40 1 1 B 
X (AIN0/OC0)PB2 3 800 200 200 L 40 40 1 1 B 
X (AIN1/INT2)PB3 4 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 700 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -900 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -800 200 L 40 40 1 1 B 
X (SS)PB4 5 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 1 800 0 200 L 40 40 1 1 B 
X (T1)PB1 2 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1700 200 L 40 40 1 1 B 
X AREF 32 -800 900 200 R 40 40 1 1 P 
X AVCC 30 -800 800 200 R 40 40 1 1 W 
X GND 11 -800 400 200 R 40 40 1 1 W 
X GND@1 31 -800 700 200 R 40 40 1 1 W 
X PC2 24 800 -700 200 L 40 40 1 1 B 
X PC3 25 800 -600 200 L 40 40 1 1 B 
X PC4 26 800 -500 200 L 40 40 1 1 B 
X PC5 27 800 -400 200 L 40 40 1 1 B 
X RESET 9 -800 1600 200 R 40 40 1 1 I I
X VCC 10 -800 500 200 R 40 40 1 1 W 
X XTAL1 13 -800 1100 200 R 40 40 1 1 B 
X XTAL2 12 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MEGA8535_M-M
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MEGA8535_M-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M8535-A_M
F0 "IC" -600 1730 50 H V L B
F1 "MEGA8535_M-M" -600 -2000 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1700 600 1700
P 2 1 0 0 600 1700 600 -1900
P 2 1 0 0 600 -1900 -600 -1900
P 2 1 0 0 -600 -1900 -600 1700
X (ADC0)PA0 37 800 900 200 L 40 40 1 1 B 
X (ADC1)PA1 36 800 1000 200 L 40 40 1 1 B 
X (ADC2)PA2 35 800 1100 200 L 40 40 1 1 B 
X (ADC3)PA3 34 800 1200 200 L 40 40 1 1 B 
X (ADC4)PA4 33 800 1300 200 L 40 40 1 1 B 
X (ADC5)PA5 32 800 1400 200 L 40 40 1 1 B 
X (ADC6)PA6 31 800 1500 200 L 40 40 1 1 B 
X (ADC7)PA7 30 800 1600 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 42 800 200 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 43 800 300 200 L 40 40 1 1 B 
X (ICP)PD6 15 800 -1200 200 L 40 40 1 1 B 
X (INT0)PD2 11 800 -1600 200 L 40 40 1 1 B 
X (INT1)PD3 12 800 -1500 200 L 40 40 1 1 B 
X (MISO)PB6 2 800 600 200 L 40 40 1 1 B 
X (MOSI)PB5 1 800 500 200 L 40 40 1 1 B 
X (OC1A)PD5 14 800 -1300 200 L 40 40 1 1 B 
X (OC1B)PD4 13 800 -1400 200 L 40 40 1 1 B 
X (OC2)PD7 16 800 -1100 200 L 40 40 1 1 B 
X (RXD)PD0 9 800 -1800 200 L 40 40 1 1 B 
X (SCK)PB7 3 800 700 200 L 40 40 1 1 B 
X (SS)PB4 44 800 400 200 L 40 40 1 1 B 
X (T0/XCK)PB0 40 800 0 200 L 40 40 1 1 B 
X (T1)PB1 41 800 100 200 L 40 40 1 1 B 
X (TOSC1)PC6 25 800 -300 200 L 40 40 1 1 B 
X (TOSC2)PC7 26 800 -200 200 L 40 40 1 1 B 
X (TXD)PD1 10 800 -1700 200 L 40 40 1 1 B 
X AREF 29 -800 900 200 R 40 40 1 1 P 
X AVCC 27 -800 800 200 R 40 40 1 1 W 
X GND 6 -800 0 200 R 40 40 1 1 W 
X GND1 18 -800 100 200 R 40 40 1 1 W 
X GND2 39 -800 -100 200 R 40 40 1 1 W 
X GND@1 28 -800 700 200 R 40 40 1 1 W 
X PC0(SCL) 19 800 -900 200 L 40 40 1 1 B 
X PC1(SDA) 20 800 -800 200 L 40 40 1 1 B 
X PC2 21 800 -700 200 L 40 40 1 1 B 
X PC3 22 800 -600 200 L 40 40 1 1 B 
X PC4 23 800 -500 200 L 40 40 1 1 B 
X PC5 24 800 -400 200 L 40 40 1 1 B 
X RESET 4 -800 1600 200 R 40 40 1 1 I I
X THERMAL TH -800 -300 200 R 40 40 1 1 I 
X VCC 5 -800 400 200 R 40 40 1 1 W 
X VCC1 17 -800 500 200 R 40 40 1 1 W 
X VCC2 38 -800 300 200 R 40 40 1 1 W 
X XTAL1 8 -800 1100 200 R 40 40 1 1 B 
X XTAL2 7 -800 1300 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: SAM9708
# Package Name: TQFP144
# Dev Tech: ''
# Dev Prefix: SAM9708
# Gate count = 42
#
DEF SAM9708 SAM9708 0 40 Y Y 42 L N
# Gate Name: A
# Symbol Name: SAM9708
F0 "SAM9708" -400 1350 50 H V L B
F1 "SAM9708" -400 -1500 50 H V L B
F2 "atmel-TQFP144" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 1300 300 1300
P 2 1 0 0 300 1300 300 -1400
P 2 1 0 0 300 -1400 -400 -1400
P 2 1 0 0 -400 -1400 -400 1300
X !CAS 104 -500 -700 100 R 40 40 1 1 B 
X !CS 16 -500 0 100 R 40 40 1 1 I 
X !IO16 4 -500 -100 100 R 40 40 1 1 T 
X !PWDN 137 -500 1100 100 R 40 40 1 1 I 
X !RAS 103 -500 -600 100 R 40 40 1 1 B 
X !RD 10 -500 -400 100 R 40 40 1 1 I 
X !REFRESH 105 -500 -800 100 R 40 40 1 1 B 
X !RESET 134 -500 1200 100 R 40 40 1 1 I 
X !WR 11 -500 -500 100 R 40 40 1 1 I 
X A0 12 -500 400 100 R 40 40 1 1 I 
X A1 13 -500 300 100 R 40 40 1 1 I 
X A2 15 -500 200 100 R 40 40 1 1 I 
X CK_OUT 91 -500 600 100 R 40 40 1 1 O 
X IRQ 14 -500 -1000 100 R 40 40 1 1 T 
X LDTEST 136 -500 -1300 100 R 40 40 1 1 I 
X OVCK-OUT 47 -500 700 100 R 40 40 1 1 O 
X RBS 92 -500 -200 100 R 40 40 1 1 O 
X READY 7 -500 -300 100 R 40 40 1 1 T 
X TEST 135 -500 -1200 100 R 40 40 1 1 I 
X X1 61 -500 900 100 R 40 40 1 1 O 
X X2 62 -500 800 100 R 40 40 1 1 I 
# Gate Name: B
# Symbol Name: D0-15
P 2 2 0 0 -100 900 200 900
P 2 2 0 0 200 900 200 -800
P 2 2 0 0 200 -800 -100 -800
P 2 2 0 0 -100 -800 -100 900
X D0 19 -200 800 100 R 40 40 2 1 T 
X D1 22 -200 700 100 R 40 40 2 1 T 
X D2 23 -200 600 100 R 40 40 2 1 T 
X D3 24 -200 500 100 R 40 40 2 1 T 
X D4 25 -200 400 100 R 40 40 2 1 T 
X D5 26 -200 300 100 R 40 40 2 1 T 
X D6 27 -200 200 100 R 40 40 2 1 T 
X D7 28 -200 100 100 R 40 40 2 1 T 
X D8 3 -200 0 100 R 40 40 2 1 T 
X D9 2 -200 -100 100 R 40 40 2 1 T 
X D10 1 -200 -200 100 R 40 40 2 1 T 
X D11 144 -200 -300 100 R 40 40 2 1 T 
X D12 141 -200 -400 100 R 40 40 2 1 T 
X D13 140 -200 -500 100 R 40 40 2 1 T 
X D14 139 -200 -600 100 R 40 40 2 1 T 
X D15 138 -200 -700 100 R 40 40 2 1 T 
# Gate Name: C
# Symbol Name: SAM9708-SND
P 2 3 0 0 -600 800 600 800
P 2 3 0 0 600 800 600 -900
P 2 3 0 0 600 -900 -600 -900
P 2 3 0 0 -600 -900 -600 800
X !WCS0 89 -700 400 100 R 40 40 3 1 O 
X !WCS1 90 -700 300 100 R 40 40 3 1 O 
X !WOE 88 -700 100 100 R 40 40 3 1 O 
X !WWE 87 -700 200 100 R 40 40 3 1 O 
X BCK-OUT 46 700 100 100 L 40 40 3 1 O 
X LFT 60 700 400 100 L 40 40 3 1 P 
X MIDI1_IN 29 -700 700 100 R 40 40 3 1 I 
X MIDI1_OUT 31 700 700 100 L 40 40 3 1 I 
X MIDI2_IN 30 -700 600 100 R 40 40 3 1 I 
X MIDI2_OUT 32 700 600 100 L 40 40 3 1 I 
X SD-IN0 33 -700 -100 100 R 40 40 3 1 B 
X SD-IN1 34 -700 -200 100 R 40 40 3 1 B 
X SD-IN2 37 -700 -300 100 R 40 40 3 1 B 
X SD-IN3 38 -700 -400 100 R 40 40 3 1 B 
X SD-IN4 48 -700 -500 100 R 40 40 3 1 B 
X SD-IN5 49 -700 -600 100 R 40 40 3 1 B 
X SD-IN6 50 -700 -700 100 R 40 40 3 1 B 
X SD-IN7 53 -700 -800 100 R 40 40 3 1 B 
X SD-OUT0 39 700 -100 100 L 40 40 3 1 O 
X SD-OUT1 40 700 -200 100 L 40 40 3 1 O 
X SD-OUT2 43 700 -300 100 L 40 40 3 1 O 
X SD-OUT3 44 700 -400 100 L 40 40 3 1 O 
X SD-OUT4 54 700 -500 100 L 40 40 3 1 O 
X SD-OUT5 55 700 -600 100 L 40 40 3 1 O 
X SD-OUT6 56 700 -700 100 L 40 40 3 1 O 
X SD-OUT7 57 700 -800 100 L 40 40 3 1 O 
X WS-OUT 45 700 200 100 L 40 40 3 1 O 
# Gate Name: D
# Symbol Name: WA27
P 2 4 0 0 -200 1300 200 1300
P 2 4 0 0 200 1300 200 -1500
P 2 4 0 0 200 -1500 -200 -1500
P 2 4 0 0 -200 -1500 -200 1300
X WA0 93 -300 1200 100 R 40 40 4 1 O 
X WA1 94 -300 1100 100 R 40 40 4 1 O 
X WA2 95 -300 1000 100 R 40 40 4 1 O 
X WA3 96 -300 900 100 R 40 40 4 1 O 
X WA4 101 -300 800 100 R 40 40 4 1 O 
X WA5 102 -300 700 100 R 40 40 4 1 O 
X WA6 106 -300 600 100 R 40 40 4 1 O 
X WA7 107 -300 500 100 R 40 40 4 1 O 
X WA8 108 -300 400 100 R 40 40 4 1 O 
X WA9 111 -300 300 100 R 40 40 4 1 O 
X WA10 114 -300 200 100 R 40 40 4 1 O 
X WA11 115 -300 100 100 R 40 40 4 1 O 
X WA12 116 -300 0 100 R 40 40 4 1 O 
X WA13 117 -300 -100 100 R 40 40 4 1 O 
X WA14 118 -300 -200 100 R 40 40 4 1 O 
X WA15 119 -300 -300 100 R 40 40 4 1 O 
X WA16 120 -300 -400 100 R 40 40 4 1 O 
X WA17 121 -300 -500 100 R 40 40 4 1 O 
X WA18 122 -300 -600 100 R 40 40 4 1 O 
X WA19 123 -300 -700 100 R 40 40 4 1 O 
X WA20 126 -300 -800 100 R 40 40 4 1 O 
X WA21 127 -300 -900 100 R 40 40 4 1 O 
X WA22 128 -300 -1000 100 R 40 40 4 1 O 
X WA23 129 -300 -1100 100 R 40 40 4 1 O 
X WA24 130 -300 -1200 100 R 40 40 4 1 O 
X WA25 131 -300 -1300 100 R 40 40 4 1 O 
X WA26 132 -300 -1400 100 R 40 40 4 1 O 
# Gate Name: E
# Symbol Name: WD15
P 2 5 0 0 -200 800 -200 -900
P 2 5 0 0 -200 -900 200 -900
P 2 5 0 0 200 -900 200 800
P 2 5 0 0 200 800 -200 800
X WD0 86 -300 700 100 R 40 40 5 1 B 
X WD1 85 -300 600 100 R 40 40 5 1 B 
X WD2 84 -300 500 100 R 40 40 5 1 B 
X WD3 79 -300 400 100 R 40 40 5 1 B 
X WD4 78 -300 300 100 R 40 40 5 1 B 
X WD5 77 -300 200 100 R 40 40 5 1 B 
X WD6 76 -300 100 100 R 40 40 5 1 B 
X WD7 75 -300 0 100 R 40 40 5 1 B 
X WD8 74 -300 -100 100 R 40 40 5 1 B 
X WD9 73 -300 -200 100 R 40 40 5 1 B 
X WD10 72 -300 -300 100 R 40 40 5 1 B 
X WD11 71 -300 -400 100 R 40 40 5 1 B 
X WD12 68 -300 -500 100 R 40 40 5 1 B 
X WD13 67 -300 -600 100 R 40 40 5 1 B 
X WD14 66 -300 -700 100 R 40 40 5 1 B 
X WD15 65 -300 -800 100 R 40 40 5 1 B 
# Gate Name: G1
# Symbol Name: GND
X GND 6 0 -100 100 U 40 40 6 1 W 
# Gate Name: G2
# Symbol Name: GND
X GND 9 0 -100 100 U 40 40 7 1 W 
# Gate Name: G3
# Symbol Name: GND
X GND 18 0 -100 100 U 40 40 8 1 W 
# Gate Name: G4
# Symbol Name: GND
X GND 21 0 -100 100 U 40 40 9 1 W 
# Gate Name: G5
# Symbol Name: GND
X GND 36 0 -100 100 U 40 40 10 1 W 
# Gate Name: G6
# Symbol Name: GND
X GND 42 0 -100 100 U 40 40 11 1 W 
# Gate Name: G7
# Symbol Name: GND
X GND 51 0 -100 100 U 40 40 12 1 W 
# Gate Name: G8
# Symbol Name: GND
X GND 59 0 -100 100 U 40 40 13 1 W 
# Gate Name: G9
# Symbol Name: GND
X GND 64 0 -100 100 U 40 40 14 1 W 
# Gate Name: G10
# Symbol Name: GND
X GND 70 0 -100 100 U 40 40 15 1 W 
# Gate Name: G11
# Symbol Name: GND
X GND 82 0 -100 100 U 40 40 16 1 W 
# Gate Name: G12
# Symbol Name: GND
X GND 83 0 -100 100 U 40 40 17 1 W 
# Gate Name: G13
# Symbol Name: GND
X GND 98 0 -100 100 U 40 40 18 1 W 
# Gate Name: G14
# Symbol Name: GND
X GND 100 0 -100 100 U 40 40 19 1 W 
# Gate Name: G15
# Symbol Name: GND
X GND 110 0 -100 100 U 40 40 20 1 W 
# Gate Name: G16
# Symbol Name: GND
X GND 113 0 -100 100 U 40 40 21 1 W 
# Gate Name: G17
# Symbol Name: GND
X GND 125 0 -100 100 U 40 40 22 1 W 
# Gate Name: G18
# Symbol Name: GND
X GND 133 0 -100 100 U 40 40 23 1 W 
# Gate Name: G19
# Symbol Name: GND
X GND 143 0 -100 100 U 40 40 24 1 W 
# Gate Name: V1
# Symbol Name: VCC1
X VCC1 5 0 100 100 D 40 40 25 1 W 
# Gate Name: V2
# Symbol Name: VCC1
X VCC1 20 0 100 100 D 40 40 26 1 W 
# Gate Name: V3
# Symbol Name: VCC1
X VCC1 35 0 100 100 D 40 40 27 1 W 
# Gate Name: V4
# Symbol Name: VCC1
X VCC1 52 0 100 100 D 40 40 28 1 W 
# Gate Name: V5
# Symbol Name: VCC1
X VCC1 142 0 100 100 D 40 40 29 1 W 
# Gate Name: V6
# Symbol Name: VCC2
X VCC2 69 0 100 100 D 40 40 30 1 W 
# Gate Name: V7
# Symbol Name: VCC2
X VCC2 81 0 100 100 D 40 40 31 1 W 
# Gate Name: V8
# Symbol Name: VCC2
X VCC2 97 0 100 100 D 40 40 32 1 W 
# Gate Name: V9
# Symbol Name: VCC2
X VCC2 109 0 100 100 D 40 40 33 1 W 
# Gate Name: V10
# Symbol Name: VCC2
X VCC2 124 0 100 100 D 40 40 34 1 W 
# Gate Name: V11
# Symbol Name: VC3
X VC3 8 0 100 100 D 40 40 35 1 W 
# Gate Name: V12
# Symbol Name: VC3
X VC3 17 0 100 100 D 40 40 36 1 W 
# Gate Name: V13
# Symbol Name: VC3
X VC3 41 0 100 100 D 40 40 37 1 W 
# Gate Name: V14
# Symbol Name: VC3
X VC3 58 0 100 100 D 40 40 38 1 W 
# Gate Name: V15
# Symbol Name: VC3
X VC3 63 0 100 100 D 40 40 39 1 W 
# Gate Name: V16
# Symbol Name: VC3
X VC3 80 0 100 100 D 40 40 40 1 W 
# Gate Name: V17
# Symbol Name: VC3
X VC3 99 0 100 100 D 40 40 41 1 W 
# Gate Name: V18
# Symbol Name: VC3
X VC3 112 0 100 100 D 40 40 42 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: SDE2506P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF SDE2506P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: SDE2506
F0 "IC" -300 425 50 H V L B
F1 "SDE2506P" -300 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 400 300 400
P 2 1 0 0 300 400 300 -400
P 2 1 0 0 300 -400 -300 -400
P 2 1 0 0 -300 -400 -300 400
X CE/ 2 400 200 100 L 40 40 1 1 I 
X CLK 5 400 300 100 L 40 40 1 1 I 
X D 4 400 100 100 L 40 40 1 1 B 
X GND 1 -400 -300 100 R 40 40 1 1 W 
X NC 6 400 -100 100 L 40 40 1 1 U 
X TG 8 400 -300 100 L 40 40 1 1 B 
X TP 7 400 -200 100 L 40 40 1 1 I 
X VCC 3 -400 300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: T8C5121
# Package Name: SSOP24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF T8C5121 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T8XC5121
F0 "IC" -600 750 50 H V L B
F1 "T8C5121" -600 -700 50 H V L B
F2 "atmel-SSOP24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 700 -600 -600
P 2 1 0 0 -600 -600 600 -600
P 2 1 0 0 600 -600 600 700
P 2 1 0 0 600 700 -600 700
X CVCC 3 -700 400 100 R 40 40 1 1 W 
X CVSS 1 -700 600 100 R 40 40 1 1 W 
X DVCC 22 700 400 100 L 40 40 1 1 W 
X EVCC 23 700 500 100 L 40 40 1 1 P 
X LI 2 -700 500 100 R 40 40 1 1 W 
X P1.0/CIO 9 -700 -200 100 R 40 40 1 1 B 
X P1.1/CC8 8 -700 -100 100 R 40 40 1 1 B 
X P1.2/CPRES 7 -700 0 100 R 40 40 1 1 B 
X P1.3/CC4 6 -700 100 100 R 40 40 1 1 B 
X P1.4/CCLK 5 -700 200 100 R 40 40 1 1 B 
X P1.5/CRST 4 -700 300 100 R 40 40 1 1 B 
X P3.0/RXD 20 700 200 100 L 40 40 1 1 B 
X P3.1/TXD 19 700 100 100 L 40 40 1 1 B 
X P3.2/INT0 16 700 -200 100 L 40 40 1 1 B 
X P3.3/INT1 18 700 0 100 L 40 40 1 1 B 
X P3.4/T0 17 700 -100 100 L 40 40 1 1 B 
X P3.5/CIO1 15 700 -300 100 L 40 40 1 1 B 
X P3.6/CCLK1/LED0 14 700 -400 100 L 40 40 1 1 B 
X P3.7/CRST1/LED1 13 700 -500 100 L 40 40 1 1 B 
X RST 10 -700 -300 100 R 40 40 1 1 B 
X VCC 24 700 600 100 L 40 40 1 1 W 
X VSS 21 700 300 100 L 40 40 1 1 W 
X XTAL1 12 -700 -500 100 R 40 40 1 1 O 
X XTAL2 11 -700 -400 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T83C5121
# Package Name: PLCC52
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF T83C5121 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T8X5121-PLCC52
F0 "IC" -300 200 50 H V L B
F1 "T83C5121" -300 0 50 H V L B
F2 "atmel-PLCC52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 -1000 1200 -1000
P 2 1 0 0 1200 -1000 1200 1000
P 2 1 0 0 1200 1000 -1000 1000
P 2 1 0 0 -1000 1000 -1100 900
P 2 1 0 0 -1100 900 -1100 -1000
X !RST 20 -1200 -600 100 R 40 40 1 1 B 
X ALE 12 -1200 200 100 R 40 40 1 1 B 
X CVCC 6 -300 1100 100 D 40 40 1 1 W 
X CVSS 2 100 1100 100 D 40 40 1 1 W 
X DVCC 46 1300 600 100 L 40 40 1 1 W 
X EA 10 -1200 400 100 R 40 40 1 1 B 
X EVCC 51 400 1100 100 D 40 40 1 1 P 
X LI 3 0 1100 100 D 40 40 1 1 W 
X P0.0/AD0 42 1300 200 100 L 40 40 1 1 B 
X P0.1/AD1 41 1300 100 100 L 40 40 1 1 B 
X P0.2/AD2 40 1300 0 100 L 40 40 1 1 B 
X P0.3/AD3 39 1300 -100 100 L 40 40 1 1 B 
X P0.4/AD4 33 600 -1100 100 U 40 40 1 1 B 
X P0.5/AD5 21 -600 -1100 100 U 40 40 1 1 B 
X P0.6/AD6 38 1300 -200 100 L 40 40 1 1 B 
X P0.7/AD7 30 300 -1100 100 U 40 40 1 1 B 
X P1.0/CIO 18 -1200 -400 100 R 40 40 1 1 B 
X P1.1/CC8 17 -1200 -300 100 R 40 40 1 1 B 
X P1.2/CPRES 16 -1200 -200 100 R 40 40 1 1 B 
X P1.3/CC4 9 -1200 500 100 R 40 40 1 1 B 
X P1.4/CCLK 8 -1200 600 100 R 40 40 1 1 B 
X P1.5/CRST 7 -400 1100 100 D 40 40 1 1 B 
X P2.0/A8 29 200 -1100 100 U 40 40 1 1 B 
X P2.1/A9 28 100 -1100 100 U 40 40 1 1 B 
X P2.2/A10 27 0 -1100 100 U 40 40 1 1 B 
X P2.3/A11 26 -100 -1100 100 U 40 40 1 1 B 
X P2.4/A12 19 -1200 -500 100 R 40 40 1 1 B 
X P2.5/A13 15 -1200 -100 100 R 40 40 1 1 B 
X P2.6/A14 14 -1200 0 100 R 40 40 1 1 B 
X P2.7/A15 13 -1200 100 100 R 40 40 1 1 B 
X P3.0/RXD 44 1300 400 100 L 40 40 1 1 B 
X P3.1/TXD 43 1300 300 100 L 40 40 1 1 B 
X P3.2/INT0 35 1300 -500 100 L 40 40 1 1 B 
X P3.3/INT1 37 1300 -300 100 L 40 40 1 1 B 
X P3.4/T0 36 1300 -400 100 L 40 40 1 1 B 
X P3.5/CIO1 34 1300 -600 100 L 40 40 1 1 B 
X P3.6/CCLK1/LED0 32 500 -1100 100 U 40 40 1 1 B 
X P3.7/CRST1/LED1 31 400 -1100 100 U 40 40 1 1 B 
X PSEN 11 -1200 300 100 R 40 40 1 1 B 
X VCC 24 -300 -1100 100 U 40 40 1 1 W 
X VCC@1 1 200 1100 100 D 40 40 1 1 W 
X VSS 25 -200 -1100 100 U 40 40 1 1 W 
X VSS@1 45 1300 500 100 L 40 40 1 1 W 
X XTAL1 23 -400 -1100 100 U 40 40 1 1 O 
X XTAL2 22 -500 -1100 100 U 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T85C5121
# Package Name: PLCC52
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF T85C5121 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T8X5121-PLCC52
F0 "IC" -300 200 50 H V L B
F1 "T85C5121" -300 0 50 H V L B
F2 "atmel-PLCC52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 -1000 1200 -1000
P 2 1 0 0 1200 -1000 1200 1000
P 2 1 0 0 1200 1000 -1000 1000
P 2 1 0 0 -1000 1000 -1100 900
P 2 1 0 0 -1100 900 -1100 -1000
X !RST 20 -1200 -600 100 R 40 40 1 1 B 
X ALE 12 -1200 200 100 R 40 40 1 1 B 
X CVCC 6 -300 1100 100 D 40 40 1 1 W 
X CVSS 2 100 1100 100 D 40 40 1 1 W 
X DVCC 46 1300 600 100 L 40 40 1 1 W 
X EA 10 -1200 400 100 R 40 40 1 1 B 
X EVCC 51 400 1100 100 D 40 40 1 1 P 
X LI 3 0 1100 100 D 40 40 1 1 W 
X P0.0/AD0 42 1300 200 100 L 40 40 1 1 B 
X P0.1/AD1 41 1300 100 100 L 40 40 1 1 B 
X P0.2/AD2 40 1300 0 100 L 40 40 1 1 B 
X P0.3/AD3 39 1300 -100 100 L 40 40 1 1 B 
X P0.4/AD4 33 600 -1100 100 U 40 40 1 1 B 
X P0.5/AD5 21 -600 -1100 100 U 40 40 1 1 B 
X P0.6/AD6 38 1300 -200 100 L 40 40 1 1 B 
X P0.7/AD7 30 300 -1100 100 U 40 40 1 1 B 
X P1.0/CIO 18 -1200 -400 100 R 40 40 1 1 B 
X P1.1/CC8 17 -1200 -300 100 R 40 40 1 1 B 
X P1.2/CPRES 16 -1200 -200 100 R 40 40 1 1 B 
X P1.3/CC4 9 -1200 500 100 R 40 40 1 1 B 
X P1.4/CCLK 8 -1200 600 100 R 40 40 1 1 B 
X P1.5/CRST 7 -400 1100 100 D 40 40 1 1 B 
X P2.0/A8 29 200 -1100 100 U 40 40 1 1 B 
X P2.1/A9 28 100 -1100 100 U 40 40 1 1 B 
X P2.2/A10 27 0 -1100 100 U 40 40 1 1 B 
X P2.3/A11 26 -100 -1100 100 U 40 40 1 1 B 
X P2.4/A12 19 -1200 -500 100 R 40 40 1 1 B 
X P2.5/A13 15 -1200 -100 100 R 40 40 1 1 B 
X P2.6/A14 14 -1200 0 100 R 40 40 1 1 B 
X P2.7/A15 13 -1200 100 100 R 40 40 1 1 B 
X P3.0/RXD 44 1300 400 100 L 40 40 1 1 B 
X P3.1/TXD 43 1300 300 100 L 40 40 1 1 B 
X P3.2/INT0 35 1300 -500 100 L 40 40 1 1 B 
X P3.3/INT1 37 1300 -300 100 L 40 40 1 1 B 
X P3.4/T0 36 1300 -400 100 L 40 40 1 1 B 
X P3.5/CIO1 34 1300 -600 100 L 40 40 1 1 B 
X P3.6/CCLK1/LED0 32 500 -1100 100 U 40 40 1 1 B 
X P3.7/CRST1/LED1 31 400 -1100 100 U 40 40 1 1 B 
X PSEN 11 -1200 300 100 R 40 40 1 1 B 
X VCC 24 -300 -1100 100 U 40 40 1 1 W 
X VCC@1 1 200 1100 100 D 40 40 1 1 W 
X VSS 25 -200 -1100 100 U 40 40 1 1 W 
X VSS@1 45 1300 500 100 L 40 40 1 1 W 
X XTAL1 23 -400 -1100 100 U 40 40 1 1 O 
X XTAL2 22 -500 -1100 100 U 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02CA-RATIM
# Package Name: VQFP32
# Dev Tech: CA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02CA-RATIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02CA-RATIM" -700 -1000 50 H V L B
F2 "atmel-VQFP32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 27 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 26 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 25 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 24 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 23 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 22 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 21 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 20 900 -200 200 L 40 40 1 1 B 
X P2.0 19 900 800 200 L 40 40 1 1 B 
X P2.1 2 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 11 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 10 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 9 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 8 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 6 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 5 -900 -200 200 R 40 40 1 1 B 
X P3.6 4 -900 -300 200 R 40 40 1 1 B 
X P3.7 3 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 1 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 32 -900 -700 200 R 40 40 1 1 B 
X RST 17 -900 1000 200 R 40 40 1 1 I 
X VAGND 29 900 -600 200 L 40 40 1 1 I 
X VAREF 28 900 -500 200 L 40 40 1 1 I 
X VAVCC 31 900 -400 200 L 40 40 1 1 I 
X VCC 15 900 1000 200 L 40 40 1 1 W 
X VSS 16 900 -800 200 L 40 40 1 1 W 
X XTAL1 14 -900 800 200 R 40 40 1 1 I 
X XTAL2 13 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02CA-SISIM
# Package Name: PLCC28
# Dev Tech: CA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02CA-SISIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02CA-SISIM" -700 -1000 50 H V L B
F2 "atmel-PLCC28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 28 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 27 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 26 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 25 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 24 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 23 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 22 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 21 900 -200 200 L 40 40 1 1 B 
X P2.0 20 900 800 200 L 40 40 1 1 B 
X P2.1 6 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 14 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 13 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 12 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 11 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 10 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 9 -900 -200 200 R 40 40 1 1 B 
X P3.6 8 -900 -300 200 R 40 40 1 1 B 
X P3.7 7 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 19 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 17 900 1000 200 L 40 40 1 1 W 
X VSS 18 900 -800 200 L 40 40 1 1 W 
X XTAL1 16 -900 800 200 R 40 40 1 1 I 
X XTAL2 15 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02CA-TDSIM
# Package Name: SO24W
# Dev Tech: CA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02CA-TDSIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02-SO24
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02CA-TDSIM" -700 -1000 50 H V L B
F2 "atmel-SO24W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 24 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 23 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 22 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 21 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 20 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 19 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 18 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 17 900 -200 200 L 40 40 1 1 B 
X P3.0/RXD 11 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 10 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 9 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 8 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 7 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 6 -900 -200 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 16 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 14 900 1000 200 L 40 40 1 1 W 
X VSS 15 900 -800 200 L 40 40 1 1 W 
X XTAL1 13 -900 800 200 R 40 40 1 1 I 
X XTAL2 12 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02CA-TISIM
# Package Name: SO28W
# Dev Tech: CA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02CA-TISIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02CA-TISIM" -700 -1000 50 H V L B
F2 "atmel-SO28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 28 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 27 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 26 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 25 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 24 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 23 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 22 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 21 900 -200 200 L 40 40 1 1 B 
X P2.0 20 900 800 200 L 40 40 1 1 B 
X P2.1 6 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 14 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 13 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 12 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 11 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 10 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 9 -900 -200 200 R 40 40 1 1 B 
X P3.6 8 -900 -300 200 R 40 40 1 1 B 
X P3.7 7 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 19 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 17 900 1000 200 L 40 40 1 1 W 
X VSS 18 900 -800 200 L 40 40 1 1 W 
X XTAL1 16 -900 800 200 R 40 40 1 1 I 
X XTAL2 15 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02UA-RATIM
# Package Name: VQFP32
# Dev Tech: UA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02UA-RATIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02UA-RATIM" -700 -1000 50 H V L B
F2 "atmel-VQFP32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 27 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 26 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 25 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 24 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 23 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 22 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 21 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 20 900 -200 200 L 40 40 1 1 B 
X P2.0 19 900 800 200 L 40 40 1 1 B 
X P2.1 2 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 11 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 10 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 9 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 8 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 6 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 5 -900 -200 200 R 40 40 1 1 B 
X P3.6 4 -900 -300 200 R 40 40 1 1 B 
X P3.7 3 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 1 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 32 -900 -700 200 R 40 40 1 1 B 
X RST 17 -900 1000 200 R 40 40 1 1 I 
X VAGND 29 900 -600 200 L 40 40 1 1 I 
X VAREF 28 900 -500 200 L 40 40 1 1 I 
X VAVCC 31 900 -400 200 L 40 40 1 1 I 
X VCC 15 900 1000 200 L 40 40 1 1 W 
X VSS 16 900 -800 200 L 40 40 1 1 W 
X XTAL1 14 -900 800 200 R 40 40 1 1 I 
X XTAL2 13 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02UA-SISIM
# Package Name: PLCC28
# Dev Tech: UA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02UA-SISIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02UA-SISIM" -700 -1000 50 H V L B
F2 "atmel-PLCC28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 28 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 27 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 26 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 25 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 24 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 23 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 22 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 21 900 -200 200 L 40 40 1 1 B 
X P2.0 20 900 800 200 L 40 40 1 1 B 
X P2.1 6 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 14 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 13 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 12 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 11 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 10 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 9 -900 -200 200 R 40 40 1 1 B 
X P3.6 8 -900 -300 200 R 40 40 1 1 B 
X P3.7 7 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 19 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 17 900 1000 200 L 40 40 1 1 W 
X VSS 18 900 -800 200 L 40 40 1 1 W 
X XTAL1 16 -900 800 200 R 40 40 1 1 I 
X XTAL2 15 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02UA-TDSIM
# Package Name: SO24W
# Dev Tech: UA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02UA-TDSIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02-SO24
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02UA-TDSIM" -700 -1000 50 H V L B
F2 "atmel-SO24W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 24 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 23 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 22 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 21 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 20 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 19 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 18 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 17 900 -200 200 L 40 40 1 1 B 
X P3.0/RXD 11 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 10 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 9 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 8 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 7 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 6 -900 -200 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 16 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 14 900 1000 200 L 40 40 1 1 W 
X VSS 15 900 -800 200 L 40 40 1 1 W 
X XTAL1 13 -900 800 200 R 40 40 1 1 I 
X XTAL2 12 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C51CC02UA-TISIM
# Package Name: SO28W
# Dev Tech: UA
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C51CC02UA-TISIM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T89C51CC02
F0 "IC" -700 1125 50 H V L B
F1 "T89C51CC02UA-TISIM" -700 -1000 50 H V L B
F2 "atmel-SO28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 -900 700 -900
P 2 1 0 0 700 -900 700 1100
P 2 1 0 0 700 1100 -700 1100
P 2 1 0 0 -700 1100 -700 -900
X P1.0/AN0/T2 28 900 500 200 L 40 40 1 1 B 
X P1.1/AN1/T2EX 27 900 400 200 L 40 40 1 1 B 
X P1.2/AN2/ECI 26 900 300 200 L 40 40 1 1 B 
X P1.3/AN3/CEX0 25 900 200 200 L 40 40 1 1 B 
X P1.4/AN4/CEX1 24 900 100 200 L 40 40 1 1 B 
X P1.5/AN5 23 900 0 200 L 40 40 1 1 B 
X P1.6/AN6 22 900 -100 200 L 40 40 1 1 B 
X P1.7/AN7 21 900 -200 200 L 40 40 1 1 B 
X P2.0 20 900 800 200 L 40 40 1 1 B 
X P2.1 6 900 700 200 L 40 40 1 1 B 
X P3.0/RXD 14 -900 300 200 R 40 40 1 1 B 
X P3.1/TXD 13 -900 200 200 R 40 40 1 1 B 
X P3.2/!INT 12 -900 100 200 R 40 40 1 1 B 
X P3.3/!INT1 11 -900 0 200 R 40 40 1 1 B 
X P3.4/T0 10 -900 -100 200 R 40 40 1 1 B 
X P3.5/T1 9 -900 -200 200 R 40 40 1 1 B 
X P3.6 8 -900 -300 200 R 40 40 1 1 B 
X P3.7 7 -900 -400 200 R 40 40 1 1 B 
X P4.0/RXDC 5 -900 -600 200 R 40 40 1 1 B 
X P4.1/TXDC 4 -900 -700 200 R 40 40 1 1 B 
X RST 19 -900 1000 200 R 40 40 1 1 I 
X VAGND 2 900 -600 200 L 40 40 1 1 I 
X VAREF 1 900 -500 200 L 40 40 1 1 I 
X VAVCC 3 900 -400 200 L 40 40 1 1 I 
X VCC 17 900 1000 200 L 40 40 1 1 W 
X VSS 18 900 -800 200 L 40 40 1 1 W 
X XTAL1 16 -900 800 200 R 40 40 1 1 I 
X XTAL2 15 -900 600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T89C5121
# Package Name: PLCC52
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF T89C5121 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T8X5121-PLCC52
F0 "IC" -300 200 50 H V L B
F1 "T89C5121" -300 0 50 H V L B
F2 "atmel-PLCC52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1100 -1000 1200 -1000
P 2 1 0 0 1200 -1000 1200 1000
P 2 1 0 0 1200 1000 -1000 1000
P 2 1 0 0 -1000 1000 -1100 900
P 2 1 0 0 -1100 900 -1100 -1000
X !RST 20 -1200 -600 100 R 40 40 1 1 B 
X ALE 12 -1200 200 100 R 40 40 1 1 B 
X CVCC 6 -300 1100 100 D 40 40 1 1 W 
X CVSS 2 100 1100 100 D 40 40 1 1 W 
X DVCC 46 1300 600 100 L 40 40 1 1 W 
X EA 10 -1200 400 100 R 40 40 1 1 B 
X EVCC 51 400 1100 100 D 40 40 1 1 P 
X LI 3 0 1100 100 D 40 40 1 1 W 
X P0.0/AD0 42 1300 200 100 L 40 40 1 1 B 
X P0.1/AD1 41 1300 100 100 L 40 40 1 1 B 
X P0.2/AD2 40 1300 0 100 L 40 40 1 1 B 
X P0.3/AD3 39 1300 -100 100 L 40 40 1 1 B 
X P0.4/AD4 33 600 -1100 100 U 40 40 1 1 B 
X P0.5/AD5 21 -600 -1100 100 U 40 40 1 1 B 
X P0.6/AD6 38 1300 -200 100 L 40 40 1 1 B 
X P0.7/AD7 30 300 -1100 100 U 40 40 1 1 B 
X P1.0/CIO 18 -1200 -400 100 R 40 40 1 1 B 
X P1.1/CC8 17 -1200 -300 100 R 40 40 1 1 B 
X P1.2/CPRES 16 -1200 -200 100 R 40 40 1 1 B 
X P1.3/CC4 9 -1200 500 100 R 40 40 1 1 B 
X P1.4/CCLK 8 -1200 600 100 R 40 40 1 1 B 
X P1.5/CRST 7 -400 1100 100 D 40 40 1 1 B 
X P2.0/A8 29 200 -1100 100 U 40 40 1 1 B 
X P2.1/A9 28 100 -1100 100 U 40 40 1 1 B 
X P2.2/A10 27 0 -1100 100 U 40 40 1 1 B 
X P2.3/A11 26 -100 -1100 100 U 40 40 1 1 B 
X P2.4/A12 19 -1200 -500 100 R 40 40 1 1 B 
X P2.5/A13 15 -1200 -100 100 R 40 40 1 1 B 
X P2.6/A14 14 -1200 0 100 R 40 40 1 1 B 
X P2.7/A15 13 -1200 100 100 R 40 40 1 1 B 
X P3.0/RXD 44 1300 400 100 L 40 40 1 1 B 
X P3.1/TXD 43 1300 300 100 L 40 40 1 1 B 
X P3.2/INT0 35 1300 -500 100 L 40 40 1 1 B 
X P3.3/INT1 37 1300 -300 100 L 40 40 1 1 B 
X P3.4/T0 36 1300 -400 100 L 40 40 1 1 B 
X P3.5/CIO1 34 1300 -600 100 L 40 40 1 1 B 
X P3.6/CCLK1/LED0 32 500 -1100 100 U 40 40 1 1 B 
X P3.7/CRST1/LED1 31 400 -1100 100 U 40 40 1 1 B 
X PSEN 11 -1200 300 100 R 40 40 1 1 B 
X VCC 24 -300 -1100 100 U 40 40 1 1 W 
X VCC@1 1 200 1100 100 D 40 40 1 1 W 
X VSS 25 -200 -1100 100 U 40 40 1 1 W 
X VSS@1 45 1300 500 100 L 40 40 1 1 W 
X XTAL1 23 -400 -1100 100 U 40 40 1 1 O 
X XTAL2 22 -500 -1100 100 U 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: T7024
# Package Name: MLF20-5X5-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF T7024 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: T7024
F0 "IC" -500 850 50 H V L B
F1 "T7024" -500 -1000 50 H V L B
F2 "atmel-MLF20-5X5-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 800 600 800
P 2 1 0 0 600 800 600 -900
P 2 1 0 0 600 -900 -500 -900
P 2 1 0 0 -500 -900 -500 800
X EXP EXP 700 -800 100 L 40 40 1 1 P 
X GND@1 6 -600 -400 100 R 40 40 1 1 W 
X GND@2 8 -600 -500 100 R 40 40 1 1 W 
X GND@3 10 -600 -600 100 R 40 40 1 1 W 
X GND@4 14 -600 -700 100 R 40 40 1 1 W 
X GND@5 18 -600 -800 100 R 40 40 1 1 W 
X LNA_IN 7 -600 200 100 R 40 40 1 1 I 
X LNA_OUT 1 700 300 100 L 40 40 1 1 I 
X PA_IN 20 -600 -200 100 R 40 40 1 1 I 
X PU 3 -600 600 100 R 40 40 1 1 I 
X RAMP 15 -600 0 100 R 40 40 1 1 I 
X RX_ON 2 -600 700 100 R 40 40 1 1 I 
X R_SWITCH 4 700 500 100 L 40 40 1 1 I 
X SWITCH_OUT 5 700 700 100 L 40 40 1 1 O 
X V1_PA 19 700 100 100 L 40 40 1 1 P 
X V2_PA@1 16 700 -200 100 L 40 40 1 1 P 
X V2_PA@2 17 700 -100 100 L 40 40 1 1 P 
X V3_PA_OUT@1 11 700 -600 100 L 40 40 1 1 P 
X V3_PA_OUT@2 12 700 -500 100 L 40 40 1 1 P 
X V3_PA_OUT@3 13 700 -400 100 L 40 40 1 1 P 
X VS_LNA 9 -600 400 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: TINY10P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY10P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY10P" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY10S
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY10S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY10S" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY11P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY11P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY11P" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY11S
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY11S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY11S" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY11LP
# Package Name: DIL08
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY11LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY11LP" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY11LS
# Package Name: SOIC8
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY11LS IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-1
F0 "IC" -500 430 50 H V L B
F1 "TINY11LS" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -300 -500 -300
P 2 1 0 0 -500 -300 -500 400
P 2 1 0 0 -500 400 500 400
P 2 1 0 0 500 400 500 -300
X (AIN0)PB0 5 700 -200 200 L 40 40 1 1 B 
X (AIN1)PB1 6 700 -100 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 300 200 L 40 40 1 1 B 
X (T0)PB2 7 700 0 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 100 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 200 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY12P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY12P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-2
F0 "IC" -500 330 50 H V L B
F1 "TINY12P" -500 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -400 -500 -400
P 2 1 0 0 -500 -400 -500 300
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 -400
X (MISO)PB1 6 700 -200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -300 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 -100 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 0 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 100 200 L 40 40 1 1 B 
X GND 4 -700 -300 200 R 40 40 1 1 W 
X VCC 8 -700 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY12S
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY12S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-2
F0 "IC" -500 330 50 H V L B
F1 "TINY12S" -500 -500 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -400 -500 -400
P 2 1 0 0 -500 -400 -500 300
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 -400
X (MISO)PB1 6 700 -200 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -300 200 L 40 40 1 1 B 
X (RESET)PB5 1 700 200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 -100 200 L 40 40 1 1 B 
X (XTAL1)PB3 2 700 0 200 L 40 40 1 1 B 
X (XTAL2)PB4 3 700 100 200 L 40 40 1 1 B 
X GND 4 -700 -300 200 R 40 40 1 1 W 
X VCC 8 -700 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13-20MM0
# Package Name: 10M1
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 2
#
DEF TINY13-20MM0 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13-20MM0" -700 -400 50 H V L B
F2 "atmel-10M1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 5 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 6 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 7 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 9 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 4 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 10 -800 500 100 R 40 40 1 1 W 
# Gate Name: P
# Symbol Name: GND
X GND 11 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13-20MU
# Package Name: 20M1
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 2
#
DEF TINY13-20MU IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13-20MU" -700 -400 50 H V L B
F2 "atmel-20M1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 21 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 11 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 12 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 14 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 5 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 15 -800 500 100 R 40 40 1 1 W 
# Gate Name: P
# Symbol Name: GND
X GND 8 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13-20PU
# Package Name: DIL08
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13-20PU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13-20PU" -700 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13-20SSU
# Package Name: 8S1
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13-20SSU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13-20SSU" -700 -400 50 H V L B
F2 "atmel-8S1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13-20SU
# Package Name: 8S2
# Dev Tech: -20
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13-20SU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13-20SU" -700 -400 50 H V L B
F2 "atmel-8S2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13V-10MM0
# Package Name: 10M1
# Dev Tech: V-10
# Dev Prefix: IC
# Gate count = 2
#
DEF TINY13V-10MM0 IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13V-10MM0" -700 -400 50 H V L B
F2 "atmel-10M1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 5 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 6 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 7 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 9 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 4 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 10 -800 500 100 R 40 40 1 1 W 
# Gate Name: P
# Symbol Name: GND
X GND 11 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13V-10MU
# Package Name: 20M1
# Dev Tech: V-10
# Dev Prefix: IC
# Gate count = 2
#
DEF TINY13V-10MU IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13V-10MU" -700 -400 50 H V L B
F2 "atmel-20M1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 21 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 11 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 12 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 14 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 5 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 15 -800 500 100 R 40 40 1 1 W 
# Gate Name: P
# Symbol Name: GND
X GND 8 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13V-10PU
# Package Name: DIL08
# Dev Tech: V-10
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13V-10PU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13V-10PU" -700 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13V-10SSU
# Package Name: 8S1
# Dev Tech: V-10
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13V-10SSU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13V-10SSU" -700 -400 50 H V L B
F2 "atmel-8S1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY13V-10SU
# Package Name: 8S2
# Dev Tech: V-10
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY13V-10SU IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY13
F0 "IC" -700 650 50 H V L B
F1 "TINY13V-10SU" -700 -400 50 H V L B
F2 "atmel-8S2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 600 1000 600
P 2 1 0 0 1000 600 1000 -300
P 2 1 0 0 1000 -300 -700 -300
P 2 1 0 0 -700 -300 -700 600
X GND 4 -800 -200 100 R 40 40 1 1 W 
X PB0/PCINT0/AIN0/OC0A/MOSI 5 -800 400 100 R 40 40 1 1 B 
X PB1/PCINT1/AIN1/OC0B/INT0/MISO 6 -800 300 100 R 40 40 1 1 B 
X PB2/PCINT2/SCK/ADC1/T0 7 -800 200 100 R 40 40 1 1 B 
X PB3/PCINT3/CLKI/ADC3 2 -800 100 100 R 40 40 1 1 B 
X PB4/PCINT4/ADC2 3 -800 0 100 R 40 40 1 1 B 
X PB5/PCINT5/!RESET!/ADC0/DW 1 -800 -100 100 R 40 40 1 1 B 
X VCC 8 -800 500 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY15LP
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY15LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-3
F0 "IC" -500 330 50 H V L B
F1 "TINY15LP" -500 -500 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -400 -500 -400
P 2 1 0 0 -500 -400 -500 300
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 -400
X (ADC0)PB5 1 700 200 200 L 40 40 1 1 B 
X (ADC1)PB2 7 700 -100 200 L 40 40 1 1 B 
X (ADC2)PB3 3 700 0 200 L 40 40 1 1 B 
X (ADC3)PB4 2 700 100 200 L 40 40 1 1 B 
X (AREF)PB0 5 700 -300 200 L 40 40 1 1 B 
X (OCP)PB1 6 700 -200 200 L 40 40 1 1 B 
X GND 4 -700 -300 200 R 40 40 1 1 W 
X VCC 8 -700 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY15LS
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY15LS IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 6-I/O-3
F0 "IC" -500 330 50 H V L B
F1 "TINY15LS" -500 -500 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 500 -400 -500 -400
P 2 1 0 0 -500 -400 -500 300
P 2 1 0 0 -500 300 500 300
P 2 1 0 0 500 300 500 -400
X (ADC0)PB5 1 700 200 200 L 40 40 1 1 B 
X (ADC1)PB2 7 700 -100 200 L 40 40 1 1 B 
X (ADC2)PB3 3 700 0 200 L 40 40 1 1 B 
X (ADC3)PB4 2 700 100 200 L 40 40 1 1 B 
X (AREF)PB0 5 700 -300 200 L 40 40 1 1 B 
X (OCP)PB1 6 700 -200 200 L 40 40 1 1 B 
X GND 4 -700 -300 200 R 40 40 1 1 W 
X VCC 8 -700 -200 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY22P
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY22P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "TINY22P" -500 -400 50 H V L B
F2 "atmel-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY22S
# Package Name: SOIC8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY22S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 5-I/O-1
F0 "IC" -500 330 50 H V L B
F1 "TINY22S" -500 -400 50 H V L B
F2 "atmel-SOIC8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -300 500 -300
P 2 1 0 0 500 -300 500 300
P 2 1 0 0 500 300 -500 300
P 2 1 0 0 -500 300 -500 -300
X (CLOCK)PB3 2 700 100 200 L 40 40 1 1 B 
X (MISO)PB1 6 700 -100 200 L 40 40 1 1 B 
X (MOSI)PB0 5 700 -200 200 L 40 40 1 1 B 
X (SCK)PB2 7 700 0 200 L 40 40 1 1 B 
X GND 4 -700 -200 200 R 40 40 1 1 W 
X PB4 3 700 200 200 L 40 40 1 1 B 
X RESET 1 -700 200 200 R 40 40 1 1 I I
X VCC 8 -700 -100 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26-M
# Package Name: MLF32-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26_M
F0 "IC" -700 930 50 H V L B
F1 "TINY26-M" -700 -1000 50 H V L B
F2 "atmel-MLF32-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 26 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 25 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 23 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 17 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 15 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 14 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 13 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 10 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 11 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 22 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 31 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 30 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 2 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 32 700 300 100 L 40 40 1 1 B 
X AVCC 18 -800 -400 100 R 40 40 1 1 W 
X GND 5 -800 -600 100 R 40 40 1 1 W 
X GND@1 21 -800 -700 100 R 40 40 1 1 W 
X THERMAL TH -800 -800 100 R 40 40 1 1 I 
X VCC 4 -800 -200 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26M
# Package Name: MLF32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26M" -700 -1000 50 H V L B
F2 "atmel-MLF32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 26 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 25 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 23 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 17 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 15 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 14 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 13 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 10 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 11 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 22 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 31 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 30 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 2 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 32 700 300 100 L 40 40 1 1 B 
X AVCC 18 -800 -500 100 R 40 40 1 1 W 
X GND 5 -800 -700 100 R 40 40 1 1 W 
X GND@1 21 -800 -800 100 R 40 40 1 1 W 
X VCC 4 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26P
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26P IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26P" -700 -1000 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 20 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 19 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 18 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 14 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 13 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 12 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 11 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 9 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 10 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 17 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 2 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 1 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 4 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 3 700 300 100 L 40 40 1 1 B 
X AVCC 15 -800 -500 100 R 40 40 1 1 W 
X GND 6 -800 -700 100 R 40 40 1 1 W 
X GND@1 16 -800 -800 100 R 40 40 1 1 W 
X VCC 5 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26S
# Package Name: SO20L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26S IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26S" -700 -1000 50 H V L B
F2 "atmel-SO20L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 20 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 19 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 18 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 14 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 13 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 12 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 11 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 9 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 10 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 17 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 2 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 1 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 4 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 3 700 300 100 L 40 40 1 1 B 
X AVCC 15 -800 -500 100 R 40 40 1 1 W 
X GND 6 -800 -700 100 R 40 40 1 1 W 
X GND@1 16 -800 -800 100 R 40 40 1 1 W 
X VCC 5 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26L-M
# Package Name: MLF32-TH
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26L-M IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26_M
F0 "IC" -700 930 50 H V L B
F1 "TINY26L-M" -700 -1000 50 H V L B
F2 "atmel-MLF32-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 26 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 25 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 23 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 17 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 15 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 14 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 13 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 10 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 11 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 22 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 31 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 30 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 2 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 32 700 300 100 L 40 40 1 1 B 
X AVCC 18 -800 -400 100 R 40 40 1 1 W 
X GND 5 -800 -600 100 R 40 40 1 1 W 
X GND@1 21 -800 -700 100 R 40 40 1 1 W 
X THERMAL TH -800 -800 100 R 40 40 1 1 I 
X VCC 4 -800 -200 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26LM
# Package Name: MLF32
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26LM IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26LM" -700 -1000 50 H V L B
F2 "atmel-MLF32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 26 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 25 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 23 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 17 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 15 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 14 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 13 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 10 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 11 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 22 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 31 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 30 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 2 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 32 700 300 100 L 40 40 1 1 B 
X AVCC 18 -800 -500 100 R 40 40 1 1 W 
X GND 5 -800 -700 100 R 40 40 1 1 W 
X GND@1 21 -800 -800 100 R 40 40 1 1 W 
X VCC 4 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26LP
# Package Name: DIL20
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26LP" -700 -1000 50 H V L B
F2 "atmel-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 20 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 19 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 18 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 14 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 13 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 12 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 11 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 9 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 10 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 17 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 2 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 1 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 4 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 3 700 300 100 L 40 40 1 1 B 
X AVCC 15 -800 -500 100 R 40 40 1 1 W 
X GND 6 -800 -700 100 R 40 40 1 1 W 
X GND@1 16 -800 -800 100 R 40 40 1 1 W 
X VCC 5 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY26LS
# Package Name: SO20L
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY26LS IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: TINY26
F0 "IC" -700 930 50 H V L B
F1 "TINY26LS" -700 -1000 50 H V L B
F2 "atmel-SO20L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 900 600 900
P 2 1 0 0 600 900 600 -900
P 2 1 0 0 600 -900 -700 -900
P 2 1 0 0 -700 -900 -700 900
X (ADC0)PA0 20 700 -800 100 L 40 40 1 1 B 
X (ADC1)PA1 19 700 -700 100 L 40 40 1 1 B 
X (ADC2)PA2 18 700 -600 100 L 40 40 1 1 B 
X (ADC3)PA4 14 700 -400 100 L 40 40 1 1 B 
X (ADC4)PA5 13 700 -300 100 L 40 40 1 1 B 
X (ADC5/AIN0)PA6 12 700 -200 100 L 40 40 1 1 B 
X (ADC6/AIN1)PA7 11 700 -100 100 L 40 40 1 1 B 
X (ADC7/XTAL1)PB4 7 700 500 100 L 40 40 1 1 B 
X (ADC8/XTAL2)PB5 8 700 600 100 L 40 40 1 1 B 
X (ADC9/INT0/T0)PB6 9 700 700 100 L 40 40 1 1 B 
X (ADC10/!RESET!)PB7 10 700 800 100 L 40 40 1 1 B 
X (AREF)PA3 17 700 -500 100 L 40 40 1 1 B 
X (MISO/DO/OC1A)PB1 2 700 200 100 L 40 40 1 1 B 
X (MOSI/DI/SDA/!OC1A!)PB0 1 700 100 100 L 40 40 1 1 B 
X (OC1B)PB3 4 700 400 100 L 40 40 1 1 B 
X (SCK/SCL/!OC1B!)PB2 3 700 300 100 L 40 40 1 1 B 
X AVCC 15 -800 -500 100 R 40 40 1 1 W 
X GND 6 -800 -700 100 R 40 40 1 1 W 
X GND@1 16 -800 -800 100 R 40 40 1 1 W 
X VCC 5 -800 -300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TINY28LA
# Package Name: TQFP32-08
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY28LA IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-4
F0 "IC" -600 1130 50 H V L B
F1 "TINY28LA" -600 -1200 50 H V L B
F2 "atmel-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 600 1100
P 2 1 0 0 600 1100 600 -1100
P 2 1 0 0 600 -1100 -600 -1100
P 2 1 0 0 -600 -1100 -600 1100
X (IR)PA2 25 800 900 200 L 40 40 1 1 O 
X GND 5 -800 0 200 R 40 40 1 1 W 
X GND1 21 -800 -100 200 R 40 40 1 1 W 
X NC1 3 600 -600 0 R 40 40 1 1 U 
X NC2 6 600 -700 0 R 40 40 1 1 U 
X NC3 19 600 -800 0 R 40 40 1 1 U 
X NC4 20 600 -900 0 R 40 40 1 1 U 
X NC5 22 600 -1000 0 R 40 40 1 1 U 
X PA0 28 800 700 200 L 40 40 1 1 B 
X PA1 27 800 800 200 L 40 40 1 1 B 
X PA3 26 800 1000 200 L 40 40 1 1 B 
X PB0(AIN0) 12 -800 -1000 200 R 40 40 1 1 I 
X PB1(AIN1) 13 -800 -900 200 R 40 40 1 1 I 
X PB2(T0) 14 -800 -800 200 R 40 40 1 1 I 
X PB3(INT0) 15 -800 -700 200 R 40 40 1 1 I 
X PB4(INT1) 16 -800 -600 200 R 40 40 1 1 I 
X PB5 17 -800 -500 200 R 40 40 1 1 I 
X PB6 23 -800 -400 200 R 40 40 1 1 I 
X PB7 24 -800 -300 200 R 40 40 1 1 I 
X PD0 30 800 -200 200 L 40 40 1 1 B 
X PD1 31 800 -100 200 L 40 40 1 1 B 
X PD2 32 800 0 200 L 40 40 1 1 B 
X PD3 1 800 100 200 L 40 40 1 1 B 
X PD4 2 800 200 200 L 40 40 1 1 B 
X PD5 9 800 300 200 L 40 40 1 1 B 
X PD6 10 800 400 200 L 40 40 1 1 B 
X PD7 11 800 500 200 L 40 40 1 1 B 
X RESET 29 -800 1000 200 R 40 40 1 1 I I
X VCC 4 -800 300 200 R 40 40 1 1 W 
X VCC1 18 -800 200 200 R 40 40 1 1 W 
X XTAL1 7 -800 500 200 R 40 40 1 1 B 
X XTAL2 8 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: TINY28LP
# Package Name: DIL28-3
# Dev Tech: L
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY28LP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-3
F0 "IC" -600 1130 50 H V L B
F1 "TINY28LP" -600 -1200 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 600 1100
P 2 1 0 0 600 1100 600 -1100
P 2 1 0 0 600 -1100 -600 -1100
P 2 1 0 0 -600 -1100 -600 1100
X (IR)PA2 25 800 900 200 L 40 40 1 1 O 
X GND 8 -800 0 200 R 40 40 1 1 W 
X GND1 22 -800 -100 200 R 40 40 1 1 W 
X NC1 21 600 -1000 0 R 40 40 1 1 U 
X PA0 28 800 700 200 L 40 40 1 1 B 
X PA1 27 800 800 200 L 40 40 1 1 B 
X PA3 26 800 1000 200 L 40 40 1 1 B 
X PB0(AIN0) 14 -800 -1000 200 R 40 40 1 1 I 
X PB1(AIN1) 15 -800 -900 200 R 40 40 1 1 I 
X PB2(T0) 16 -800 -800 200 R 40 40 1 1 I 
X PB3(INT0) 17 -800 -700 200 R 40 40 1 1 I 
X PB4(INT1) 18 -800 -600 200 R 40 40 1 1 I 
X PB5 19 -800 -500 200 R 40 40 1 1 I 
X PB6 23 -800 -400 200 R 40 40 1 1 I 
X PB7 24 -800 -300 200 R 40 40 1 1 I 
X PD0 2 800 -200 200 L 40 40 1 1 B 
X PD1 3 800 -100 200 L 40 40 1 1 B 
X PD2 4 800 0 200 L 40 40 1 1 B 
X PD3 5 800 100 200 L 40 40 1 1 B 
X PD4 6 800 200 200 L 40 40 1 1 B 
X PD5 11 800 300 200 L 40 40 1 1 B 
X PD6 12 800 400 200 L 40 40 1 1 B 
X PD7 13 800 500 200 L 40 40 1 1 B 
X RESET 1 -800 1000 200 R 40 40 1 1 I I
X VCC 7 -800 300 200 R 40 40 1 1 W 
X VCC1 20 -800 200 200 R 40 40 1 1 W 
X XTAL1 9 -800 500 200 R 40 40 1 1 B 
X XTAL2 10 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: TINY28VA
# Package Name: TQFP32-08
# Dev Tech: V
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY28VA IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-4
F0 "IC" -600 1130 50 H V L B
F1 "TINY28VA" -600 -1200 50 H V L B
F2 "atmel-TQFP32-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 600 1100
P 2 1 0 0 600 1100 600 -1100
P 2 1 0 0 600 -1100 -600 -1100
P 2 1 0 0 -600 -1100 -600 1100
X (IR)PA2 25 800 900 200 L 40 40 1 1 O 
X GND 5 -800 0 200 R 40 40 1 1 W 
X GND1 21 -800 -100 200 R 40 40 1 1 W 
X NC1 3 600 -600 0 R 40 40 1 1 U 
X NC2 6 600 -700 0 R 40 40 1 1 U 
X NC3 19 600 -800 0 R 40 40 1 1 U 
X NC4 20 600 -900 0 R 40 40 1 1 U 
X NC5 22 600 -1000 0 R 40 40 1 1 U 
X PA0 28 800 700 200 L 40 40 1 1 B 
X PA1 27 800 800 200 L 40 40 1 1 B 
X PA3 26 800 1000 200 L 40 40 1 1 B 
X PB0(AIN0) 12 -800 -1000 200 R 40 40 1 1 I 
X PB1(AIN1) 13 -800 -900 200 R 40 40 1 1 I 
X PB2(T0) 14 -800 -800 200 R 40 40 1 1 I 
X PB3(INT0) 15 -800 -700 200 R 40 40 1 1 I 
X PB4(INT1) 16 -800 -600 200 R 40 40 1 1 I 
X PB5 17 -800 -500 200 R 40 40 1 1 I 
X PB6 23 -800 -400 200 R 40 40 1 1 I 
X PB7 24 -800 -300 200 R 40 40 1 1 I 
X PD0 30 800 -200 200 L 40 40 1 1 B 
X PD1 31 800 -100 200 L 40 40 1 1 B 
X PD2 32 800 0 200 L 40 40 1 1 B 
X PD3 1 800 100 200 L 40 40 1 1 B 
X PD4 2 800 200 200 L 40 40 1 1 B 
X PD5 9 800 300 200 L 40 40 1 1 B 
X PD6 10 800 400 200 L 40 40 1 1 B 
X PD7 11 800 500 200 L 40 40 1 1 B 
X RESET 29 -800 1000 200 R 40 40 1 1 I I
X VCC 4 -800 300 200 R 40 40 1 1 W 
X VCC1 18 -800 200 200 R 40 40 1 1 W 
X XTAL1 7 -800 500 200 R 40 40 1 1 B 
X XTAL2 8 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: TINY28VP
# Package Name: DIL28-3
# Dev Tech: V
# Dev Prefix: IC
# Gate count = 1
#
DEF TINY28VP IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 20-I/O-3
F0 "IC" -600 1130 50 H V L B
F1 "TINY28VP" -600 -1200 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1100 600 1100
P 2 1 0 0 600 1100 600 -1100
P 2 1 0 0 600 -1100 -600 -1100
P 2 1 0 0 -600 -1100 -600 1100
X (IR)PA2 25 800 900 200 L 40 40 1 1 O 
X GND 8 -800 0 200 R 40 40 1 1 W 
X GND1 22 -800 -100 200 R 40 40 1 1 W 
X NC1 21 600 -1000 0 R 40 40 1 1 U 
X PA0 28 800 700 200 L 40 40 1 1 B 
X PA1 27 800 800 200 L 40 40 1 1 B 
X PA3 26 800 1000 200 L 40 40 1 1 B 
X PB0(AIN0) 14 -800 -1000 200 R 40 40 1 1 I 
X PB1(AIN1) 15 -800 -900 200 R 40 40 1 1 I 
X PB2(T0) 16 -800 -800 200 R 40 40 1 1 I 
X PB3(INT0) 17 -800 -700 200 R 40 40 1 1 I 
X PB4(INT1) 18 -800 -600 200 R 40 40 1 1 I 
X PB5 19 -800 -500 200 R 40 40 1 1 I 
X PB6 23 -800 -400 200 R 40 40 1 1 I 
X PB7 24 -800 -300 200 R 40 40 1 1 I 
X PD0 2 800 -200 200 L 40 40 1 1 B 
X PD1 3 800 -100 200 L 40 40 1 1 B 
X PD2 4 800 0 200 L 40 40 1 1 B 
X PD3 5 800 100 200 L 40 40 1 1 B 
X PD4 6 800 200 200 L 40 40 1 1 B 
X PD5 11 800 300 200 L 40 40 1 1 B 
X PD6 12 800 400 200 L 40 40 1 1 B 
X PD7 13 800 500 200 L 40 40 1 1 B 
X RESET 1 -800 1000 200 R 40 40 1 1 I I
X VCC 7 -800 300 200 R 40 40 1 1 W 
X VCC1 20 -800 200 200 R 40 40 1 1 W 
X XTAL1 9 -800 500 200 R 40 40 1 1 B 
X XTAL2 10 -800 700 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: XMEGA16A4A
# Package Name: TQFP44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XMEGA16A4A IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: XMEGA16A4
F0 "IC" -850 1650 50 H V L B
F1 "XMEGA16A4A" -850 -1700 50 H V L B
F2 "atmel-TQFP44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -850 1600 850 1600
P 2 1 0 0 850 1600 850 -1600
P 2 1 0 0 850 -1600 -850 -1600
P 2 1 0 0 -850 -1600 -850 1600
X !RESET!/PDI_CLK 35 -1050 1500 200 R 40 40 1 1 B 
X AVCC 39 -1050 900 200 R 40 40 1 1 W 
X GND 8 -1050 0 200 R 40 40 1 1 W 
X GND1 18 -1050 100 200 R 40 40 1 1 W 
X GND2 30 -1050 200 200 R 40 40 1 1 W 
X GND3 38 -1050 300 200 R 40 40 1 1 W 
X PA0 40 1050 800 200 L 40 40 1 1 B 
X PA1 41 1050 900 200 L 40 40 1 1 B 
X PA2 42 1050 1000 200 L 40 40 1 1 B 
X PA3 43 1050 1100 200 L 40 40 1 1 B 
X PA4 44 1050 1200 200 L 40 40 1 1 B 
X PA5 1 1050 1300 200 L 40 40 1 1 B 
X PA6 2 1050 1400 200 L 40 40 1 1 B 
X PA7 3 1050 1500 200 L 40 40 1 1 B 
X PB0 4 1050 300 200 L 40 40 1 1 B 
X PB1 5 1050 400 200 L 40 40 1 1 B 
X PB2 6 1050 500 200 L 40 40 1 1 B 
X PB3 7 1050 600 200 L 40 40 1 1 B 
X PC0 10 1050 -600 200 L 40 40 1 1 B 
X PC1 11 1050 -500 200 L 40 40 1 1 B 
X PC2 12 1050 -400 200 L 40 40 1 1 B 
X PC3 13 1050 -300 200 L 40 40 1 1 B 
X PC4 14 1050 -200 200 L 40 40 1 1 B 
X PC5 15 1050 -100 200 L 40 40 1 1 B 
X PC6 16 1050 0 200 L 40 40 1 1 B 
X PC7 17 1050 100 200 L 40 40 1 1 B 
X PD0 20 1050 -1500 200 L 40 40 1 1 B 
X PD1 21 1050 -1400 200 L 40 40 1 1 B 
X PD2 22 1050 -1300 200 L 40 40 1 1 B 
X PD3 23 1050 -1200 200 L 40 40 1 1 B 
X PD4 24 1050 -1100 200 L 40 40 1 1 B 
X PD5 25 1050 -1000 200 L 40 40 1 1 B 
X PD6 26 1050 -900 200 L 40 40 1 1 B 
X PD7 27 1050 -800 200 L 40 40 1 1 B 
X PDI_DATA 34 -1050 1300 200 R 40 40 1 1 B 
X PE0 28 -1050 -1500 200 R 40 40 1 1 B 
X PE1 29 -1050 -1400 200 R 40 40 1 1 B 
X PE2 32 -1050 -1300 200 R 40 40 1 1 B 
X PE3 33 -1050 -1200 200 R 40 40 1 1 B 
X PR0(XT2) 36 -1050 -1000 200 R 40 40 1 1 B 
X PR1(XT1) 37 -1050 -800 200 R 40 40 1 1 B 
X VCC 9 -1050 500 200 R 40 40 1 1 W 
X VCC1 19 -1050 600 200 R 40 40 1 1 W 
X VCC2 31 -1050 700 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: XMEGA16A4M1
# Package Name: MLF44-TH
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XMEGA16A4M1 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: XMEGA16A4
F0 "IC" -850 1650 50 H V L B
F1 "XMEGA16A4M1" -850 -1700 50 H V L B
F2 "atmel-MLF44-TH" 0 150 50 H I C C
DRAW
P 2 1 0 0 -850 1600 850 1600
P 2 1 0 0 850 1600 850 -1600
P 2 1 0 0 850 -1600 -850 -1600
P 2 1 0 0 -850 -1600 -850 1600
X !RESET!/PDI_CLK 35 -1050 1500 200 R 40 40 1 1 B 
X AVCC 39 -1050 900 200 R 40 40 1 1 W 
X GND 8 -1050 0 200 R 40 40 1 1 W 
X GND1 18 -1050 100 200 R 40 40 1 1 W 
X GND2 30 -1050 200 200 R 40 40 1 1 W 
X GND3 38 -1050 300 200 R 40 40 1 1 W 
X PA0 40 1050 800 200 L 40 40 1 1 B 
X PA1 41 1050 900 200 L 40 40 1 1 B 
X PA2 42 1050 1000 200 L 40 40 1 1 B 
X PA3 43 1050 1100 200 L 40 40 1 1 B 
X PA4 44 1050 1200 200 L 40 40 1 1 B 
X PA5 1 1050 1300 200 L 40 40 1 1 B 
X PA6 2 1050 1400 200 L 40 40 1 1 B 
X PA7 3 1050 1500 200 L 40 40 1 1 B 
X PB0 4 1050 300 200 L 40 40 1 1 B 
X PB1 5 1050 400 200 L 40 40 1 1 B 
X PB2 6 1050 500 200 L 40 40 1 1 B 
X PB3 7 1050 600 200 L 40 40 1 1 B 
X PC0 10 1050 -600 200 L 40 40 1 1 B 
X PC1 11 1050 -500 200 L 40 40 1 1 B 
X PC2 12 1050 -400 200 L 40 40 1 1 B 
X PC3 13 1050 -300 200 L 40 40 1 1 B 
X PC4 14 1050 -200 200 L 40 40 1 1 B 
X PC5 15 1050 -100 200 L 40 40 1 1 B 
X PC6 16 1050 0 200 L 40 40 1 1 B 
X PC7 17 1050 100 200 L 40 40 1 1 B 
X PD0 20 1050 -1500 200 L 40 40 1 1 B 
X PD1 21 1050 -1400 200 L 40 40 1 1 B 
X PD2 22 1050 -1300 200 L 40 40 1 1 B 
X PD3 23 1050 -1200 200 L 40 40 1 1 B 
X PD4 24 1050 -1100 200 L 40 40 1 1 B 
X PD5 25 1050 -1000 200 L 40 40 1 1 B 
X PD6 26 1050 -900 200 L 40 40 1 1 B 
X PD7 27 1050 -800 200 L 40 40 1 1 B 
X PDI_DATA 34 -1050 1300 200 R 40 40 1 1 B 
X PE0 28 -1050 -1500 200 R 40 40 1 1 B 
X PE1 29 -1050 -1400 200 R 40 40 1 1 B 
X PE2 32 -1050 -1300 200 R 40 40 1 1 B 
X PE3 33 -1050 -1200 200 R 40 40 1 1 B 
X PR0(XT2) 36 -1050 -1000 200 R 40 40 1 1 B 
X PR1(XT1) 37 -1050 -800 200 R 40 40 1 1 B 
X VCC 9 -1050 500 200 R 40 40 1 1 W 
X VCC1 19 -1050 600 200 R 40 40 1 1 W 
X VCC2 31 -1050 700 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: XMEGA128A1
# Package Name: TQFP100
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XMEGA128A1 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: XMEGA128A1
F0 "IC" -850 3200 50 H V L B
F1 "XMEGA128A1" -850 -3250 50 H V L B
F2 "atmel-TQFP100" 0 150 50 H I C C
DRAW
P 2 1 0 0 -850 3150 850 3150
P 2 1 0 0 850 3150 850 -3150
P 2 1 0 0 850 -3150 -850 -3150
P 2 1 0 0 -850 -3150 -850 3150
X !RESET!/PDI_CLK 90 -1050 3050 200 R 40 40 1 1 I 
X AVCC 4 -1050 2350 200 R 40 40 1 1 W 
X AVCC1 94 -1050 2450 200 R 40 40 1 1 W 
X GND 3 -1050 350 200 R 40 40 1 1 W 
X GND1 13 -1050 450 200 R 40 40 1 1 W 
X GND2 23 -1050 550 200 R 40 40 1 1 W 
X GND3 33 -1050 650 200 R 40 40 1 1 W 
X GND4 43 -1050 750 200 R 40 40 1 1 W 
X GND5 53 -1050 850 200 R 40 40 1 1 W 
X GND6 63 -1050 950 200 R 40 40 1 1 W 
X GND7 73 -1050 1050 200 R 40 40 1 1 W 
X GND8 84 -1050 1150 200 R 40 40 1 1 W 
X GND9 93 -1050 1250 200 R 40 40 1 1 W 
X PA0 95 1050 2350 200 L 40 40 1 1 B 
X PA1 96 1050 2450 200 L 40 40 1 1 B 
X PA2 97 1050 2550 200 L 40 40 1 1 B 
X PA3 98 1050 2650 200 L 40 40 1 1 B 
X PA4 99 1050 2750 200 L 40 40 1 1 B 
X PA5 100 1050 2850 200 L 40 40 1 1 B 
X PA6 1 1050 2950 200 L 40 40 1 1 B 
X PA7 2 1050 3050 200 L 40 40 1 1 B 
X PB0 5 1050 1450 200 L 40 40 1 1 B 
X PB1 6 1050 1550 200 L 40 40 1 1 B 
X PB2 7 1050 1650 200 L 40 40 1 1 B 
X PB3 8 1050 1750 200 L 40 40 1 1 B 
X PB4 9 1050 1850 200 L 40 40 1 1 B 
X PB5 10 1050 1950 200 L 40 40 1 1 B 
X PB6 11 1050 2050 200 L 40 40 1 1 B 
X PB7 12 1050 2150 200 L 40 40 1 1 B 
X PC0 15 1050 550 200 L 40 40 1 1 B 
X PC1 16 1050 650 200 L 40 40 1 1 B 
X PC2 17 1050 750 200 L 40 40 1 1 B 
X PC3 18 1050 850 200 L 40 40 1 1 B 
X PC4 19 1050 950 200 L 40 40 1 1 B 
X PC5 20 1050 1050 200 L 40 40 1 1 B 
X PC6 21 1050 1150 200 L 40 40 1 1 B 
X PC7 22 1050 1250 200 L 40 40 1 1 B 
X PD0 25 1050 -350 200 L 40 40 1 1 B 
X PD1 26 1050 -250 200 L 40 40 1 1 B 
X PD2 27 1050 -150 200 L 40 40 1 1 B 
X PD3 28 1050 -50 200 L 40 40 1 1 B 
X PD4 29 1050 50 200 L 40 40 1 1 B 
X PD5 30 1050 150 200 L 40 40 1 1 B 
X PD6 31 1050 250 200 L 40 40 1 1 B 
X PD7 32 1050 350 200 L 40 40 1 1 B 
X PDI_DATA 89 -1050 2850 200 R 40 40 1 1 B 
X PE0 35 1050 -1250 200 L 40 40 1 1 B 
X PE1 36 1050 -1150 200 L 40 40 1 1 B 
X PE2 37 1050 -1050 200 L 40 40 1 1 B 
X PE3 38 1050 -950 200 L 40 40 1 1 B 
X PE4 39 1050 -850 200 L 40 40 1 1 B 
X PE5 40 1050 -750 200 L 40 40 1 1 B 
X PE6 41 1050 -650 200 L 40 40 1 1 B 
X PE7 42 1050 -550 200 L 40 40 1 1 B 
X PF0 45 1050 -2150 200 L 40 40 1 1 B 
X PF1 46 1050 -2050 200 L 40 40 1 1 B 
X PF2 47 1050 -1950 200 L 40 40 1 1 B 
X PF3 48 1050 -1850 200 L 40 40 1 1 B 
X PF4 49 1050 -1750 200 L 40 40 1 1 B 
X PF5 50 1050 -1650 200 L 40 40 1 1 B 
X PF6 51 1050 -1550 200 L 40 40 1 1 B 
X PF7 52 1050 -1450 200 L 40 40 1 1 B 
X PH0 55 1050 -3050 200 L 40 40 1 1 B 
X PH1 56 1050 -2950 200 L 40 40 1 1 B 
X PH2 57 1050 -2850 200 L 40 40 1 1 B 
X PH3 58 1050 -2750 200 L 40 40 1 1 B 
X PH4 59 1050 -2650 200 L 40 40 1 1 B 
X PH5 60 1050 -2550 200 L 40 40 1 1 B 
X PH6 61 1050 -2450 200 L 40 40 1 1 B 
X PH7 62 1050 -2350 200 L 40 40 1 1 B 
X PJ0 65 -1050 -3050 200 R 40 40 1 1 B 
X PJ1 66 -1050 -2950 200 R 40 40 1 1 B 
X PJ2 67 -1050 -2850 200 R 40 40 1 1 B 
X PJ3 68 -1050 -2750 200 R 40 40 1 1 B 
X PJ4 69 -1050 -2650 200 R 40 40 1 1 B 
X PJ5 70 -1050 -2550 200 R 40 40 1 1 B 
X PJ6 71 -1050 -2450 200 R 40 40 1 1 B 
X PJ7 72 -1050 -2350 200 R 40 40 1 1 B 
X PK0 75 -1050 -2150 200 R 40 40 1 1 B 
X PK1 76 -1050 -2050 200 R 40 40 1 1 B 
X PK2 77 -1050 -1950 200 R 40 40 1 1 B 
X PK3 78 -1050 -1850 200 R 40 40 1 1 B 
X PK4 79 -1050 -1750 200 R 40 40 1 1 B 
X PK5 80 -1050 -1650 200 R 40 40 1 1 B 
X PK6 81 -1050 -1550 200 R 40 40 1 1 B 
X PK7 82 -1050 -1450 200 R 40 40 1 1 B 
X PQ0 85 -1050 -1250 200 R 40 40 1 1 B 
X PQ1 86 -1050 -1150 200 R 40 40 1 1 B 
X PQ2 87 -1050 -1050 200 R 40 40 1 1 B 
X PQ3 88 -1050 -950 200 R 40 40 1 1 B 
X PR0(XT2) 91 -1050 -750 200 R 40 40 1 1 B 
X PR1(XT1) 92 -1050 -550 200 R 40 40 1 1 B 
X VCC 14 -1050 1450 200 R 40 40 1 1 W 
X VCC1 24 -1050 1550 200 R 40 40 1 1 W 
X VCC2 34 -1050 1650 200 R 40 40 1 1 W 
X VCC3 44 -1050 1750 200 R 40 40 1 1 W 
X VCC4 54 -1050 1850 200 R 40 40 1 1 W 
X VCC5 64 -1050 1950 200 R 40 40 1 1 W 
X VCC6 74 -1050 2050 200 R 40 40 1 1 W 
X VCC7 83 -1050 2150 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#End Library
