xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Mar 17, 2022 at 23:09:16 CST
ncverilog
	testfixture1.v
	STI_DAC_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
	+access+r
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './STI_DAC_syn.sdf' is newer than expected.
	expected: Thu Mar 17 23:06:12 2022
	actual:   Thu Mar 17 23:08:59 2022
file: STI_DAC_syn.v
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \oem_addr_reg[4]  ( .D(n358), .CK(clk), .RN(n808), .QN(n800) );
                         |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,146|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[0]  ( .D(n359), .CK(clk), .RN(n808), .QN(n795) );
                         |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,147|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFNSRX1 odd1_wr_reg ( .D(N79), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n432)
                     |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,158|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 odd3_wr_reg ( .D(N77), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n430)
                     |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,160|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 even3_wr_reg ( .D(N81), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n428)
                      |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,162|22): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 even1_wr_reg ( .D(N83), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n426)
                      |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,164|22): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 odd2_wr_reg ( .D(N78), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n424)
                     |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,166|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 odd4_wr_reg ( .D(N76), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n422)
                     |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,168|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 even4_wr_reg ( .D(N80), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n420)
                      |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,170|22): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

  DFFNSRX1 even2_wr_reg ( .D(N82), .CKN(clk), .SN(1'b1), .RN(1'b1), .QN(n411)
                      |
xmelab: *W,CUVWSP (./STI_DAC_syn.v,172|22): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,19204): Q

	Reading SDF file from location "STI_DAC_syn.sdf"
	Compiled SDF file "STI_DAC_syn.sdf.X" older than source SDF file "STI_DAC_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "STI_DAC_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     STI_DAC_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture1.u_rtl
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: 
		 No. of Pathdelays = 1512    	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (1512/1512) 
		 No. of Tchecks    = 382     	 No. of Disabled Tchecks    = 0        Annotated = 91.10% (348/382) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	          1512	             0	              1512	                100.00
		       $hold	            16	             0	                 0	                  0.00
		      $width	           183	             0	               183	                100.00
		  $setuphold	           183	             0	               165	                 90.16
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.STI_DAC:v <0x266171c1>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  488      58
		UDPs:                      60       1
		Primitives:              1118       6
		Timing outputs:           541      17
		Registers:                114      59
		Scalar wires:             629       -
		Expanded wires:            18       2
		Vectored wires:             2       -
		Always blocks:             10      10
		Initial blocks:            13      13
		Cont. assignments:          1       6
		Pseudo assignments:         3       3
		Timing checks:            565      69
		Interconnect:            1437       -
		Delayed tcheck signals:   183      63
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
*Verdi* Loading libsscore_xcelium.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
--------------------------- Simulation Pattern is ready !!---------------------------
FSDB Dumper for Xcelium, Release Verdi_S-2021.09, Linux x86_64/64bit, 08/29/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STI_DAC.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
--------------------------- [ testfuxture1.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage !!---------------------------
--------------------------- Simulation at serial data output and result verify !! ---------------------------
--------------------------- so_data simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of so_data is PASS!!!

============================================================================
--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 98912227 PS + 0
./testfixture1.v:196      $finish;
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Mar 17, 2022 at 23:09:18 CST  (total: 00:00:02)
