// Seed: 755290633
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    output tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    input uwire id_10
);
  logic [7:0] id_12;
  assign id_12[1] = 1 == -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14,
    input wor id_15,
    output wand id_16
);
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_2,
      id_3,
      id_3,
      id_7,
      id_11,
      id_10,
      id_5
  );
endmodule
