

================================================================
== Vivado HLS Report for 'PSInterface'
================================================================
* Date:           Thu Jul 25 00:35:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        PSInterface
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.000|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|      638|     1064|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      638|     1064|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+------+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+------+-----+
    |PSInterface_AXILiteS_s_axi_U  |PSInterface_AXILiteS_s_axi  |        0|      0|  638|  1064|    0|
    +------------------------------+----------------------------+---------+-------+-----+------+-----+
    |Total                         |                            |        0|      0|  638|  1064|    0|
    +------------------------------+----------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    8|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    8|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |     AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |     AXILiteS    |    pointer   |
|start_V                 | out |    1|    ap_none   |     start_V     |    pointer   |
|pkt_num_V               | out |   32|    ap_none   |    pkt_num_V    |    pointer   |
|pkt_len_V               | out |   16|    ap_none   |    pkt_len_V    |    pointer   |
|remote_ip_V             | out |   32|    ap_none   |   remote_ip_V   |    pointer   |
|remote_port_V           | out |   16|    ap_none   |  remote_port_V  |    pointer   |
|local_port_V            | out |   16|    ap_none   |   local_port_V  |    pointer   |
|tx_timeElapse_V         |  in |   64|    ap_none   | tx_timeElapse_V |    scalar    |
|tx_done_V               |  in |    1|    ap_none   |    tx_done_V    |    scalar    |
|latency_sum_V           |  in |   64|    ap_none   |  latency_sum_V  |    scalar    |
|rx_timeElapse_V         |  in |   64|    ap_none   | rx_timeElapse_V |    scalar    |
|rx_cnt_V                |  in |   32|    ap_none   |     rx_cnt_V    |    scalar    |
|rx_done_V               |  in |    1|    ap_none   |    rx_done_V    |    scalar    |
|rx_error_V              |  in |    1|    ap_none   |    rx_error_V   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |   PSInterface   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |   PSInterface   | return value |
+------------------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_start_V), !map !50"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_pkt_num_V), !map !56"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_pkt_len_V), !map !60"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_remote_ip_V), !map !64"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_remote_port_V), !map !68"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_local_port_V), !map !72"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timeElapse_high_V), !map !76"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timeElapse_low_V), !map !82"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_done_V), !map !86"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_latency_sum_high_V), !map !90"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_latency_sum_low_V), !map !94"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timeElaspe_high_V), !map !98"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timeElaspe_low_V), !map !102"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_done_V), !map !106"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_error_V), !map !110"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_curr_cnt_V), !map !114"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start_V), !map !118"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pkt_num_V), !map !122"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pkt_len_V), !map !126"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %remote_ip_V), !map !130"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %remote_port_V), !map !134"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %local_port_V), !map !138"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %tx_timeElapse_V), !map !142"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %tx_done_V), !map !146"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %latency_sum_V), !map !150"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %rx_timeElapse_V), !map !154"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rx_cnt_V), !map !158"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rx_done_V), !map !162"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rx_error_V), !map !166"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @PSInterface_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rx_error_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rx_error_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 32 'read' 'rx_error_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rx_done_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rx_done_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 33 'read' 'rx_done_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rx_cnt_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %rx_cnt_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 34 'read' 'rx_cnt_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rx_timeElapse_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %rx_timeElapse_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 35 'read' 'rx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%latency_sum_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %latency_sum_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 36 'read' 'latency_sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tx_done_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %tx_done_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 37 'read' 'tx_done_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tx_timeElapse_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %tx_timeElapse_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 38 'read' 'tx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%axil_local_port_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_local_port_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 39 'read' 'axil_local_port_V_re' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%axil_remote_port_V_r = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_remote_port_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 40 'read' 'axil_remote_port_V_r' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%axil_remote_ip_V_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_remote_ip_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 41 'read' 'axil_remote_ip_V_rea' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%axil_pkt_len_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_pkt_len_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 42 'read' 'axil_pkt_len_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%axil_pkt_num_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_pkt_num_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 43 'read' 'axil_pkt_num_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%axil_start_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_start_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 44 'read' 'axil_start_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:66]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_start_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:67]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_pkt_num_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:68]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_pkt_len_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:69]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_remote_ip_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:70]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_remote_port_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:71]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_local_port_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:72]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timeElapse_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:73]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timeElapse_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:74]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_done_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:75]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_latency_sum_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:76]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_latency_sum_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:77]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timeElaspe_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:78]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timeElaspe_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:79]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_done_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:80]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_error_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:81]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_curr_cnt_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:82]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %start_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:83]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pkt_num_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:84]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %pkt_len_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:85]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remote_ip_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:86]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %remote_port_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:87]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %local_port_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:88]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:89]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %tx_done_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:90]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %latency_sum_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:91]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %rx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:92]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rx_cnt_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:93]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rx_done_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:94]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rx_error_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:95]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %axil_start_V_read to i1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:97]   --->   Operation 75 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %start_V, i1 %p_Result_s)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:97]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %pkt_num_V, i32 %axil_pkt_num_V_read)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:98]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %axil_pkt_len_V_read to i16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:99]   --->   Operation 78 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %pkt_len_V, i16 %trunc_ln209)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:99]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %remote_ip_V, i32 %axil_remote_ip_V_rea)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:100]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i32 %axil_remote_port_V_r to i16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:101]   --->   Operation 81 'trunc' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %remote_port_V, i16 %trunc_ln209_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:101]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = trunc i32 %axil_local_port_V_re to i16" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:102]   --->   Operation 83 'trunc' 'trunc_ln209_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %local_port_V, i16 %trunc_ln209_2)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:102]   --->   Operation 84 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_curr_cnt_V, i32 %rx_cnt_V_read)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:104]   --->   Operation 85 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tx_timeElapse_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:105]   --->   Operation 86 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timeElapse_high_V, i32 %p_Result_7)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:105]   --->   Operation 87 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tx_timeElapse_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:106]   --->   Operation 88 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timeElapse_low_V, i32 %trunc_ln647)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:106]   --->   Operation 89 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i1 %tx_done_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:107]   --->   Operation 90 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_done_V, i32 %zext_ln209)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:107]   --->   Operation 91 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %latency_sum_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:108]   --->   Operation 92 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_latency_sum_high_V, i32 %p_Result_9)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:108]   --->   Operation 93 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %latency_sum_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:109]   --->   Operation 94 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_latency_sum_low_V, i32 %trunc_ln647_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:109]   --->   Operation 95 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %rx_timeElapse_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:110]   --->   Operation 96 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timeElaspe_high_V, i32 %p_Result_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:110]   --->   Operation 97 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i64 %rx_timeElapse_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:111]   --->   Operation 98 'trunc' 'trunc_ln647_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timeElaspe_low_V, i32 %trunc_ln647_2)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:111]   --->   Operation 99 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %rx_done_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:112]   --->   Operation 100 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_done_V, i32 %zext_ln209_1)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:112]   --->   Operation 101 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %rx_error_V_read to i32" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:113]   --->   Operation 102 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_error_V, i32 %zext_ln209_2)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:113]   --->   Operation 103 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:114]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ axil_start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_pkt_num_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_pkt_len_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_remote_ip_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_remote_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_local_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_tx_timeElapse_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_tx_timeElapse_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_tx_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_latency_sum_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_latency_sum_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_timeElaspe_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_timeElaspe_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_error_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_curr_cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_num_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_len_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ remote_ip_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ remote_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ latency_sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_error_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
spectopmodule_ln0    (spectopmodule) [ 00]
rx_error_V_read      (read         ) [ 00]
rx_done_V_read       (read         ) [ 00]
rx_cnt_V_read        (read         ) [ 00]
rx_timeElapse_V_read (read         ) [ 00]
latency_sum_V_read   (read         ) [ 00]
tx_done_V_read       (read         ) [ 00]
tx_timeElapse_V_read (read         ) [ 00]
axil_local_port_V_re (read         ) [ 00]
axil_remote_port_V_r (read         ) [ 00]
axil_remote_ip_V_rea (read         ) [ 00]
axil_pkt_len_V_read  (read         ) [ 00]
axil_pkt_num_V_read  (read         ) [ 00]
axil_start_V_read    (read         ) [ 00]
specinterface_ln66   (specinterface) [ 00]
specinterface_ln67   (specinterface) [ 00]
specinterface_ln68   (specinterface) [ 00]
specinterface_ln69   (specinterface) [ 00]
specinterface_ln70   (specinterface) [ 00]
specinterface_ln71   (specinterface) [ 00]
specinterface_ln72   (specinterface) [ 00]
specinterface_ln73   (specinterface) [ 00]
specinterface_ln74   (specinterface) [ 00]
specinterface_ln75   (specinterface) [ 00]
specinterface_ln76   (specinterface) [ 00]
specinterface_ln77   (specinterface) [ 00]
specinterface_ln78   (specinterface) [ 00]
specinterface_ln79   (specinterface) [ 00]
specinterface_ln80   (specinterface) [ 00]
specinterface_ln81   (specinterface) [ 00]
specinterface_ln82   (specinterface) [ 00]
specinterface_ln83   (specinterface) [ 00]
specinterface_ln84   (specinterface) [ 00]
specinterface_ln85   (specinterface) [ 00]
specinterface_ln86   (specinterface) [ 00]
specinterface_ln87   (specinterface) [ 00]
specinterface_ln88   (specinterface) [ 00]
specinterface_ln89   (specinterface) [ 00]
specinterface_ln90   (specinterface) [ 00]
specinterface_ln91   (specinterface) [ 00]
specinterface_ln92   (specinterface) [ 00]
specinterface_ln93   (specinterface) [ 00]
specinterface_ln94   (specinterface) [ 00]
specinterface_ln95   (specinterface) [ 00]
p_Result_s           (trunc        ) [ 00]
write_ln97           (write        ) [ 00]
write_ln98           (write        ) [ 00]
trunc_ln209          (trunc        ) [ 00]
write_ln99           (write        ) [ 00]
write_ln100          (write        ) [ 00]
trunc_ln209_1        (trunc        ) [ 00]
write_ln101          (write        ) [ 00]
trunc_ln209_2        (trunc        ) [ 00]
write_ln102          (write        ) [ 00]
write_ln104          (write        ) [ 00]
p_Result_7           (partselect   ) [ 00]
write_ln105          (write        ) [ 00]
trunc_ln647          (trunc        ) [ 00]
write_ln106          (write        ) [ 00]
zext_ln209           (zext         ) [ 00]
write_ln107          (write        ) [ 00]
p_Result_9           (partselect   ) [ 00]
write_ln108          (write        ) [ 00]
trunc_ln647_1        (trunc        ) [ 00]
write_ln109          (write        ) [ 00]
p_Result_1           (partselect   ) [ 00]
write_ln110          (write        ) [ 00]
trunc_ln647_2        (trunc        ) [ 00]
write_ln111          (write        ) [ 00]
zext_ln209_1         (zext         ) [ 00]
write_ln112          (write        ) [ 00]
zext_ln209_2         (zext         ) [ 00]
write_ln113          (write        ) [ 00]
ret_ln114            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axil_start_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_start_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axil_pkt_num_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_pkt_num_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axil_pkt_len_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_pkt_len_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="axil_remote_ip_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_remote_ip_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="axil_remote_port_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_remote_port_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="axil_local_port_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_local_port_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="axil_tx_timeElapse_high_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_timeElapse_high_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="axil_tx_timeElapse_low_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_timeElapse_low_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="axil_tx_done_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_done_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axil_latency_sum_high_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_latency_sum_high_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axil_latency_sum_low_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_latency_sum_low_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="axil_rx_timeElaspe_high_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_timeElaspe_high_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="axil_rx_timeElaspe_low_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_timeElaspe_low_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axil_rx_done_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_done_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axil_rx_error_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_error_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axil_rx_curr_cnt_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_curr_cnt_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="start_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pkt_num_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_num_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pkt_len_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_len_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="remote_ip_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="remote_ip_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="remote_port_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="remote_port_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="local_port_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_port_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tx_timeElapse_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tx_done_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_done_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="latency_sum_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latency_sum_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rx_timeElapse_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rx_cnt_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_cnt_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rx_done_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_done_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rx_error_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_error_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="PSInterface_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="rx_error_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_error_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rx_done_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_done_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rx_cnt_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_cnt_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="rx_timeElapse_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_timeElapse_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="latency_sum_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="latency_sum_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tx_done_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_done_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tx_timeElapse_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_timeElapse_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="axil_local_port_V_re_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_local_port_V_re/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="axil_remote_port_V_r_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_remote_port_V_r/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="axil_remote_ip_V_rea_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_remote_ip_V_rea/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="axil_pkt_len_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_pkt_len_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="axil_pkt_num_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_pkt_num_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="axil_start_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_start_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln97_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln98_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln99_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="16" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln100_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln101_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln102_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="16" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln104_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln105_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln106_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln107_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln108_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln109_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln109/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln110_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln110/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln111_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln112_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln112/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln113_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Result_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln209_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln209_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln209_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln647_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln209_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln647_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln647_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln209_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln209_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="86" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="88" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="152" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="88" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="110" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="90" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="90" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="90" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="90" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="90" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="170" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="299"><net_src comp="158" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="304"><net_src comp="146" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="309"><net_src comp="140" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="317"><net_src comp="92" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="134" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="96" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="325"><net_src comp="134" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="330"><net_src comp="128" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="338"><net_src comp="92" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="122" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="94" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="342"><net_src comp="332" pin="4"/><net_sink comp="249" pin=2"/></net>

<net id="346"><net_src comp="122" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="354"><net_src comp="92" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="116" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="94" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="358"><net_src comp="348" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="362"><net_src comp="116" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="367"><net_src comp="104" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="372"><net_src comp="98" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axil_tx_timeElapse_high_V | {1 }
	Port: axil_tx_timeElapse_low_V | {1 }
	Port: axil_tx_done_V | {1 }
	Port: axil_latency_sum_high_V | {1 }
	Port: axil_latency_sum_low_V | {1 }
	Port: axil_rx_timeElaspe_high_V | {1 }
	Port: axil_rx_timeElaspe_low_V | {1 }
	Port: axil_rx_done_V | {1 }
	Port: axil_rx_error_V | {1 }
	Port: axil_rx_curr_cnt_V | {1 }
	Port: start_V | {1 }
	Port: pkt_num_V | {1 }
	Port: pkt_len_V | {1 }
	Port: remote_ip_V | {1 }
	Port: remote_port_V | {1 }
	Port: local_port_V | {1 }
 - Input state : 
	Port: PSInterface : axil_start_V | {1 }
	Port: PSInterface : axil_pkt_num_V | {1 }
	Port: PSInterface : axil_pkt_len_V | {1 }
	Port: PSInterface : axil_remote_ip_V | {1 }
	Port: PSInterface : axil_remote_port_V | {1 }
	Port: PSInterface : axil_local_port_V | {1 }
	Port: PSInterface : tx_timeElapse_V | {1 }
	Port: PSInterface : tx_done_V | {1 }
	Port: PSInterface : latency_sum_V | {1 }
	Port: PSInterface : rx_timeElapse_V | {1 }
	Port: PSInterface : rx_cnt_V | {1 }
	Port: PSInterface : rx_done_V | {1 }
	Port: PSInterface : rx_error_V | {1 }
  - Chain level:
	State 1
		write_ln97 : 1
		write_ln99 : 1
		write_ln101 : 1
		write_ln102 : 1
		write_ln105 : 1
		write_ln106 : 1
		write_ln107 : 1
		write_ln108 : 1
		write_ln109 : 1
		write_ln110 : 1
		write_ln111 : 1
		write_ln112 : 1
		write_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|
| Operation|          Functional Unit         |
|----------|----------------------------------|
|          |    rx_error_V_read_read_fu_98    |
|          |    rx_done_V_read_read_fu_104    |
|          |     rx_cnt_V_read_read_fu_110    |
|          | rx_timeElapse_V_read_read_fu_116 |
|          |  latency_sum_V_read_read_fu_122  |
|          |    tx_done_V_read_read_fu_128    |
|   read   | tx_timeElapse_V_read_read_fu_134 |
|          | axil_local_port_V_re_read_fu_140 |
|          | axil_remote_port_V_r_read_fu_146 |
|          | axil_remote_ip_V_rea_read_fu_152 |
|          |  axil_pkt_len_V_read_read_fu_158 |
|          |  axil_pkt_num_V_read_read_fu_164 |
|          |   axil_start_V_read_read_fu_170  |
|----------|----------------------------------|
|          |      write_ln97_write_fu_176     |
|          |      write_ln98_write_fu_183     |
|          |      write_ln99_write_fu_191     |
|          |     write_ln100_write_fu_198     |
|          |     write_ln101_write_fu_206     |
|          |     write_ln102_write_fu_213     |
|          |     write_ln104_write_fu_220     |
|   write  |     write_ln105_write_fu_228     |
|          |     write_ln106_write_fu_235     |
|          |     write_ln107_write_fu_242     |
|          |     write_ln108_write_fu_249     |
|          |     write_ln109_write_fu_256     |
|          |     write_ln110_write_fu_263     |
|          |     write_ln111_write_fu_270     |
|          |     write_ln112_write_fu_277     |
|          |     write_ln113_write_fu_284     |
|----------|----------------------------------|
|          |         p_Result_s_fu_291        |
|          |        trunc_ln209_fu_296        |
|          |       trunc_ln209_1_fu_301       |
|   trunc  |       trunc_ln209_2_fu_306       |
|          |        trunc_ln647_fu_322        |
|          |       trunc_ln647_1_fu_343       |
|          |       trunc_ln647_2_fu_359       |
|----------|----------------------------------|
|          |         p_Result_7_fu_311        |
|partselect|         p_Result_9_fu_332        |
|          |         p_Result_1_fu_348        |
|----------|----------------------------------|
|          |         zext_ln209_fu_327        |
|   zext   |        zext_ln209_1_fu_364       |
|          |        zext_ln209_2_fu_369       |
|----------|----------------------------------|
|   Total  |                                  |
|----------|----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
