
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/utils_1/imports/synth_1/game.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/utils_1/imports/synth_1/game.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top game -part xc7a35ticpg236-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.4) has a newer major version in the IP Catalog. * Current project part 'xc7a35ticpg236-1L' and the part 'xc7a35tcpg236-1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.391 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/regF.vhd:27]
WARNING: [Synth 8-1565] actual for formal port numberin is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/LFG.vhd:40]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/bullet.vhd:21]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invaderBullet.vhd:21]
WARNING: [Synth 8-1565] actual for formal port reset_n is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2359]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2372]
WARNING: [Synth 8-1565] actual for formal port hide is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2396]
WARNING: [Synth 8-1565] actual for formal port xin is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2428]
WARNING: [Synth 8-1565] actual for formal port yin is neither a static name nor a globally static expression [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2429]
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:27]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/vga.vhd:24]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/.Xil/Vivado-13240-DESKTOP-13Q7Q8S/realtime/clk_wiz_0_stub.v:5' bound to instance 'pixel_clock' of component 'clk_wiz_0' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/vga.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/.Xil/Vivado-13240-DESKTOP-13Q7Q8S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/.Xil/Vivado-13240-DESKTOP-13Q7Q8S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/vga.vhd:24]
INFO: [Synth 8-638] synthesizing module 'pmod_joystick' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/pmod_joystick.vhd:42]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/spi_master.vhd:32' bound to instance 'spi_master_0' of component 'spi_master' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/pmod_joystick.vhd:76]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (3#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/spi_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'pmod_joystick' (4#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/pmod_joystick.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ship' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/ship.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ship' (5#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/ship.vhd:10]
INFO: [Synth 8-638] synthesizing module 'gameClock' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:12]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff0' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:30]
INFO: [Synth 8-638] synthesizing module 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'JK' (6#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:17]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
INFO: [Synth 8-3491] module 'JK' declared at 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/JK.vhd:6' bound to instance 'ff_i' of component 'JK' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:42]
WARNING: [Synth 8-3848] Net rst in module/entity gameClock does not have driver. [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'gameClock' (7#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/gameClock.vhd:12]
INFO: [Synth 8-638] synthesizing module 'LFG' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/LFG.vhd:14]
INFO: [Synth 8-638] synthesizing module 'regF' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/regF.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'regF' (8#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/regF.vhd:21]
WARNING: [Synth 8-3848] Net clkOut in module/entity LFG does not have driver. [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/LFG.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'LFG' (9#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/LFG.vhd:14]
INFO: [Synth 8-638] synthesizing module 'bullet' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/bullet.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bullet' (10#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/bullet.vhd:13]
INFO: [Synth 8-638] synthesizing module 'invader' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invader.vhd:19]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invader.vhd:33]
WARNING: [Synth 8-614] signal 'xIn' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invader.vhd:33]
WARNING: [Synth 8-614] signal 'yIn' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invader.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'invader' (11#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invader.vhd:19]
INFO: [Synth 8-638] synthesizing module 'invaderBullet' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invaderBullet.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'invaderBullet' (12#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invaderBullet.vhd:13]
WARNING: [Synth 8-614] signal 'updatePos' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2499]
WARNING: [Synth 8-614] signal 'posX' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2499]
WARNING: [Synth 8-614] signal 'clkBullet' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2509]
WARNING: [Synth 8-614] signal 'clkBullet' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2525]
WARNING: [Synth 8-614] signal 'lives' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'hideInvader' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'hideBullet' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'collision' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posYBullet' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posXBullet' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'invencibilityTimer' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posY' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posX' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posYInvader' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'posXInvader' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'hideBulletInvader' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'bulletInvaderY' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
WARNING: [Synth 8-614] signal 'bulletInvaderX' is read in the process but is not in the sensitivity list [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2626]
INFO: [Synth 8-256] done synthesizing module 'game' (13#1) [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:27]
WARNING: [Synth 8-7129] Port clk in module LFG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1253.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Finished Parsing XDC File [c:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/pixel_clock'
Parsing XDC File [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/constrs_1/imports/SPACE_INVADERS_SRCS/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/constrs_1/imports/SPACE_INVADERS_SRCS/Basys3_Master.xdc:10]
Finished Parsing XDC File [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/constrs_1/imports/SPACE_INVADERS_SRCS/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/constrs_1/imports/SPACE_INVADERS_SRCS/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/game_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/constrs_1/imports/SPACE_INVADERS_SRCS/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1291.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1291.848 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.848 ; gain = 38.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.848 ; gain = 38.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for VGA/pixel_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1291.848 ; gain = 38.457
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_joystick'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
    initiate_transaction |                              001 |                              001
           byte_transact |                              010 |                              010
              byte_pause |                              011 |                              011
          output_results |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_joystick'
WARNING: [Synth 8-327] inferring latch for variable 'yIn_reg' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/ship.vhd:21]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/bullet.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/invaderBullet.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'posXInBullet_reg' [C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.srcs/sources_1/imports/SPACE_INVADERS_SRCS/game.vhd:2398]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1291.848 ; gain = 38.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 56    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 256   
	   2 Input   10 Bit       Adders := 28    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 139   
	               10 Bit    Registers := 37    
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 4     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   5 Input   18 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 164   
	   3 Input   10 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 26    
	   4 Input   10 Bit        Muxes := 13    
	   3 Input    9 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 6     
	  30 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 5     
	  10 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  57 Input    4 Bit        Muxes := 1     
	  64 Input    4 Bit        Muxes := 1     
	  62 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 58    
	  27 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 607   
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (y_reg[9]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[9]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[8]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[8]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[7]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[7]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[5]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[5]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[4]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[4]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[2]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[2]_C) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[1]_LDC) is unused and will be removed from module bullet.
WARNING: [Synth 8-3332] Sequential element (y_reg[1]_C) is unused and will be removed from module bullet.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 1484.051 ; gain = 230.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
|game        | ROM[0]     | 2048x8        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1484.051 ; gain = 230.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:37 . Memory (MB): peak = 1509.566 ; gain = 256.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:43 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \VGA/pixel_clock  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|game        | JOYSTICK/spi_master_0/rx_buffer_reg[5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     2|
|3     |CARRY4  |  1593|
|4     |LUT1    |   363|
|5     |LUT2    |  1848|
|6     |LUT3    |  1728|
|7     |LUT4    |  3367|
|8     |LUT5    |  2245|
|9     |LUT6    |  4070|
|10    |MUXF7   |   626|
|11    |MUXF8   |   297|
|12    |SRL16E  |     1|
|13    |FDCE    |   666|
|14    |FDPE    |   506|
|15    |FDRE    |  1049|
|16    |FDSE    |    81|
|17    |LD      |   319|
|18    |LDC     |   270|
|19    |IBUF    |     2|
|20    |OBUF    |    16|
|21    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 1518.586 ; gain = 226.738
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1518.586 ; gain = 265.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1518.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 27 inverter(s) to 297 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1518.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 589 instances were transformed.
  LD => LDCE: 22 instances
  LD => LDCE (inverted pins: G): 297 instances
  LDC => LDCE: 270 instances

Synth Design complete, checksum: d10c413d
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 58 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 1518.586 ; gain = 265.195
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ciruu/Desktop/SquareInvaders/SquareInvaders.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 18 10:17:31 2023...
