/********************************************************************
 * Copyright (C) 2003-2018 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
/*********************************************************************
* file: cslr_cpts.h
*
* Brief: This file contains the Register Description for cpts
*
*********************************************************************/
#ifndef CSLR_CPTS_V1_H_
#define CSLR_CPTS_V1_H_

/* Modified by CSL team for:
 *      (1) Header files are included to be RTSC compliant
 */
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>

#ifdef __cplusplus
extern "C" {
#endif

/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 IDVER_REG; /* Identification and Version Register */
    volatile Uint32 CONTROL_REG; /* Time Sync Control Register */
    volatile Uint32 RFTCLK_SEL_REG; /* RFTCLK Select Register */
    volatile Uint32 TS_PUSH_REG; /* Time Stamp Event Push Register */
    volatile Uint32 TS_LOAD_LOW_VAL_REG; /* Time Stamp Load Low Value Register */
    volatile Uint32 TS_LOAD_EN_REG; /* Time Stamp Load Enable Register */
    volatile Uint32 TS_COMP_LOW_VAL_REG; /* Time Stamp Comparison Low Value Register */
    volatile Uint32 TS_COMP_LEN_REG; /* Time Stamp Comparison Length Register */
    volatile Uint32 INTSTAT_RAW_REG; /* Interrupt Status Register Raw */
    volatile Uint32 INTSTAT_MASKED_REG; /* Interrupt Status Register Masked */
    volatile Uint8 RSVD0[8];
    volatile Uint32 EVENT_POP_REG; /* Event Pop Register */
    volatile Uint32 EVENT_0_REG; /* Event 0 Register */
    volatile Uint32 EVENT_1_REG; /* Event 1 Register */
    volatile Uint32 EVENT_2_REG; /* Event 2 Register */
    volatile Uint32 EVENT_3_REG; /* Event 3 Register */
    volatile Uint32 TS_LOAD_HIGH_VAL_REG; /* Time Stamp Load High Value Register */
    volatile Uint32 TS_COMP_HIGH_VAL_REG; /* Time Stamp Comparison High Value Register */
    volatile Uint8 RSVD1[8124];
    volatile Uint32 INT_ENABLE_REG; /* Interrupt Enable Register */
} CSL_CptsRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* idver_reg */

#define CSL_CPTS_IDVER_REG_MINOR_VER_MASK (0x000000FFu)
#define CSL_CPTS_IDVER_REG_MINOR_VER_SHIFT (0x00000000u)
#define CSL_CPTS_IDVER_REG_MINOR_VER_RESETVAL (0x00000006u)

#define CSL_CPTS_IDVER_REG_MAJOR_VER_MASK (0x00000700u)
#define CSL_CPTS_IDVER_REG_MAJOR_VER_SHIFT (0x00000008u)
#define CSL_CPTS_IDVER_REG_MAJOR_VER_RESETVAL (0x00000001u)

#define CSL_CPTS_IDVER_REG_RTL_VER_MASK  (0x0000F800u)
#define CSL_CPTS_IDVER_REG_RTL_VER_SHIFT (0x0000000Bu)
#define CSL_CPTS_IDVER_REG_RTL_VER_RESETVAL (0x00000000u)

#define CSL_CPTS_IDVER_REG_TX_IDENT_MASK (0xFFFF0000u)
#define CSL_CPTS_IDVER_REG_TX_IDENT_SHIFT (0x00000010u)
#define CSL_CPTS_IDVER_REG_TX_IDENT_RESETVAL (0x00004E8Au)

#define CSL_CPTS_IDVER_REG_RESETVAL      (0x4E8A0106u)

/* control_reg */

#define CSL_CPTS_CONTROL_REG_CPTS_EN_MASK (0x00000001u)
#define CSL_CPTS_CONTROL_REG_CPTS_EN_SHIFT (0x00000000u)
#define CSL_CPTS_CONTROL_REG_CPTS_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_INT_TEST_MASK (0x00000002u)
#define CSL_CPTS_CONTROL_REG_INT_TEST_SHIFT (0x00000001u)
#define CSL_CPTS_CONTROL_REG_INT_TEST_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_TS_COMP_POLARITY_MASK (0x00000004u)
#define CSL_CPTS_CONTROL_REG_TS_COMP_POLARITY_SHIFT (0x00000002u)
#define CSL_CPTS_CONTROL_REG_TS_COMP_POLARITY_RESETVAL (0x00000001u)

#define CSL_CPTS_CONTROL_REG_TSTAMP_EN_MASK (0x00000008u)
#define CSL_CPTS_CONTROL_REG_TSTAMP_EN_SHIFT (0x00000003u)
#define CSL_CPTS_CONTROL_REG_TSTAMP_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_SEQUENCE_EN_MASK (0x00000010u)
#define CSL_CPTS_CONTROL_REG_SEQUENCE_EN_SHIFT (0x00000004u)
#define CSL_CPTS_CONTROL_REG_SEQUENCE_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_MODE_MASK   (0x00000020u)
#define CSL_CPTS_CONTROL_REG_MODE_SHIFT  (0x00000005u)
#define CSL_CPTS_CONTROL_REG_MODE_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW1_TS_PUSH_EN_MASK (0x00000100u)
#define CSL_CPTS_CONTROL_REG_HW1_TS_PUSH_EN_SHIFT (0x00000008u)
#define CSL_CPTS_CONTROL_REG_HW1_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW2_TS_PUSH_EN_MASK (0x00000200u)
#define CSL_CPTS_CONTROL_REG_HW2_TS_PUSH_EN_SHIFT (0x00000009u)
#define CSL_CPTS_CONTROL_REG_HW2_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW3_TS_PUSH_EN_MASK (0x00000400u)
#define CSL_CPTS_CONTROL_REG_HW3_TS_PUSH_EN_SHIFT (0x0000000Au)
#define CSL_CPTS_CONTROL_REG_HW3_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW4_TS_PUSH_EN_MASK (0x00000800u)
#define CSL_CPTS_CONTROL_REG_HW4_TS_PUSH_EN_SHIFT (0x0000000Bu)
#define CSL_CPTS_CONTROL_REG_HW4_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW5_TS_PUSH_EN_MASK (0x00001000u)
#define CSL_CPTS_CONTROL_REG_HW5_TS_PUSH_EN_SHIFT (0x0000000Cu)
#define CSL_CPTS_CONTROL_REG_HW5_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW6_TS_PUSH_EN_MASK (0x00002000u)
#define CSL_CPTS_CONTROL_REG_HW6_TS_PUSH_EN_SHIFT (0x0000000Du)
#define CSL_CPTS_CONTROL_REG_HW6_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW7_TS_PUSH_EN_MASK (0x00004000u)
#define CSL_CPTS_CONTROL_REG_HW7_TS_PUSH_EN_SHIFT (0x0000000Eu)
#define CSL_CPTS_CONTROL_REG_HW7_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_HW8_TS_PUSH_EN_MASK (0x00008000u)
#define CSL_CPTS_CONTROL_REG_HW8_TS_PUSH_EN_SHIFT (0x0000000Fu)
#define CSL_CPTS_CONTROL_REG_HW8_TS_PUSH_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_TS_SYNC_SEL_MASK (0xF0000000u)
#define CSL_CPTS_CONTROL_REG_TS_SYNC_SEL_SHIFT (0x0000001Cu)
#define CSL_CPTS_CONTROL_REG_TS_SYNC_SEL_RESETVAL (0x00000000u)

#define CSL_CPTS_CONTROL_REG_RESETVAL    (0x00000004u)

/* rftclk_sel_reg */

#define CSL_CPTS_RFTCLK_SEL_REG_RFTCLK_SEL_MASK (0x0000001Fu)
#define CSL_CPTS_RFTCLK_SEL_REG_RFTCLK_SEL_SHIFT (0x00000000u)
#define CSL_CPTS_RFTCLK_SEL_REG_RFTCLK_SEL_RESETVAL (0x00000000u)

#define CSL_CPTS_RFTCLK_SEL_REG_RESETVAL (0x00000000u)

/* ts_push_reg */

#define CSL_CPTS_TS_PUSH_REG_TS_PUSH_MASK (0x00000001u)
#define CSL_CPTS_TS_PUSH_REG_TS_PUSH_SHIFT (0x00000000u)
#define CSL_CPTS_TS_PUSH_REG_TS_PUSH_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_PUSH_REG_RESETVAL    (0x00000000u)

/* ts_load_low_val_reg */

#define CSL_CPTS_TS_LOAD_LOW_VAL_REG_TS_LOAD_VAL_MASK (0xFFFFFFFFu)
#define CSL_CPTS_TS_LOAD_LOW_VAL_REG_TS_LOAD_VAL_SHIFT (0x00000000u)
#define CSL_CPTS_TS_LOAD_LOW_VAL_REG_TS_LOAD_VAL_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_LOAD_LOW_VAL_REG_RESETVAL (0x00000000u)

/* ts_load_en_reg */

#define CSL_CPTS_TS_LOAD_EN_REG_TS_LOAD_EN_MASK (0x00000001u)
#define CSL_CPTS_TS_LOAD_EN_REG_TS_LOAD_EN_SHIFT (0x00000000u)
#define CSL_CPTS_TS_LOAD_EN_REG_TS_LOAD_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_LOAD_EN_REG_RESETVAL (0x00000000u)

/* ts_comp_low_val_reg */

#define CSL_CPTS_TS_COMP_LOW_VAL_REG_TS_COMP_VAL_MASK (0xFFFFFFFFu)
#define CSL_CPTS_TS_COMP_LOW_VAL_REG_TS_COMP_VAL_SHIFT (0x00000000u)
#define CSL_CPTS_TS_COMP_LOW_VAL_REG_TS_COMP_VAL_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_COMP_LOW_VAL_REG_RESETVAL (0x00000000u)

/* ts_comp_len_reg */

#define CSL_CPTS_TS_COMP_LEN_REG_TS_COMP_LENGTH_MASK (0x0000FFFFu)
#define CSL_CPTS_TS_COMP_LEN_REG_TS_COMP_LENGTH_SHIFT (0x00000000u)
#define CSL_CPTS_TS_COMP_LEN_REG_TS_COMP_LENGTH_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_COMP_LEN_REG_RESETVAL (0x00000000u)

/* intstat_raw_reg */

#define CSL_CPTS_INTSTAT_RAW_REG_TS_PEND_RAW_MASK (0x00000001u)
#define CSL_CPTS_INTSTAT_RAW_REG_TS_PEND_RAW_SHIFT (0x00000000u)
#define CSL_CPTS_INTSTAT_RAW_REG_TS_PEND_RAW_RESETVAL (0x00000000u)

#define CSL_CPTS_INTSTAT_RAW_REG_RESETVAL (0x00000000u)

/* intstat_masked_reg */

#define CSL_CPTS_INTSTAT_MASKED_REG_TS_PEND_MASK (0x00000001u)
#define CSL_CPTS_INTSTAT_MASKED_REG_TS_PEND_SHIFT (0x00000000u)
#define CSL_CPTS_INTSTAT_MASKED_REG_TS_PEND_RESETVAL (0x00000000u)

#define CSL_CPTS_INTSTAT_MASKED_REG_RESETVAL (0x00000000u)

/* event_pop_reg */

#define CSL_CPTS_EVENT_POP_REG_EVENT_POP_MASK (0x00000001u)
#define CSL_CPTS_EVENT_POP_REG_EVENT_POP_SHIFT (0x00000000u)
#define CSL_CPTS_EVENT_POP_REG_EVENT_POP_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_POP_REG_RESETVAL  (0x00000000u)

/* event_0_reg */

#define CSL_CPTS_EVENT_0_REG_TIME_STAMP_MASK (0xFFFFFFFFu)
#define CSL_CPTS_EVENT_0_REG_TIME_STAMP_SHIFT (0x00000000u)
#define CSL_CPTS_EVENT_0_REG_TIME_STAMP_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_0_REG_RESETVAL    (0x00000000u)

/* event_1_reg */

#define CSL_CPTS_EVENT_1_REG_SEQUENCE_ID_MASK (0x0000FFFFu)
#define CSL_CPTS_EVENT_1_REG_SEQUENCE_ID_SHIFT (0x00000000u)
#define CSL_CPTS_EVENT_1_REG_SEQUENCE_ID_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_1_REG_MESSAGE_TYPE_MASK (0x000F0000u)
#define CSL_CPTS_EVENT_1_REG_MESSAGE_TYPE_SHIFT (0x00000010u)
#define CSL_CPTS_EVENT_1_REG_MESSAGE_TYPE_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_1_REG_EVENT_TYPE_MASK (0x00F00000u)
#define CSL_CPTS_EVENT_1_REG_EVENT_TYPE_SHIFT (0x00000014u)
#define CSL_CPTS_EVENT_1_REG_EVENT_TYPE_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_1_REG_PORT_NUMBER_MASK (0x1F000000u)
#define CSL_CPTS_EVENT_1_REG_PORT_NUMBER_SHIFT (0x00000018u)
#define CSL_CPTS_EVENT_1_REG_PORT_NUMBER_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_1_REG_RESETVAL    (0x00000000u)

/* event_2_reg */

#define CSL_CPTS_EVENT_2_REG_DOMAIN_MASK (0x000000FFu)
#define CSL_CPTS_EVENT_2_REG_DOMAIN_SHIFT (0x00000000u)
#define CSL_CPTS_EVENT_2_REG_DOMAIN_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_2_REG_RESETVAL    (0x00000000u)

/* event_3_reg */

#define CSL_CPTS_EVENT_3_REG_TIME_STAMP_MASK (0xFFFFFFFFu)
#define CSL_CPTS_EVENT_3_REG_TIME_STAMP_SHIFT (0x00000000u)
#define CSL_CPTS_EVENT_3_REG_TIME_STAMP_RESETVAL (0x00000000u)

#define CSL_CPTS_EVENT_3_REG_RESETVAL    (0x00000000u)

/* ts_load_high_val_reg */

#define CSL_CPTS_TS_LOAD_HIGH_VAL_REG_TS_LOAD_VAL_MASK (0xFFFFFFFFu)
#define CSL_CPTS_TS_LOAD_HIGH_VAL_REG_TS_LOAD_VAL_SHIFT (0x00000000u)
#define CSL_CPTS_TS_LOAD_HIGH_VAL_REG_TS_LOAD_VAL_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_LOAD_HIGH_VAL_REG_RESETVAL (0x00000000u)

/* ts_comp_high_val_reg */

#define CSL_CPTS_TS_COMP_HIGH_VAL_REG_TS_COMP_VAL_MASK (0xFFFFFFFFu)
#define CSL_CPTS_TS_COMP_HIGH_VAL_REG_TS_COMP_VAL_SHIFT (0x00000000u)
#define CSL_CPTS_TS_COMP_HIGH_VAL_REG_TS_COMP_VAL_RESETVAL (0x00000000u)

#define CSL_CPTS_TS_COMP_HIGH_VAL_REG_RESETVAL (0x00000000u)

/* int_enable_reg */

#define CSL_CPTS_INT_ENABLE_REG_TS_PEND_EN_MASK (0x00000001u)
#define CSL_CPTS_INT_ENABLE_REG_TS_PEND_EN_SHIFT (0x00000000u)
#define CSL_CPTS_INT_ENABLE_REG_TS_PEND_EN_RESETVAL (0x00000000u)

#define CSL_CPTS_INT_ENABLE_REG_RESETVAL (0x00000000u)


#ifdef __cplusplus
}
#endif

#endif
