
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>mmio module &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="msgbus module" href="chipsec.hal.msgbus.html" />
    <link rel="prev" title="iommu module" href="chipsec.hal.iommu.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.msgbus.html" title="msgbus module"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.iommu.html" title="iommu module"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../Architecture-Overview.html" >Architecture Overview</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="chipsec.hal.html" accesskey="U">hal package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">mmio module</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="module-chipsec.hal.mmio">
<span id="mmio-module"></span><h1>mmio module<a class="headerlink" href="#module-chipsec.hal.mmio" title="Permalink to this headline">¶</a></h1>
<p>Access to MMIO (Memory Mapped IO) BARs and Memory-Mapped PCI Configuration Space (MMCFG)</p>
<dl>
<dt>usage:</dt><dd><div class="doctest highlight-default notranslate"><div class="highlight"><pre><span></span><span class="gp">&gt;&gt;&gt; </span><span class="n">read_MMIO_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">bar_base</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mi">4</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">bar_base</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mi">4</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">read_MMIO</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="n">bar_base</span><span class="p">,</span> <span class="mh">0x1000</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">dump_MMIO</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="n">bar_base</span><span class="p">,</span> <span class="mh">0x1000</span> <span class="p">)</span>
</pre></div>
</div>
<p>Access MMIO by BAR name:</p>
<div class="doctest highlight-default notranslate"><div class="highlight"><pre><span></span><span class="gp">&gt;&gt;&gt; </span><span class="n">read_MMIO_BAR_reg</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mi">4</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">write_MMIO_BAR_reg</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mi">4</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">get_MMIO_BAR_base_address</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">is_MMIO_BAR_enabled</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">is_MMIO_BAR_programmed</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">dump_MMIO_BAR</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="s1">&#39;MCHBAR&#39;</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">list_MMIO_BARs</span><span class="p">(</span> <span class="n">cs</span> <span class="p">)</span>
</pre></div>
</div>
<p>Access Memory Mapped Config Space:</p>
<div class="doctest highlight-default notranslate"><div class="highlight"><pre><span></span><span class="gp">&gt;&gt;&gt; </span><span class="n">get_MMCFG_base_address</span><span class="p">(</span><span class="n">cs</span><span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">read_mmcfg_reg</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">4</span> <span class="p">)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">read_mmcfg_reg</span><span class="p">(</span> <span class="n">cs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">)</span>
</pre></div>
</div>
</dd>
</dl>
<dl class="py class">
<dt id="chipsec.hal.mmio.MMIO">
<em class="property">class </em><code class="sig-name descname">MMIO</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">cs</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="chipsec.hal.hal_base.html#chipsec.hal.hal_base.HALBase" title="chipsec.hal.hal_base.HALBase"><code class="xref py py-class docutils literal notranslate"><span class="pre">chipsec.hal.hal_base.HALBase</span></code></a></p>
<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.dump_MMIO">
<code class="sig-name descname">dump_MMIO</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">size</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.dump_MMIO"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.dump_MMIO" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.dump_MMIO_BAR">
<code class="sig-name descname">dump_MMIO_BAR</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.dump_MMIO_BAR"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.dump_MMIO_BAR" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.get_MMCFG_base_address">
<code class="sig-name descname">get_MMCFG_base_address</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.get_MMCFG_base_address"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.get_MMCFG_base_address" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.get_MMIO_BAR_base_address">
<code class="sig-name descname">get_MMIO_BAR_base_address</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.get_MMIO_BAR_base_address"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.get_MMIO_BAR_base_address" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.is_MMIO_BAR_defined">
<code class="sig-name descname">is_MMIO_BAR_defined</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.is_MMIO_BAR_defined"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.is_MMIO_BAR_defined" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.is_MMIO_BAR_enabled">
<code class="sig-name descname">is_MMIO_BAR_enabled</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.is_MMIO_BAR_enabled"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.is_MMIO_BAR_enabled" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.is_MMIO_BAR_programmed">
<code class="sig-name descname">is_MMIO_BAR_programmed</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.is_MMIO_BAR_programmed"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.is_MMIO_BAR_programmed" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.list_MMIO_BARs">
<code class="sig-name descname">list_MMIO_BARs</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.list_MMIO_BARs"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.list_MMIO_BARs" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO">
<code class="sig-name descname">read_MMIO</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">size</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_BAR">
<code class="sig-name descname">read_MMIO_BAR</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_BAR"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_BAR" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_BAR_reg">
<code class="sig-name descname">read_MMIO_BAR_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">size</span><span class="o">=</span><span class="default_value">4</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_BAR_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_BAR_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_reg">
<code class="sig-name descname">read_MMIO_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">size</span><span class="o">=</span><span class="default_value">4</span></em>, <em class="sig-param"><span class="n">bar_size</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_reg_byte">
<code class="sig-name descname">read_MMIO_reg_byte</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_reg_byte"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_reg_byte" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_reg_dword">
<code class="sig-name descname">read_MMIO_reg_dword</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_reg_dword"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_reg_dword" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_MMIO_reg_word">
<code class="sig-name descname">read_MMIO_reg_word</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_MMIO_reg_word"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_MMIO_reg_word" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.read_mmcfg_reg">
<code class="sig-name descname">read_mmcfg_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bus</span></em>, <em class="sig-param"><span class="n">dev</span></em>, <em class="sig-param"><span class="n">fun</span></em>, <em class="sig-param"><span class="n">off</span></em>, <em class="sig-param"><span class="n">size</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.read_mmcfg_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.read_mmcfg_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_MMIO_BAR_reg">
<code class="sig-name descname">write_MMIO_BAR_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_name</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">value</span></em>, <em class="sig-param"><span class="n">size</span><span class="o">=</span><span class="default_value">4</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_MMIO_BAR_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_MMIO_BAR_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_MMIO_reg">
<code class="sig-name descname">write_MMIO_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">value</span></em>, <em class="sig-param"><span class="n">size</span><span class="o">=</span><span class="default_value">4</span></em>, <em class="sig-param"><span class="n">bar_size</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_MMIO_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_MMIO_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_MMIO_reg_byte">
<code class="sig-name descname">write_MMIO_reg_byte</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">value</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_MMIO_reg_byte"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_MMIO_reg_byte" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_MMIO_reg_dword">
<code class="sig-name descname">write_MMIO_reg_dword</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">value</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_MMIO_reg_dword"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_MMIO_reg_dword" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_MMIO_reg_word">
<code class="sig-name descname">write_MMIO_reg_word</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bar_base</span></em>, <em class="sig-param"><span class="n">offset</span></em>, <em class="sig-param"><span class="n">value</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_MMIO_reg_word"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_MMIO_reg_word" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.hal.mmio.MMIO.write_mmcfg_reg">
<code class="sig-name descname">write_mmcfg_reg</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">bus</span></em>, <em class="sig-param"><span class="n">dev</span></em>, <em class="sig-param"><span class="n">fun</span></em>, <em class="sig-param"><span class="n">off</span></em>, <em class="sig-param"><span class="n">size</span></em>, <em class="sig-param"><span class="n">value</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/hal/mmio.html#MMIO.write_mmcfg_reg"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.hal.mmio.MMIO.write_mmcfg_reg" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../index.html">
              <img class="logo" src="../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
  <h4>Previous topic</h4>
  <p class="topless"><a href="chipsec.hal.iommu.html"
                        title="previous chapter">iommu module</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="chipsec.hal.msgbus.html"
                        title="next chapter">msgbus module</a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.msgbus.html" title="msgbus module"
             >next</a> |</li>
        <li class="right" >
          <a href="chipsec.hal.iommu.html" title="iommu module"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../Architecture-Overview.html" >Architecture Overview</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="chipsec.hal.html" >hal package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">mmio module</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Mar 31, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>