m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Edecode
Z1 w1511682413
Z2 DPx8 lib_core 17 riscv_core_config 0 22 b4:?;;jBMI8b1I`E^YPm_2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VUNKj;iBnMN=SHZ9U<_DY81
!s100 KK>a3[V6L@J5TbmF4bTZ>2
Z10 OV;C;10.5c;63
32
Z11 !s110 1511682419
!i10b 1
Z12 !s108 1511682419.000000
Z13 !s90 -work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
Z15 o-work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 UNKj;iBnMN=SHZ9U<_DY81
l37
L28
V9cYbTd0JKV?J:<0Xi6lGj3
!s100 `Zfb394MXNN4WFYf[a5IU2
R10
32
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Eregisterfile
Z17 w1511646484
R2
R3
R4
R5
R6
R7
R0
Z18 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z19 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V]=j_IKOnYjXliO8EH2[h;1
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
32
R11
!i10b 1
R12
Z20 !s90 -work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z21 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 ]=j_IKOnYjXliO8EH2[h;1
l24
L20
VLikK>V6PGkdYZKiA8L<Tm1
!s100 IB7AQi@6Rzd=`jYLnV@HN0
R10
32
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1511605487
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
Vb4:?;;jBMI8b1I`E^YPm_2
!s100 Gh6cGNoFblUVi=:RzMD;A0
R10
32
R11
!i10b 1
R12
!s90 -work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
