[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: test_16_sinks
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 16 components and 96 component-terminals.
[INFO ODB-0133]     Created 1 nets and 16 connections.
[INFO CTS-0049] Characterization buffer is: CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 2448.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           12          
[WARNING CTS-0043] 816 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 2448.
[INFO CTS-0047]     Number of keys in characterization LUT: 778.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 16 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(3730, 1730), (22730, 20730)].
[INFO CTS-0024]  Normalized sink region: [(0.266429, 0.123571), (1.62357, 1.48071)].
[INFO CTS-0025]     Width:  1.3571.
[INFO CTS-0026]     Height: 1.3571.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 0.6786
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 2484 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0202] Non-default rule CTS_NDR_0 for double spacing has been applied to 2 clock nets
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.87 um
[INFO CTS-0102]  Path depth 2 - 2
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test_16_sinks ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 20000 20000 ) ;
NONDEFAULTRULES 1 ;
    - CTS_NDR_0
      + LAYER metal1 WIDTH 140 SPACING 260
      + LAYER metal2 WIDTH 140 SPACING 280
      + LAYER metal3 WIDTH 140 SPACING 280
      + LAYER metal4 WIDTH 280 SPACING 560
      + LAYER metal5 WIDTH 280 SPACING 560
      + LAYER metal6 WIDTH 280 SPACING 560
      + LAYER metal7 WIDTH 800 SPACING 1600
      + LAYER metal8 WIDTH 800 SPACING 1600
      + LAYER metal9 WIDTH 1600 SPACING 3200
      + LAYER metal10 WIDTH 1600 SPACING 3200
    ;
END NONDEFAULTRULES
COMPONENTS 19 ;
    - clkbuf_0_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 13230 11230 ) N ;
    - clkbuf_1_0__f_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 13229 -2769 ) N ;
    - clkbuf_1_1__f_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 13229 25230 ) N ;
    - ff1 DFF_X1 + PLACED ( 500 500 ) N ;
    - ff10 DFF_X1 + PLACED ( 12000 19500 ) N ;
    - ff11 DFF_X1 + PLACED ( 18000 19500 ) N ;
    - ff12 DFF_X1 + PLACED ( 19500 19500 ) N ;
    - ff13 DFF_X1 + PLACED ( 9000 9000 ) N ;
    - ff14 DFF_X1 + PLACED ( 11000 11000 ) N ;
    - ff15 DFF_X1 + PLACED ( 11000 9000 ) N ;
    - ff16 DFF_X1 + PLACED ( 9000 11000 ) N ;
    - ff2 DFF_X1 + PLACED ( 2000 500 ) N ;
    - ff3 DFF_X1 + PLACED ( 8000 500 ) N ;
    - ff4 DFF_X1 + PLACED ( 12000 500 ) N ;
    - ff5 DFF_X1 + PLACED ( 18000 500 ) N ;
    - ff6 DFF_X1 + PLACED ( 19500 500 ) N ;
    - ff7 DFF_X1 + PLACED ( 500 19500 ) N ;
    - ff8 DFF_X1 + PLACED ( 2000 19500 ) N ;
    - ff9 DFF_X1 + PLACED ( 8000 19500 ) N ;
END COMPONENTS
PINS 1 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal6 ( -140 -140 ) ( 140 140 )
        + FIXED ( 10000 19860 ) N ;
END PINS
NETS 4 ;
    - clk ( PIN clk ) ( clkbuf_0_clk A ) + USE CLOCK + NONDEFAULTRULE CTS_NDR_0 ;
    - clknet_0_clk ( clkbuf_1_1__f_clk A ) ( clkbuf_1_0__f_clk A ) ( clkbuf_0_clk Z ) + USE CLOCK + NONDEFAULTRULE CTS_NDR_0 ;
    - clknet_1_0__leaf_clk ( ff15 CK ) ( ff13 CK ) ( ff6 CK ) ( ff5 CK ) ( ff4 CK ) ( ff3 CK ) ( ff2 CK )
      ( ff1 CK ) ( clkbuf_1_0__f_clk Z ) + USE CLOCK ;
    - clknet_1_1__leaf_clk ( ff16 CK ) ( ff14 CK ) ( ff12 CK ) ( ff11 CK ) ( ff10 CK ) ( ff9 CK ) ( ff8 CK )
      ( ff7 CK ) ( clkbuf_1_1__f_clk Z ) + USE CLOCK ;
END NETS
END DESIGN

