
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Aug 26 23:13:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.590 ; gain = 491.367
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_out', assumed default net type 'wire' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
INFO: [Synth 8-11241] undeclared symbol 'icr_sel', assumed default net type 'wire' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:57]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:22]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/reg_file.v:25]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/reg_file.v:25]
INFO: [Synth 8-6157] synthesizing module 'MUX_alu_2_1' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_alu_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_alu_2_1' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_alu_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'cmp' of module 'ALU' is unconnected for instance 'ic4' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:50]
WARNING: [Synth 8-7023] instance 'ic4' of module 'ALU' has 6 connections declared, but only 5 given [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:50]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_gen' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_gen' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Imm_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:23]
WARNING: [Synth 8-7071] port 'over_flow' of module 'data_mem' is unconnected for instance 'ic7' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:56]
WARNING: [Synth 8-7071] port 'under_flow' of module 'data_mem' is unconnected for instance 'ic7' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:56]
WARNING: [Synth 8-7023] instance 'ic7' of module 'data_mem' has 14 connections declared, but only 12 given [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:56]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_pc' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/add_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_pc' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/add_pc.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'pc' does not match port width (16) of module 'add_pc' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-6157] synthesizing module 'pc_add_2' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/pc_add_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_add_2' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/pc_add_2.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'pc' does not match port width (16) of module 'pc_add_2' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:63]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'pc_out' does not match port width (16) of module 'program_counter' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:65]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1_PC' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1_PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1_PC' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1_PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_3_1_RET' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_3_1_RET.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_3_1_RET' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_3_1_RET.v:23]
INFO: [Synth 8-6157] synthesizing module 'C_U' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:235]
INFO: [Synth 8-6155] done synthesizing module 'C_U' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_div' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Clock_div.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Clock_div' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Clock_div.v:43]
INFO: [Synth 8-6157] synthesizing module 'MUX_clk' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_clk' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v:23]
WARNING: [Synth 8-7071] port 'clk_1hz' of module 'MUX_clk' is unconnected for instance 'ic19' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:78]
WARNING: [Synth 8-7071] port 'clk_4hz' of module 'MUX_clk' is unconnected for instance 'ic19' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:78]
WARNING: [Synth 8-7071] port 'clk_100hz' of module 'MUX_clk' is unconnected for instance 'ic19' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:78]
WARNING: [Synth 8-7023] instance 'ic19' of module 'MUX_clk' has 6 connections declared, but only 3 given [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:78]
INFO: [Synth 8-6157] synthesizing module 'interrupt_pending' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/interrupt_pending.v:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_pending' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/interrupt_pending.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_ICR' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_ICR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_ICR' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_ICR.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_interrupt' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/debounce_interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce_interrupt' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/debounce_interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:22]
WARNING: [Synth 8-7137] Register memory_reg in module data_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-7129] Port reset in module program_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module Imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module Imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module Imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module Imm_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.734 ; gain = 681.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.734 ; gain = 681.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.734 ; gain = 681.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1371.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_project/Constraint_basys3/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Vivado_project/Constraint_basys3/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_project/Constraint_basys3/digilent-xdc-master/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1456.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1456.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
TOP__GC0data_mem__GB5data_mem__GB4data_mem__GB2data_mem__GB1data_mem__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1456.086 ; gain = 765.863
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |data_mem        |           1|     68710|   48.1945|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 142568
   Resynthesis Design Size (number of cells) : 19210
   Resynth % : 13.4743,  Reuse % : 86.5257

3. Reference Checkpoint Information

+---------------------------------------------------------------------------------------------------------+
| DCP Location:  | D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/utils_1/imports/synth_1/TOP.dcp |
+---------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2025.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |data_mem__GB3         |           1|     19210|
|2     |data_mem__GB0_#REUSE# |           1|         0|
|3     |data_mem__GB1_#REUSE# |           1|         0|
|4     |data_mem__GB2_#REUSE# |           1|         0|
|5     |data_mem__GB4_#REUSE# |           1|         0|
|6     |data_mem__GB5_#REUSE# |           1|         0|
|7     |TOP__GC0_#REUSE#      |           1|         0|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 123   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 633   
	   3 Input    8 Bit        Muxes := 145   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1460.062 ; gain = 769.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1519.480 ; gain = 829.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1709.492 ; gain = 1019.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1718.250 ; gain = 1028.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1751.910 ; gain = 1061.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1751.910 ; gain = 1061.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    25|
|3     |LUT1   |     3|
|4     |LUT2   |   125|
|5     |LUT3   |  2169|
|6     |LUT4   |  2813|
|7     |LUT5   |  6546|
|8     |LUT6   | 15359|
|9     |MUXF7  |  2842|
|10    |MUXF8  |  1344|
|11    |FDCE   |     1|
|12    |FDPE   |    94|
|13    |FDRE   |  8353|
|14    |LD     |   116|
|15    |IBUF   |     5|
|16    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1895.734 ; gain = 1205.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1895.734 ; gain = 1121.160
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 1895.734 ; gain = 1205.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1925.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1932.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  LD => LDCE: 116 instances

Synth Design complete | Checksum: 2bf2c035
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1932.293 ; gain = 1428.883
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1932.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 26 23:15:14 2025...
