============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:18:01 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           8   18.772    gscl45nm 
AOI21X1          6   16.895    gscl45nm 
BUFX2           33   77.434    gscl45nm 
DFFSR           27  278.764    gscl45nm 
HAX1            26  122.018    gscl45nm 
INVX1           45   63.355    gscl45nm 
MUX2X1          20   75.088    gscl45nm 
NAND3X1          2    4.693    gscl45nm 
OAI21X1          3    8.447    gscl45nm 
XOR2X1           7   32.851    gscl45nm 
----------------------------------------
total          177  698.318             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        27 278.764   39.9 
inverter          45  63.355    9.1 
buffer            33  77.434   11.1 
logic             72 278.764   39.9 
------------------------------------
total            177 698.318  100.0 

