--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml testing_CNN_dbg.twx testing_CNN_dbg.ncd -o
testing_CNN_dbg.twr testing_CNN_dbg.pcf

Design file:              testing_CNN_dbg.ncd
Physical constraint file: testing_CNN_dbg.pcf
Device,package,speed:     xc3s1500,fg320,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
hi_in<1>       |    7.139(R)|   -3.429(R)|ok1<24>           |   0.000|
hi_in<2>       |    6.847(R)|   -3.170(R)|ok1<24>           |   0.000|
hi_in<3>       |    6.206(R)|   -3.056(R)|ok1<24>           |   0.000|
hi_in<4>       |   11.027(R)|   -2.534(R)|ok1<24>           |   0.000|
hi_in<5>       |   10.972(R)|   -2.600(R)|ok1<24>           |   0.000|
hi_in<6>       |   11.031(R)|   -2.800(R)|ok1<24>           |   0.000|
hi_in<7>       |   10.087(R)|   -2.509(R)|ok1<24>           |   0.000|
hi_inout<0>    |    3.610(R)|   -1.732(R)|ok1<24>           |   0.000|
hi_inout<1>    |    3.610(R)|   -1.732(R)|ok1<24>           |   0.000|
hi_inout<2>    |    3.721(R)|   -1.818(R)|ok1<24>           |   0.000|
hi_inout<3>    |    4.287(R)|   -2.267(R)|ok1<24>           |   0.000|
hi_inout<4>    |    4.509(R)|   -2.444(R)|ok1<24>           |   0.000|
hi_inout<5>    |    4.250(R)|   -2.247(R)|ok1<24>           |   0.000|
hi_inout<6>    |    4.840(R)|   -2.708(R)|ok1<24>           |   0.000|
hi_inout<7>    |    4.533(R)|   -2.463(R)|ok1<24>           |   0.000|
hi_inout<8>    |    4.167(R)|   -2.180(R)|ok1<24>           |   0.000|
hi_inout<9>    |    4.455(R)|   -2.437(R)|ok1<24>           |   0.000|
hi_inout<10>   |    3.720(R)|   -1.851(R)|ok1<24>           |   0.000|
hi_inout<11>   |    4.924(R)|   -2.825(R)|ok1<24>           |   0.000|
hi_inout<12>   |    4.610(R)|   -2.574(R)|ok1<24>           |   0.000|
hi_inout<13>   |    4.629(R)|   -2.579(R)|ok1<24>           |   0.000|
hi_inout<14>   |    5.268(R)|   -3.090(R)|ok1<24>           |   0.000|
hi_inout<15>   |    4.208(R)|   -2.256(R)|ok1<24>           |   0.000|
parallel_out<0>|   11.260(R)|   -7.806(R)|ok1<24>           |   0.000|
parallel_out<1>|    8.821(R)|   -5.907(R)|ok1<24>           |   0.000|
parallel_out<2>|    7.270(R)|   -4.652(R)|ok1<24>           |   0.000|
parallel_out<3>|    7.898(R)|   -5.154(R)|ok1<24>           |   0.000|
parallel_out<4>|    5.986(R)|   -3.643(R)|ok1<24>           |   0.000|
parallel_out<5>|    7.815(R)|   -5.055(R)|ok1<24>           |   0.000|
parallel_out<6>|    6.261(R)|   -3.819(R)|ok1<24>           |   0.000|
parallel_out<7>|    8.006(R)|   -5.208(R)|ok1<24>           |   0.000|
---------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
clk_phase1     |   22.180(R)|ok1<24>           |   0.000|
clk_phase2     |   22.180(R)|ok1<24>           |   0.000|
clk_top        |   22.724(R)|ok1<24>           |   0.000|
clk_update     |   22.363(R)|ok1<24>           |   0.000|
en_evt2frame   |   11.033(R)|ok1<24>           |   0.000|
ext_cnn_rd_done|   14.424(R)|ok1<24>           |   0.000|
hi_inout<0>    |    9.510(R)|ok1<24>           |   0.000|
hi_inout<1>    |   10.164(R)|ok1<24>           |   0.000|
hi_inout<2>    |    9.390(R)|ok1<24>           |   0.000|
hi_inout<3>    |    9.369(R)|ok1<24>           |   0.000|
hi_inout<4>    |    9.824(R)|ok1<24>           |   0.000|
hi_inout<5>    |   10.020(R)|ok1<24>           |   0.000|
hi_inout<6>    |   10.380(R)|ok1<24>           |   0.000|
hi_inout<7>    |   10.770(R)|ok1<24>           |   0.000|
hi_inout<8>    |    9.700(R)|ok1<24>           |   0.000|
hi_inout<9>    |   11.498(R)|ok1<24>           |   0.000|
hi_inout<10>   |   11.144(R)|ok1<24>           |   0.000|
hi_inout<11>   |   12.331(R)|ok1<24>           |   0.000|
hi_inout<12>   |   11.949(R)|ok1<24>           |   0.000|
hi_inout<13>   |   12.687(R)|ok1<24>           |   0.000|
hi_inout<14>   |   12.919(R)|ok1<24>           |   0.000|
hi_inout<15>   |   11.573(R)|ok1<24>           |   0.000|
hi_out<0>      |    8.529(R)|ok1<24>           |   0.000|
init           |   10.560(R)|ok1<24>           |   0.000|
led<0>         |   10.215(R)|ok1<24>           |   0.000|
led<1>         |   10.139(R)|ok1<24>           |   0.000|
led<2>         |   10.046(R)|ok1<24>           |   0.000|
led<3>         |    9.159(R)|ok1<24>           |   0.000|
led<4>         |   11.332(R)|ok1<24>           |   0.000|
led<5>         |    9.536(R)|ok1<24>           |   0.000|
led<6>         |   10.256(R)|ok1<24>           |   0.000|
led<7>         |   10.416(R)|ok1<24>           |   0.000|
reset_n        |    9.210(R)|ok1<24>           |   0.000|
test3          |   19.071(R)|ok1<24>           |   0.000|
---------------+------------+------------------+--------+

Clock sys_clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clk_phase1  |   22.039(R)|test_clk_OBUF     |   0.000|
clk_phase2  |   22.039(R)|test_clk_OBUF     |   0.000|
clk_top     |   23.911(R)|test_clk_OBUF     |   0.000|
clk_update  |   22.222(R)|test_clk_OBUF     |   0.000|
test3       |   19.038(R)|test_clk_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   15.854|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   11.952|         |         |         |
sys_clk1       |    6.334|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sys_clk1       |test_clk       |   13.550|
sys_clk2       |test2          |   13.154|
---------------+---------------+---------+


Analysis completed Wed Feb 17 17:05:07 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



