-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri Sep 26 17:55:03 2025
-- Host        : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m131_reg_3223 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_product__0_carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_1(9),
      A(28) => p_reg_reg_1(9),
      A(27) => p_reg_reg_1(9),
      A(26) => p_reg_reg_1(9),
      A(25) => p_reg_reg_1(9),
      A(24) => p_reg_reg_1(9),
      A(23) => p_reg_reg_1(9),
      A(22) => p_reg_reg_1(9),
      A(21) => p_reg_reg_1(9),
      A(20) => p_reg_reg_1(9),
      A(19) => p_reg_reg_1(9),
      A(18) => p_reg_reg_1(9),
      A(17) => p_reg_reg_1(9),
      A(16) => p_reg_reg_1(9),
      A(15) => p_reg_reg_1(9),
      A(14) => p_reg_reg_1(9),
      A(13) => p_reg_reg_1(9),
      A(12) => p_reg_reg_1(9),
      A(11) => p_reg_reg_1(9),
      A(10) => p_reg_reg_1(9),
      A(9 downto 0) => p_reg_reg_1(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(10),
      B(16) => p_reg_reg_0(10),
      B(15) => p_reg_reg_0(10),
      B(14) => p_reg_reg_0(10),
      B(13) => p_reg_reg_0(10),
      B(12) => p_reg_reg_0(10),
      B(11) => p_reg_reg_0(10),
      B(10 downto 0) => p_reg_reg_0(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => Q(0),
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24) => D(10),
      D(23) => D(10),
      D(22) => D(10),
      D(21) => D(10),
      D(20) => D(10),
      D(19) => D(10),
      D(18) => D(10),
      D(17) => D(10),
      D(16) => D(10),
      D(15) => D(10),
      D(14) => D(10),
      D(13) => D(10),
      D(12) => D(10),
      D(11) => D(10),
      D(10 downto 0) => D(10 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__1_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \tmp_product__0_carry__1\(0),
      I1 => m131_reg_3223(3),
      I2 => m131_reg_3223(2),
      I3 => m131_reg_3223(1),
      I4 => \tmp_product__0_carry__1\(2),
      I5 => \tmp_product__0_carry__1\(1),
      O => \tmp_product__0_carry__1_i_10__1_n_0\
    );
\tmp_product__0_carry__1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(3),
      I1 => \tmp_product__0_carry__1\(1),
      I2 => \tmp_product__0_carry__1\(0),
      I3 => \tmp_product__0_carry__1\(2),
      I4 => m131_reg_3223(2),
      I5 => m131_reg_3223(4),
      O => \^di\(2)
    );
\tmp_product__0_carry__1_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(2),
      I1 => \tmp_product__0_carry__1\(1),
      I2 => \tmp_product__0_carry__1\(0),
      I3 => \tmp_product__0_carry__1\(2),
      I4 => m131_reg_3223(1),
      I5 => m131_reg_3223(3),
      O => \^di\(1)
    );
\tmp_product__0_carry__1_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(1),
      I1 => \tmp_product__0_carry__1\(1),
      I2 => \tmp_product__0_carry__1\(0),
      I3 => \tmp_product__0_carry__1\(2),
      I4 => m131_reg_3223(0),
      I5 => m131_reg_3223(2),
      O => \^di\(0)
    );
\tmp_product__0_carry__1_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250FB95F49AFB95F"
    )
        port map (
      I0 => m131_reg_3223(4),
      I1 => m131_reg_3223(3),
      I2 => \tmp_product__0_carry__1\(1),
      I3 => \tmp_product__0_carry__1\(2),
      I4 => m131_reg_3223(5),
      I5 => \tmp_product__0_carry__1\(0),
      O => S(3)
    );
\tmp_product__0_carry__1_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999A55596665AAA"
    )
        port map (
      I0 => \^di\(2),
      I1 => \tmp_product__0_carry__1\(1),
      I2 => \tmp_product__0_carry__1\(2),
      I3 => m131_reg_3223(3),
      I4 => m131_reg_3223(4),
      I5 => \tmp_product__0_carry__1_i_8__3_n_0\,
      O => S(2)
    );
\tmp_product__0_carry__1_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \tmp_product__0_carry__1_i_9__1_n_0\,
      O => S(1)
    );
\tmp_product__0_carry__1_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__1_i_10__1_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__1_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m131_reg_3223(5),
      I1 => \tmp_product__0_carry__1\(0),
      O => \tmp_product__0_carry__1_i_8__3_n_0\
    );
\tmp_product__0_carry__1_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \tmp_product__0_carry__1\(0),
      I1 => m131_reg_3223(4),
      I2 => m131_reg_3223(3),
      I3 => m131_reg_3223(2),
      I4 => \tmp_product__0_carry__1\(2),
      I5 => \tmp_product__0_carry__1\(1),
      O => \tmp_product__0_carry__1_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0 is
  port (
    out_data_22 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(5),
      A(28) => A(5),
      A(27) => A(5),
      A(26) => A(5),
      A(25) => A(5),
      A(24) => A(5),
      A(23) => A(5),
      A(22) => A(5),
      A(21) => A(5),
      A(20) => A(5),
      A(19) => A(5),
      A(18) => A(5),
      A(17) => A(5),
      A(16) => A(5),
      A(15) => A(5),
      A(14) => A(5),
      A(13) => A(5),
      A(12) => A(5),
      A(11) => A(5),
      A(10) => A(5),
      A(9) => A(5),
      A(8) => A(5),
      A(7) => A(5),
      A(6 downto 1) => A(5 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8 downto 1) => B(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => Q(0),
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24) => P(10),
      D(23) => P(10),
      D(22) => P(10),
      D(21) => P(10),
      D(20) => P(10),
      D(19) => P(10),
      D(18) => P(10),
      D(17) => P(10),
      D(16) => P(10),
      D(15) => P(10),
      D(14) => P(10),
      D(13) => P(10),
      D(12) => P(10),
      D(11) => P(10),
      D(10 downto 0) => P(10 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => out_data_22(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_product_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"733F"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => m174_reg_3615(1),
      I2 => \tmp_product_carry__1\(0),
      I3 => \tmp_product_carry__1\(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0 is
  port (
    \m_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0 is
  signal ad : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ad_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ad_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ad_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ad_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ad_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ad_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ad_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \ad_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ad_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ad_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ad_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ad_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \^m\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \m_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \m_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \^m_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \m_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_9_n_2\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_9_n_3\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_9_n_5\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_9_n_6\ : STD_LOGIC;
  signal \m_reg_reg[5]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_ad_reg_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ad_reg_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_reg_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_reg_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_reg_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_reg_reg[5]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_reg_reg[5]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ad_reg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ad_reg_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[5]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[5]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
  m(5 downto 0) <= \^m\(5 downto 0);
  \m_reg_reg[5]_0\(5 downto 0) <= \^m_reg_reg[5]_0\(5 downto 0);
\ad_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => Q(3),
      O => \ad_reg[3]_i_2_n_0\
    );
\ad_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => Q(2),
      O => \ad_reg[3]_i_3_n_0\
    );
\ad_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => Q(1),
      O => \ad_reg[3]_i_4_n_0\
    );
\ad_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => Q(0),
      O => \ad_reg[3]_i_5_n_0\
    );
\ad_reg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => Q(5),
      O => \ad_reg[5]_i_2_n_0\
    );
\ad_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => Q(4),
      O => \ad_reg[5]_i_3_n_0\
    );
\ad_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(0),
      Q => ad_reg(0),
      R => '0'
    );
\ad_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(1),
      Q => ad_reg(1),
      R => '0'
    );
\ad_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(2),
      Q => ad_reg(2),
      R => '0'
    );
\ad_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(3),
      Q => ad_reg(3),
      R => '0'
    );
\ad_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ad_reg_reg[3]_i_1_n_0\,
      CO(2) => \ad_reg_reg[3]_i_1_n_1\,
      CO(1) => \ad_reg_reg[3]_i_1_n_2\,
      CO(0) => \ad_reg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => P(3 downto 0),
      O(3 downto 0) => ad(3 downto 0),
      S(3) => \ad_reg[3]_i_2_n_0\,
      S(2) => \ad_reg[3]_i_3_n_0\,
      S(1) => \ad_reg[3]_i_4_n_0\,
      S(0) => \ad_reg[3]_i_5_n_0\
    );
\ad_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(4),
      Q => ad_reg(4),
      R => '0'
    );
\ad_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ad(5),
      Q => ad_reg(5),
      R => '0'
    );
\ad_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ad_reg_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_ad_reg_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ad_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => P(4),
      O(3 downto 2) => \NLW_ad_reg_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ad(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \ad_reg[5]_i_2_n_0\,
      S(0) => \ad_reg[5]_i_3_n_0\
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \b_reg_reg_n_0_[0]\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => \b_reg_reg_n_0_[1]\,
      R => '0'
    );
\b_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => \b_reg_reg_n_0_[2]\,
      R => '0'
    );
\b_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => \b_reg_reg_n_0_[3]\,
      R => '0'
    );
\b_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => \b_reg_reg_n_0_[4]\,
      R => '0'
    );
\b_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => \b_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => ad_reg(3),
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg(2),
      I4 => ad_reg(1),
      I5 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[2]_i_2_n_0\
    );
\m_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[1]\,
      I1 => ad_reg(1),
      I2 => ad_reg(0),
      I3 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[2]_i_3_n_0\
    );
\m_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg(1),
      I1 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[2]_i_4_n_0\
    );
\m_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => ad_reg(2),
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => ad_reg(3),
      I3 => ad_reg(0),
      I4 => \m_reg[2]_i_9_n_0\,
      I5 => \b_reg_reg_n_0_[1]\,
      O => \m_reg[2]_i_5_n_0\
    );
\m_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[2]\,
      I1 => ad_reg(0),
      I2 => ad_reg(1),
      I3 => \b_reg_reg_n_0_[1]\,
      I4 => \b_reg_reg_n_0_[0]\,
      I5 => ad_reg(2),
      O => \m_reg[2]_i_6_n_0\
    );
\m_reg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[0]\,
      I1 => ad_reg(1),
      I2 => ad_reg(0),
      I3 => \b_reg_reg_n_0_[1]\,
      O => \m_reg[2]_i_7_n_0\
    );
\m_reg[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg(0),
      I1 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[2]_i_8_n_0\
    );
\m_reg[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg(1),
      I1 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[2]_i_9_n_0\
    );
\m_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => ad_reg(5),
      I1 => ad_reg(4),
      I2 => \b_reg_reg_n_0_[2]\,
      I3 => ad_reg(2),
      I4 => \b_reg_reg_n_0_[1]\,
      I5 => ad_reg(3),
      O => \m_reg[5]_i_10_n_0\
    );
\m_reg[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => ad_reg(4),
      I1 => \b_reg_reg_n_0_[2]\,
      I2 => ad_reg(2),
      I3 => \b_reg_reg_n_0_[1]\,
      I4 => ad_reg(3),
      O => \m_reg[5]_i_11_n_0\
    );
\m_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => ad_reg(4),
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg(3),
      I4 => \b_reg_reg_n_0_[2]\,
      I5 => ad_reg(2),
      O => \m_reg[5]_i_12_n_0\
    );
\m_reg[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg(1),
      I1 => \b_reg_reg_n_0_[3]\,
      O => \m_reg[5]_i_13_n_0\
    );
\m_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => ad_reg(2),
      I1 => \b_reg_reg_n_0_[3]\,
      I2 => \b_reg_reg_n_0_[5]\,
      I3 => ad_reg(0),
      I4 => ad_reg(1),
      I5 => \b_reg_reg_n_0_[4]\,
      O => \m_reg[5]_i_14_n_0\
    );
\m_reg[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[3]\,
      I1 => ad_reg(1),
      I2 => ad_reg(0),
      I3 => \b_reg_reg_n_0_[4]\,
      O => \m_reg[5]_i_15_n_0\
    );
\m_reg[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg(0),
      I1 => \b_reg_reg_n_0_[3]\,
      O => \m_reg[5]_i_16_n_0\
    );
\m_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[5]_i_2_n_6\,
      I1 => \m_reg_reg[5]_i_9_n_5\,
      O => \m_reg[5]_i_3_n_0\
    );
\m_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[5]_i_2_n_7\,
      I1 => \m_reg_reg[5]_i_9_n_6\,
      O => \m_reg[5]_i_4_n_0\
    );
\m_reg[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[2]_i_1_n_4\,
      I1 => \m_reg_reg[5]_i_9_n_7\,
      O => \m_reg[5]_i_5_n_0\
    );
\m_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => ad_reg(3),
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg(1),
      I4 => \b_reg_reg_n_0_[2]\,
      I5 => ad_reg(2),
      O => \m_reg[5]_i_6_n_0\
    );
\m_reg[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_reg[5]_i_10_n_0\,
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => \m_reg[5]_i_11_n_0\,
      O => \m_reg[5]_i_7_n_0\
    );
\m_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => ad_reg(2),
      I1 => \m_reg[2]_i_9_n_0\,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => \b_reg_reg_n_0_[0]\,
      I4 => ad_reg(3),
      I5 => \m_reg[5]_i_12_n_0\,
      O => \m_reg[5]_i_8_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(0),
      Q => \^m_reg_reg[5]_0\(0),
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(1),
      Q => \^m_reg_reg[5]_0\(1),
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(2),
      Q => \^m_reg_reg[5]_0\(2),
      R => '0'
    );
\m_reg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_reg_reg[2]_i_1_n_0\,
      CO(2) => \m_reg_reg[2]_i_1_n_1\,
      CO(1) => \m_reg_reg[2]_i_1_n_2\,
      CO(0) => \m_reg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg[2]_i_2_n_0\,
      DI(2) => \m_reg[2]_i_3_n_0\,
      DI(1) => \m_reg[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \m_reg_reg[2]_i_1_n_4\,
      O(2 downto 0) => \^m\(2 downto 0),
      S(3) => \m_reg[2]_i_5_n_0\,
      S(2) => \m_reg[2]_i_6_n_0\,
      S(1) => \m_reg[2]_i_7_n_0\,
      S(0) => \m_reg[2]_i_8_n_0\
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(3),
      Q => \^m_reg_reg[5]_0\(3),
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(4),
      Q => \^m_reg_reg[5]_0\(4),
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m\(5),
      Q => \^m_reg_reg[5]_0\(5),
      R => '0'
    );
\m_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_m_reg_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_reg_reg[5]_i_1_n_2\,
      CO(0) => \m_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m_reg_reg[5]_i_2_n_7\,
      DI(0) => \m_reg_reg[2]_i_1_n_4\,
      O(3) => \NLW_m_reg_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^m\(5 downto 3),
      S(3) => '0',
      S(2) => \m_reg[5]_i_3_n_0\,
      S(1) => \m_reg[5]_i_4_n_0\,
      S(0) => \m_reg[5]_i_5_n_0\
    );
\m_reg_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_reg_reg[2]_i_1_n_0\,
      CO(3 downto 1) => \NLW_m_reg_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_reg_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_reg[5]_i_6_n_0\,
      O(3 downto 2) => \NLW_m_reg_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \m_reg_reg[5]_i_2_n_6\,
      O(0) => \m_reg_reg[5]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \m_reg[5]_i_7_n_0\,
      S(0) => \m_reg[5]_i_8_n_0\
    );
\m_reg_reg[5]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_m_reg_reg[5]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_reg_reg[5]_i_9_n_2\,
      CO(0) => \m_reg_reg[5]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m_reg[5]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \NLW_m_reg_reg[5]_i_9_O_UNCONNECTED\(3),
      O(2) => \m_reg_reg[5]_i_9_n_5\,
      O(1) => \m_reg_reg[5]_i_9_n_6\,
      O(0) => \m_reg_reg[5]_i_9_n_7\,
      S(3) => '0',
      S(2) => \m_reg[5]_i_14_n_0\,
      S(1) => \m_reg[5]_i_15_n_0\,
      S(0) => \m_reg[5]_i_16_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(0),
      Q => \p_reg_reg[5]_0\(0),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(1),
      Q => \p_reg_reg[5]_0\(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(2),
      Q => \p_reg_reg[5]_0\(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(3),
      Q => \p_reg_reg[5]_0\(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(4),
      Q => \p_reg_reg[5]_0\(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^m_reg_reg[5]_0\(5),
      Q => \p_reg_reg[5]_0\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0 is
  port (
    out_data_13 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ad_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ad0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0 is
  signal ad_reg_reg_n_100 : STD_LOGIC;
  signal ad_reg_reg_n_101 : STD_LOGIC;
  signal ad_reg_reg_n_102 : STD_LOGIC;
  signal ad_reg_reg_n_103 : STD_LOGIC;
  signal ad_reg_reg_n_104 : STD_LOGIC;
  signal ad_reg_reg_n_105 : STD_LOGIC;
  signal ad_reg_reg_n_99 : STD_LOGIC;
  signal \b_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_19__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_21__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \m_reg_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_12_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_ad_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ad_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ad_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ad_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal NLW_ad_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_reg_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[2]_i_9__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m_reg[6]_i_15\ : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
begin
ad_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ad_reg_reg_0(11),
      A(28) => ad_reg_reg_0(11),
      A(27) => ad_reg_reg_0(11),
      A(26) => ad_reg_reg_0(11),
      A(25) => ad_reg_reg_0(11),
      A(24) => ad_reg_reg_0(11),
      A(23) => ad_reg_reg_0(11),
      A(22) => ad_reg_reg_0(11),
      A(21) => ad_reg_reg_0(11),
      A(20) => ad_reg_reg_0(11),
      A(19) => ad_reg_reg_0(11),
      A(18) => ad_reg_reg_0(11),
      A(17) => ad_reg_reg_0(11),
      A(16) => ad_reg_reg_0(11),
      A(15) => ad_reg_reg_0(11),
      A(14) => ad_reg_reg_0(11),
      A(13) => ad_reg_reg_0(11),
      A(12) => ad_reg_reg_0(11),
      A(11 downto 0) => ad_reg_reg_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ad_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(11),
      B(16) => P(11),
      B(15) => P(11),
      B(14) => P(11),
      B(13) => P(11),
      B(12) => P(11),
      B(11 downto 0) => P(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ad_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 7) => B"00000000000000000000000000000000000000000",
      C(6 downto 0) => ad0(6 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ad_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ad_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => Q(1),
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ad_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_ad_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 7) => NLW_ad_reg_reg_P_UNCONNECTED(47 downto 7),
      P(6) => ad_reg_reg_n_99,
      P(5) => ad_reg_reg_n_100,
      P(4) => ad_reg_reg_n_101,
      P(3) => ad_reg_reg_n_102,
      P(2) => ad_reg_reg_n_103,
      P(1) => ad_reg_reg_n_104,
      P(0) => ad_reg_reg_n_105,
      PATTERNBDETECT => NLW_ad_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ad_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ad_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_ad_reg_reg_UNDERFLOW_UNCONNECTED
    );
\b_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \b_reg_reg_n_0_[0]\,
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => \b_reg_reg_n_0_[1]\,
      R => '0'
    );
\b_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => \b_reg_reg_n_0_[2]\,
      R => '0'
    );
\b_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => \b_reg_reg_n_0_[3]\,
      R => '0'
    );
\b_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => \b_reg_reg_n_0_[4]\,
      R => '0'
    );
\b_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => \b_reg_reg_n_0_[5]\,
      R => '0'
    );
\b_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => \b_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[1]\,
      I1 => ad_reg_reg_n_103,
      I2 => \b_reg_reg_n_0_[2]\,
      I3 => ad_reg_reg_n_104,
      I4 => ad_reg_reg_n_102,
      I5 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[2]_i_2__0_n_0\
    );
\m_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[1]\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[2]\,
      I3 => ad_reg_reg_n_105,
      O => \m_reg[2]_i_3_n_0\
    );
\m_reg[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \b_reg_reg_n_0_[0]\,
      I1 => ad_reg_reg_n_104,
      O => \m_reg[2]_i_4__0_n_0\
    );
\m_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => ad_reg_reg_n_103,
      I1 => \m_reg[2]_i_9__0_n_0\,
      I2 => ad_reg_reg_n_104,
      I3 => \b_reg_reg_n_0_[1]\,
      I4 => ad_reg_reg_n_105,
      I5 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[2]_i_5_n_0\
    );
\m_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => ad_reg_reg_n_105,
      I1 => \b_reg_reg_n_0_[2]\,
      I2 => ad_reg_reg_n_104,
      I3 => \b_reg_reg_n_0_[1]\,
      I4 => \b_reg_reg_n_0_[0]\,
      I5 => ad_reg_reg_n_103,
      O => \m_reg[2]_i_6_n_0\
    );
\m_reg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[0]\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg_reg_n_105,
      O => \m_reg[2]_i_7_n_0\
    );
\m_reg[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg_reg_n_105,
      I1 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[2]_i_8__0_n_0\
    );
\m_reg[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ad_reg_reg_n_102,
      I1 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[2]_i_9__0_n_0\
    );
\m_reg[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \m_reg[6]_i_7__0_n_0\,
      I1 => \b_reg_reg_n_0_[1]\,
      I2 => ad_reg_reg_n_101,
      I3 => \m_reg[6]_i_15_n_0\,
      I4 => ad_reg_reg_n_100,
      I5 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[6]_i_10__0_n_0\
    );
\m_reg[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \m_reg[6]_i_8__0_n_0\,
      I1 => \b_reg_reg_n_0_[1]\,
      I2 => ad_reg_reg_n_102,
      I3 => \m_reg[6]_i_16__0_n_0\,
      I4 => ad_reg_reg_n_101,
      I5 => \b_reg_reg_n_0_[0]\,
      O => \m_reg[6]_i_11__0_n_0\
    );
\m_reg[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ad_reg_reg_n_101,
      I1 => \b_reg_reg_n_0_[1]\,
      O => \m_reg[6]_i_13_n_0\
    );
\m_reg[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \b_reg_reg_n_0_[0]\,
      I1 => ad_reg_reg_n_99,
      I2 => ad_reg_reg_n_101,
      I3 => \b_reg_reg_n_0_[2]\,
      I4 => ad_reg_reg_n_100,
      I5 => \b_reg_reg_n_0_[1]\,
      O => \m_reg[6]_i_14_n_0\
    );
\m_reg[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ad_reg_reg_n_102,
      I1 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[6]_i_15_n_0\
    );
\m_reg[6]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ad_reg_reg_n_103,
      I1 => \b_reg_reg_n_0_[2]\,
      O => \m_reg[6]_i_16__0_n_0\
    );
\m_reg[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[4]\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[5]\,
      I3 => ad_reg_reg_n_105,
      O => \m_reg[6]_i_17_n_0\
    );
\m_reg[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \b_reg_reg_n_0_[3]\,
      I1 => ad_reg_reg_n_104,
      O => \m_reg[6]_i_18_n_0\
    );
\m_reg[6]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \m_reg[6]_i_23_n_0\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[4]\,
      I3 => ad_reg_reg_n_105,
      I4 => \b_reg_reg_n_0_[5]\,
      O => \m_reg[6]_i_19__0_n_0\
    );
\m_reg[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => ad_reg_reg_n_105,
      I1 => \b_reg_reg_n_0_[5]\,
      I2 => ad_reg_reg_n_104,
      I3 => \b_reg_reg_n_0_[4]\,
      I4 => \b_reg_reg_n_0_[3]\,
      I5 => ad_reg_reg_n_103,
      O => \m_reg[6]_i_20_n_0\
    );
\m_reg[6]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg_n_0_[3]\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[4]\,
      I3 => ad_reg_reg_n_105,
      O => \m_reg[6]_i_21__0_n_0\
    );
\m_reg[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ad_reg_reg_n_105,
      I1 => \b_reg_reg_n_0_[3]\,
      O => \m_reg[6]_i_22_n_0\
    );
\m_reg[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \b_reg_reg_n_0_[3]\,
      I1 => ad_reg_reg_n_102,
      I2 => ad_reg_reg_n_104,
      I3 => \b_reg_reg_n_0_[5]\,
      I4 => ad_reg_reg_n_103,
      I5 => \b_reg_reg_n_0_[4]\,
      O => \m_reg[6]_i_23_n_0\
    );
\m_reg[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \m_reg_reg[6]_i_12_n_4\,
      I1 => \m_reg_reg[6]_i_2_n_5\,
      I2 => \b_reg_reg_n_0_[6]\,
      I3 => ad_reg_reg_n_105,
      O => \m_reg[6]_i_3__0_n_0\
    );
\m_reg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_6\,
      I1 => \m_reg_reg[6]_i_12_n_5\,
      O => \m_reg[6]_i_4_n_0\
    );
\m_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_7\,
      I1 => \m_reg_reg[6]_i_12_n_6\,
      O => \m_reg[6]_i_5_n_0\
    );
\m_reg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[2]_i_1_n_4\,
      I1 => \m_reg_reg[6]_i_12_n_7\,
      O => \m_reg[6]_i_6_n_0\
    );
\m_reg[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \b_reg_reg_n_0_[2]\,
      I1 => ad_reg_reg_n_103,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg_reg_n_102,
      I4 => \b_reg_reg_n_0_[0]\,
      I5 => ad_reg_reg_n_101,
      O => \m_reg[6]_i_7__0_n_0\
    );
\m_reg[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \b_reg_reg_n_0_[2]\,
      I1 => ad_reg_reg_n_104,
      I2 => \b_reg_reg_n_0_[1]\,
      I3 => ad_reg_reg_n_103,
      I4 => \b_reg_reg_n_0_[0]\,
      I5 => ad_reg_reg_n_102,
      O => \m_reg[6]_i_8__0_n_0\
    );
\m_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F7F7F78F080808"
    )
        port map (
      I0 => ad_reg_reg_n_100,
      I1 => \b_reg_reg_n_0_[0]\,
      I2 => \m_reg[6]_i_13_n_0\,
      I3 => ad_reg_reg_n_102,
      I4 => \b_reg_reg_n_0_[2]\,
      I5 => \m_reg[6]_i_14_n_0\,
      O => \m_reg[6]_i_9_n_0\
    );
\m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[2]_i_1_n_7\,
      Q => \m_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[2]_i_1_n_6\,
      Q => \m_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[2]_i_1_n_5\,
      Q => \m_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_reg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_reg_reg[2]_i_1_n_0\,
      CO(2) => \m_reg_reg[2]_i_1_n_1\,
      CO(1) => \m_reg_reg[2]_i_1_n_2\,
      CO(0) => \m_reg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \m_reg[2]_i_2__0_n_0\,
      DI(2) => \m_reg[2]_i_3_n_0\,
      DI(1) => \m_reg[2]_i_4__0_n_0\,
      DI(0) => '0',
      O(3) => \m_reg_reg[2]_i_1_n_4\,
      O(2) => \m_reg_reg[2]_i_1_n_5\,
      O(1) => \m_reg_reg[2]_i_1_n_6\,
      O(0) => \m_reg_reg[2]_i_1_n_7\,
      S(3) => \m_reg[2]_i_5_n_0\,
      S(2) => \m_reg[2]_i_6_n_0\,
      S(1) => \m_reg[2]_i_7_n_0\,
      S(0) => \m_reg[2]_i_8__0_n_0\
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_7\,
      Q => \m_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_6\,
      Q => \m_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_5\,
      Q => \m_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_4\,
      Q => \m_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_reg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_1_n_1\,
      CO(1) => \m_reg_reg[6]_i_1_n_2\,
      CO(0) => \m_reg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg_reg[6]_i_2_n_6\,
      DI(1) => \m_reg_reg[6]_i_2_n_7\,
      DI(0) => \m_reg_reg[2]_i_1_n_4\,
      O(3) => \m_reg_reg[6]_i_1_n_4\,
      O(2) => \m_reg_reg[6]_i_1_n_5\,
      O(1) => \m_reg_reg[6]_i_1_n_6\,
      O(0) => \m_reg_reg[6]_i_1_n_7\,
      S(3) => \m_reg[6]_i_3__0_n_0\,
      S(2) => \m_reg[6]_i_4_n_0\,
      S(1) => \m_reg[6]_i_5_n_0\,
      S(0) => \m_reg[6]_i_6_n_0\
    );
\m_reg_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_12_n_1\,
      CO(1) => \m_reg_reg[6]_i_12_n_2\,
      CO(0) => \m_reg_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg[6]_i_17_n_0\,
      DI(1) => \m_reg[6]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \m_reg_reg[6]_i_12_n_4\,
      O(2) => \m_reg_reg[6]_i_12_n_5\,
      O(1) => \m_reg_reg[6]_i_12_n_6\,
      O(0) => \m_reg_reg[6]_i_12_n_7\,
      S(3) => \m_reg[6]_i_19__0_n_0\,
      S(2) => \m_reg[6]_i_20_n_0\,
      S(1) => \m_reg[6]_i_21__0_n_0\,
      S(0) => \m_reg[6]_i_22_n_0\
    );
\m_reg_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_reg_reg[2]_i_1_n_0\,
      CO(3 downto 2) => \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_reg_reg[6]_i_2_n_2\,
      CO(0) => \m_reg_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m_reg[6]_i_7__0_n_0\,
      DI(0) => \m_reg[6]_i_8__0_n_0\,
      O(3) => \NLW_m_reg_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2) => \m_reg_reg[6]_i_2_n_5\,
      O(1) => \m_reg_reg[6]_i_2_n_6\,
      O(0) => \m_reg_reg[6]_i_2_n_7\,
      S(3) => '0',
      S(2) => \m_reg[6]_i_9_n_0\,
      S(1) => \m_reg[6]_i_10__0_n_0\,
      S(0) => \m_reg[6]_i_11__0_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[0]\,
      Q => out_data_13(0),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[1]\,
      Q => out_data_13(1),
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[2]\,
      Q => out_data_13(2),
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[3]\,
      Q => out_data_13(3),
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[4]\,
      Q => out_data_13(4),
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[5]\,
      Q => out_data_13(5),
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg_n_0_[6]\,
      Q => out_data_13(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m70_reg_2836_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    in_data_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m82_reg_2899_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m70_reg_2836 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m85_reg_2904[3]_i_4_n_0\ : STD_LOGIC;
  signal \m85_reg_2904[3]_i_5_n_0\ : STD_LOGIC;
  signal \m85_reg_2904[3]_i_6_n_0\ : STD_LOGIC;
  signal \m85_reg_2904[3]_i_7_n_0\ : STD_LOGIC;
  signal \m85_reg_2904_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m85_reg_2904_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal m_reg_reg_n_106 : STD_LOGIC;
  signal m_reg_reg_n_107 : STD_LOGIC;
  signal m_reg_reg_n_108 : STD_LOGIC;
  signal m_reg_reg_n_109 : STD_LOGIC;
  signal m_reg_reg_n_110 : STD_LOGIC;
  signal m_reg_reg_n_111 : STD_LOGIC;
  signal m_reg_reg_n_112 : STD_LOGIC;
  signal m_reg_reg_n_113 : STD_LOGIC;
  signal m_reg_reg_n_114 : STD_LOGIC;
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal \^p_reg_reg_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m85_reg_2904[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m85_reg_2904[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m92_reg_2910[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m92_reg_2910[1]_i_1\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_reg_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
  D(0) <= \^d\(0);
  p_reg_reg_0(9 downto 0) <= \^p_reg_reg_0\(9 downto 0);
\m85_reg_2904[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_reg_reg_0\(0),
      I1 => m70_reg_2836(0),
      O => \m70_reg_2836_reg[3]\(0)
    );
\m85_reg_2904[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^p_reg_reg_0\(1),
      I1 => m70_reg_2836(0),
      I2 => m70_reg_2836(1),
      I3 => \^p_reg_reg_0\(0),
      O => \m70_reg_2836_reg[3]\(1)
    );
\m85_reg_2904[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \^p_reg_reg_0\(2),
      I1 => m70_reg_2836(0),
      I2 => m70_reg_2836(2),
      I3 => \^p_reg_reg_0\(0),
      I4 => \^p_reg_reg_0\(1),
      I5 => m70_reg_2836(1),
      O => \m70_reg_2836_reg[3]\(2)
    );
\m85_reg_2904[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => \^p_reg_reg_0\(0),
      I1 => \^p_reg_reg_0\(1),
      I2 => m70_reg_2836(2),
      I3 => \^p_reg_reg_0\(2),
      I4 => m70_reg_2836(1),
      O => \m85_reg_2904[3]_i_4_n_0\
    );
\m85_reg_2904[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9596AA9A6A5AAA"
    )
        port map (
      I0 => \^p_reg_reg_0\(3),
      I1 => \^p_reg_reg_0\(0),
      I2 => m70_reg_2836(2),
      I3 => \^p_reg_reg_0\(1),
      I4 => \^p_reg_reg_0\(2),
      I5 => m70_reg_2836(1),
      O => \m85_reg_2904[3]_i_5_n_0\
    );
\m85_reg_2904[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15EA6A6A"
    )
        port map (
      I0 => \^p_reg_reg_0\(0),
      I1 => \^p_reg_reg_0\(1),
      I2 => m70_reg_2836(2),
      I3 => \^p_reg_reg_0\(2),
      I4 => m70_reg_2836(1),
      O => \m85_reg_2904[3]_i_6_n_0\
    );
\m85_reg_2904[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56595A6656A69666"
    )
        port map (
      I0 => \^p_reg_reg_0\(3),
      I1 => \^p_reg_reg_0\(0),
      I2 => m70_reg_2836(2),
      I3 => \^p_reg_reg_0\(1),
      I4 => \^p_reg_reg_0\(2),
      I5 => m70_reg_2836(1),
      O => \m85_reg_2904[3]_i_7_n_0\
    );
\m85_reg_2904_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m85_reg_2904_reg[3]_i_2_n_0\,
      I1 => \m85_reg_2904_reg[3]_i_3_n_0\,
      O => \m70_reg_2836_reg[3]\(3),
      S => m70_reg_2836(3)
    );
\m85_reg_2904_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m85_reg_2904[3]_i_4_n_0\,
      I1 => \m85_reg_2904[3]_i_5_n_0\,
      O => \m85_reg_2904_reg[3]_i_2_n_0\,
      S => m70_reg_2836(0)
    );
\m85_reg_2904_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m85_reg_2904[3]_i_6_n_0\,
      I1 => \m85_reg_2904[3]_i_7_n_0\,
      O => \m85_reg_2904_reg[3]_i_3_n_0\,
      S => m70_reg_2836(0)
    );
\m92_reg_2910[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_reg_reg_0\(0),
      I1 => O(0),
      O => p_reg_reg_1(0)
    );
\m92_reg_2910[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^p_reg_reg_0\(1),
      I1 => O(0),
      I2 => O(1),
      I3 => \^p_reg_reg_0\(0),
      O => p_reg_reg_1(1)
    );
\m92_reg_2910[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \^p_reg_reg_0\(2),
      I1 => O(0),
      I2 => O(2),
      I3 => \^p_reg_reg_0\(0),
      I4 => \^p_reg_reg_0\(1),
      I5 => O(1),
      O => p_reg_reg_1(2)
    );
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(9),
      A(28) => P(9),
      A(27) => P(9),
      A(26) => P(9),
      A(25) => P(9),
      A(24) => P(9),
      A(23) => P(9),
      A(22) => P(9),
      A(21) => P(9),
      A(20) => P(9),
      A(19) => P(9),
      A(18) => P(9),
      A(17) => P(9),
      A(16) => P(9),
      A(15) => P(9),
      A(14) => P(9),
      A(13) => P(9),
      A(12) => P(9),
      A(11) => P(9),
      A(10) => P(9),
      A(9 downto 0) => P(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(8),
      B(16) => A(8),
      B(15) => A(8),
      B(14) => A(8),
      B(13) => A(8),
      B(12) => A(8),
      B(11) => A(8),
      B(10) => A(8),
      B(9 downto 1) => A(8 downto 0),
      B(0) => \^d\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_106,
      PCOUT(46) => m_reg_reg_n_107,
      PCOUT(45) => m_reg_reg_n_108,
      PCOUT(44) => m_reg_reg_n_109,
      PCOUT(43) => m_reg_reg_n_110,
      PCOUT(42) => m_reg_reg_n_111,
      PCOUT(41) => m_reg_reg_n_112,
      PCOUT(40) => m_reg_reg_n_113,
      PCOUT(39) => m_reg_reg_n_114,
      PCOUT(38) => m_reg_reg_n_115,
      PCOUT(37) => m_reg_reg_n_116,
      PCOUT(36) => m_reg_reg_n_117,
      PCOUT(35) => m_reg_reg_n_118,
      PCOUT(34) => m_reg_reg_n_119,
      PCOUT(33) => m_reg_reg_n_120,
      PCOUT(32) => m_reg_reg_n_121,
      PCOUT(31) => m_reg_reg_n_122,
      PCOUT(30) => m_reg_reg_n_123,
      PCOUT(29) => m_reg_reg_n_124,
      PCOUT(28) => m_reg_reg_n_125,
      PCOUT(27) => m_reg_reg_n_126,
      PCOUT(26) => m_reg_reg_n_127,
      PCOUT(25) => m_reg_reg_n_128,
      PCOUT(24) => m_reg_reg_n_129,
      PCOUT(23) => m_reg_reg_n_130,
      PCOUT(22) => m_reg_reg_n_131,
      PCOUT(21) => m_reg_reg_n_132,
      PCOUT(20) => m_reg_reg_n_133,
      PCOUT(19) => m_reg_reg_n_134,
      PCOUT(18) => m_reg_reg_n_135,
      PCOUT(17) => m_reg_reg_n_136,
      PCOUT(16) => m_reg_reg_n_137,
      PCOUT(15) => m_reg_reg_n_138,
      PCOUT(14) => m_reg_reg_n_139,
      PCOUT(13) => m_reg_reg_n_140,
      PCOUT(12) => m_reg_reg_n_141,
      PCOUT(11) => m_reg_reg_n_142,
      PCOUT(10) => m_reg_reg_n_143,
      PCOUT(9) => m_reg_reg_n_144,
      PCOUT(8) => m_reg_reg_n_145,
      PCOUT(7) => m_reg_reg_n_146,
      PCOUT(6) => m_reg_reg_n_147,
      PCOUT(5) => m_reg_reg_n_148,
      PCOUT(4) => m_reg_reg_n_149,
      PCOUT(3) => m_reg_reg_n_150,
      PCOUT(2) => m_reg_reg_n_151,
      PCOUT(1) => m_reg_reg_n_152,
      PCOUT(0) => m_reg_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
m_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_22(0),
      I1 => m82_reg_2899_reg(0),
      O => \^d\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_3(9),
      A(28) => p_reg_reg_3(9),
      A(27) => p_reg_reg_3(9),
      A(26) => p_reg_reg_3(9),
      A(25) => p_reg_reg_3(9),
      A(24) => p_reg_reg_3(9),
      A(23) => p_reg_reg_3(9),
      A(22) => p_reg_reg_3(9),
      A(21) => p_reg_reg_3(9),
      A(20) => p_reg_reg_3(9),
      A(19) => p_reg_reg_3(9),
      A(18) => p_reg_reg_3(9),
      A(17) => p_reg_reg_3(9),
      A(16) => p_reg_reg_3(9),
      A(15) => p_reg_reg_3(9),
      A(14) => p_reg_reg_3(9),
      A(13) => p_reg_reg_3(9),
      A(12) => p_reg_reg_3(9),
      A(11) => p_reg_reg_3(9),
      A(10) => p_reg_reg_3(9),
      A(9 downto 0) => p_reg_reg_3(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_2(8),
      B(16) => p_reg_reg_2(8),
      B(15) => p_reg_reg_2(8),
      B(14) => p_reg_reg_2(8),
      B(13) => p_reg_reg_2(8),
      B(12) => p_reg_reg_2(8),
      B(11) => p_reg_reg_2(8),
      B(10) => p_reg_reg_2(8),
      B(9) => p_reg_reg_2(8),
      B(8 downto 0) => p_reg_reg_2(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => Q(0),
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 10),
      P(9 downto 0) => \^p_reg_reg_0\(9 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_106,
      PCIN(46) => m_reg_reg_n_107,
      PCIN(45) => m_reg_reg_n_108,
      PCIN(44) => m_reg_reg_n_109,
      PCIN(43) => m_reg_reg_n_110,
      PCIN(42) => m_reg_reg_n_111,
      PCIN(41) => m_reg_reg_n_112,
      PCIN(40) => m_reg_reg_n_113,
      PCIN(39) => m_reg_reg_n_114,
      PCIN(38) => m_reg_reg_n_115,
      PCIN(37) => m_reg_reg_n_116,
      PCIN(36) => m_reg_reg_n_117,
      PCIN(35) => m_reg_reg_n_118,
      PCIN(34) => m_reg_reg_n_119,
      PCIN(33) => m_reg_reg_n_120,
      PCIN(32) => m_reg_reg_n_121,
      PCIN(31) => m_reg_reg_n_122,
      PCIN(30) => m_reg_reg_n_123,
      PCIN(29) => m_reg_reg_n_124,
      PCIN(28) => m_reg_reg_n_125,
      PCIN(27) => m_reg_reg_n_126,
      PCIN(26) => m_reg_reg_n_127,
      PCIN(25) => m_reg_reg_n_128,
      PCIN(24) => m_reg_reg_n_129,
      PCIN(23) => m_reg_reg_n_130,
      PCIN(22) => m_reg_reg_n_131,
      PCIN(21) => m_reg_reg_n_132,
      PCIN(20) => m_reg_reg_n_133,
      PCIN(19) => m_reg_reg_n_134,
      PCIN(18) => m_reg_reg_n_135,
      PCIN(17) => m_reg_reg_n_136,
      PCIN(16) => m_reg_reg_n_137,
      PCIN(15) => m_reg_reg_n_138,
      PCIN(14) => m_reg_reg_n_139,
      PCIN(13) => m_reg_reg_n_140,
      PCIN(12) => m_reg_reg_n_141,
      PCIN(11) => m_reg_reg_n_142,
      PCIN(10) => m_reg_reg_n_143,
      PCIN(9) => m_reg_reg_n_144,
      PCIN(8) => m_reg_reg_n_145,
      PCIN(7) => m_reg_reg_n_146,
      PCIN(6) => m_reg_reg_n_147,
      PCIN(5) => m_reg_reg_n_148,
      PCIN(4) => m_reg_reg_n_149,
      PCIN(3) => m_reg_reg_n_150,
      PCIN(2) => m_reg_reg_n_151,
      PCIN(1) => m_reg_reg_n_152,
      PCIN(0) => m_reg_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => m82_reg_2899_reg(2),
      I2 => m82_reg_2899_reg(3),
      I3 => in_data_22(0),
      O => DI(1)
    );
\tmp_product__0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => m82_reg_2899_reg(1),
      I2 => m82_reg_2899_reg(2),
      I3 => in_data_22(0),
      O => DI(0)
    );
\tmp_product__0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => m82_reg_2899_reg(3),
      I1 => in_data_22(0),
      I2 => m82_reg_2899_reg(5),
      I3 => m82_reg_2899_reg(4),
      I4 => in_data_22(1),
      O => S(2)
    );
\tmp_product__0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => m82_reg_2899_reg(2),
      I1 => in_data_22(0),
      I2 => m82_reg_2899_reg(4),
      I3 => m82_reg_2899_reg(3),
      I4 => in_data_22(1),
      O => S(1)
    );
\tmp_product__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => m82_reg_2899_reg(1),
      I1 => in_data_22(0),
      I2 => m82_reg_2899_reg(3),
      I3 => m82_reg_2899_reg(2),
      I4 => in_data_22(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0 is
  port (
    \p_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m174_reg_3615_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m174_reg_3615_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln404_2_reg_3540 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__26_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    \a_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal b_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^m174_reg_3615_reg[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \m_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_18__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_20__0_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_4\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_14_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \m_reg_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal p : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal p_carry_i_1_n_0 : STD_LOGIC;
  signal p_carry_i_2_n_0 : STD_LOGIC;
  signal p_carry_i_3_n_0 : STD_LOGIC;
  signal p_carry_i_4_n_0 : STD_LOGIC;
  signal p_carry_n_0 : STD_LOGIC;
  signal p_carry_n_1 : STD_LOGIC;
  signal p_carry_n_2 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal \^p_reg_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_10__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__18_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry_i_6_n_0\ : STD_LOGIC;
  signal \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_reg[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_reg[2]_i_1\ : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of \m_reg_reg[6]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11__15\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__18\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product__26_carry__0_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product__26_carry__0_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_product__26_carry__0_i_13\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product__26_carry__0_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product__26_carry__0_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product__26_carry_i_6\ : label is "soft_lutpair6";
begin
  Q(0) <= \^q\(0);
  \m174_reg_3615_reg[0]_0\(3 downto 0) <= \^m174_reg_3615_reg[0]_0\(3 downto 0);
  \p_reg_reg[2]_0\(2 downto 0) <= \^p_reg_reg[2]_0\(2 downto 0);
\a_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(0),
      Q => a_reg(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(1),
      Q => a_reg(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(2),
      Q => a_reg(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(3),
      Q => a_reg(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(4),
      Q => a_reg(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg_reg[5]_0\(5),
      Q => a_reg(5),
      R => '0'
    );
\b_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => b_reg(1),
      R => '0'
    );
\b_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => b_reg(2),
      R => '0'
    );
\b_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => b_reg(3),
      R => '0'
    );
\b_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => b_reg(4),
      R => '0'
    );
\b_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => b_reg(5),
      R => '0'
    );
\m_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a_reg(0),
      I1 => b_reg(1),
      O => \m_reg[1]_i_1_n_0\
    );
\m_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => b_reg(1),
      I1 => a_reg(1),
      I2 => b_reg(2),
      I3 => a_reg(0),
      O => \m_reg[2]_i_1_n_0\
    );
\m_reg[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BF3F3F"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(4),
      I2 => b_reg(2),
      I3 => a_reg(5),
      I4 => b_reg(1),
      O => \m_reg[6]_i_10_n_0\
    );
\m_reg[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => a_reg(2),
      I1 => a_reg(3),
      I2 => b_reg(2),
      I3 => a_reg(4),
      I4 => b_reg(1),
      O => \m_reg[6]_i_11_n_0\
    );
\m_reg[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(2),
      I2 => b_reg(2),
      I3 => a_reg(3),
      I4 => b_reg(1),
      O => \m_reg[6]_i_12_n_0\
    );
\m_reg[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => a_reg(2),
      I1 => a_reg(1),
      I2 => b_reg(1),
      I3 => a_reg(0),
      I4 => b_reg(2),
      O => \m_reg[6]_i_13_n_0\
    );
\m_reg[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => b_reg(4),
      I1 => a_reg(1),
      I2 => b_reg(5),
      I3 => a_reg(0),
      O => \m_reg[6]_i_15_n_0\
    );
\m_reg[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_reg(3),
      I1 => a_reg(1),
      O => \m_reg[6]_i_16_n_0\
    );
\m_reg[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \m_reg[6]_i_21_n_0\,
      I1 => a_reg(1),
      I2 => b_reg(4),
      I3 => a_reg(0),
      I4 => b_reg(5),
      O => \m_reg[6]_i_17_n_0\
    );
\m_reg[6]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => a_reg(0),
      I1 => b_reg(5),
      I2 => a_reg(1),
      I3 => b_reg(4),
      I4 => b_reg(3),
      I5 => a_reg(2),
      O => \m_reg[6]_i_18__0_n_0\
    );
\m_reg[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => b_reg(3),
      I1 => a_reg(1),
      I2 => b_reg(4),
      I3 => a_reg(0),
      O => \m_reg[6]_i_19_n_0\
    );
\m_reg[6]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a_reg(0),
      I1 => b_reg(3),
      O => \m_reg[6]_i_20__0_n_0\
    );
\m_reg[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => b_reg(3),
      I1 => a_reg(3),
      I2 => a_reg(1),
      I3 => b_reg(5),
      I4 => a_reg(2),
      I5 => b_reg(4),
      O => \m_reg[6]_i_21_n_0\
    );
\m_reg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \m_reg_reg[6]_i_14_n_4\,
      I1 => \m_reg_reg[6]_i_2_n_4\,
      I2 => b_reg(5),
      I3 => a_reg(0),
      O => \m_reg[6]_i_3_n_0\
    );
\m_reg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_5\,
      I1 => \m_reg_reg[6]_i_14_n_5\,
      O => \m_reg[6]_i_4_n_0\
    );
\m_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_6\,
      I1 => \m_reg_reg[6]_i_14_n_6\,
      O => \m_reg[6]_i_5_n_0\
    );
\m_reg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_reg_reg[6]_i_2_n_7\,
      I1 => \m_reg_reg[6]_i_14_n_7\,
      O => \m_reg[6]_i_6_n_0\
    );
\m_reg[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => a_reg(3),
      I1 => b_reg(1),
      I2 => a_reg(2),
      I3 => b_reg(2),
      O => \m_reg[6]_i_7_n_0\
    );
\m_reg[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => a_reg(2),
      I1 => b_reg(1),
      I2 => a_reg(1),
      I3 => b_reg(2),
      O => \m_reg[6]_i_8_n_0\
    );
\m_reg[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => b_reg(1),
      I1 => a_reg(2),
      I2 => b_reg(2),
      I3 => a_reg(1),
      O => \m_reg[6]_i_9_n_0\
    );
\m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[1]_i_1_n_0\,
      Q => m_reg(1),
      R => '0'
    );
\m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg[2]_i_1_n_0\,
      Q => m_reg(2),
      R => '0'
    );
\m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_7\,
      Q => m_reg(3),
      R => '0'
    );
\m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_6\,
      Q => m_reg(4),
      R => '0'
    );
\m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_5\,
      Q => m_reg(5),
      R => '0'
    );
\m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m_reg_reg[6]_i_1_n_4\,
      Q => m_reg(6),
      R => '0'
    );
\m_reg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_1_n_1\,
      CO(1) => \m_reg_reg[6]_i_1_n_2\,
      CO(0) => \m_reg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg_reg[6]_i_2_n_5\,
      DI(1) => \m_reg_reg[6]_i_2_n_6\,
      DI(0) => \m_reg_reg[6]_i_2_n_7\,
      O(3) => \m_reg_reg[6]_i_1_n_4\,
      O(2) => \m_reg_reg[6]_i_1_n_5\,
      O(1) => \m_reg_reg[6]_i_1_n_6\,
      O(0) => \m_reg_reg[6]_i_1_n_7\,
      S(3) => \m_reg[6]_i_3_n_0\,
      S(2) => \m_reg[6]_i_4_n_0\,
      S(1) => \m_reg[6]_i_5_n_0\,
      S(0) => \m_reg[6]_i_6_n_0\
    );
\m_reg_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_14_n_1\,
      CO(1) => \m_reg_reg[6]_i_14_n_2\,
      CO(0) => \m_reg_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg[6]_i_15_n_0\,
      DI(1) => \m_reg[6]_i_16_n_0\,
      DI(0) => '0',
      O(3) => \m_reg_reg[6]_i_14_n_4\,
      O(2) => \m_reg_reg[6]_i_14_n_5\,
      O(1) => \m_reg_reg[6]_i_14_n_6\,
      O(0) => \m_reg_reg[6]_i_14_n_7\,
      S(3) => \m_reg[6]_i_17_n_0\,
      S(2) => \m_reg[6]_i_18__0_n_0\,
      S(1) => \m_reg[6]_i_19_n_0\,
      S(0) => \m_reg[6]_i_20__0_n_0\
    );
\m_reg_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_reg_reg[6]_i_2_n_1\,
      CO(1) => \m_reg_reg[6]_i_2_n_2\,
      CO(0) => \m_reg_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_reg[6]_i_7_n_0\,
      DI(1) => \m_reg[6]_i_8_n_0\,
      DI(0) => \m_reg[6]_i_9_n_0\,
      O(3) => \m_reg_reg[6]_i_2_n_4\,
      O(2) => \m_reg_reg[6]_i_2_n_5\,
      O(1) => \m_reg_reg[6]_i_2_n_6\,
      O(0) => \m_reg_reg[6]_i_2_n_7\,
      S(3) => \m_reg[6]_i_10_n_0\,
      S(2) => \m_reg[6]_i_11_n_0\,
      S(1) => \m_reg[6]_i_12_n_0\,
      S(0) => \m_reg[6]_i_13_n_0\
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_0,
      CO(2) => p_carry_n_1,
      CO(1) => p_carry_n_2,
      CO(0) => p_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => m_reg(4 downto 1),
      O(3 downto 0) => p(4 downto 1),
      S(3) => p_carry_i_1_n_0,
      S(2) => p_carry_i_2_n_0,
      S(1) => p_carry_i_3_n_0,
      S(0) => p_carry_i_4_n_0
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_0,
      CO(3 downto 1) => \NLW_p_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_p_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \p_carry__0_i_1_n_0\,
      S(0) => \p_carry__0_i_2_n_0\
    );
\p_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(6),
      I1 => DI(0),
      O => \p_carry__0_i_1_n_0\
    );
\p_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => m_reg(5),
      O => \p_carry__0_i_2_n_0\
    );
p_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(4),
      I1 => trunc_ln404_2_reg_3540(4),
      O => p_carry_i_1_n_0
    );
p_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(3),
      I1 => trunc_ln404_2_reg_3540(3),
      O => p_carry_i_2_n_0
    );
p_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(2),
      I1 => trunc_ln404_2_reg_3540(2),
      O => p_carry_i_3_n_0
    );
p_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_reg(1),
      I1 => trunc_ln404_2_reg_3540(1),
      O => p_carry_i_4_n_0
    );
\p_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln404_2_reg_3540(0),
      Q => \^q\(0),
      R => '0'
    );
\p_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(1),
      Q => \p_reg_reg_n_0_[1]\,
      R => '0'
    );
\p_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(2),
      Q => \p_reg_reg_n_0_[2]\,
      R => '0'
    );
\p_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(3),
      Q => \p_reg_reg_n_0_[3]\,
      R => '0'
    );
\p_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(4),
      Q => \p_reg_reg_n_0_[4]\,
      R => '0'
    );
\p_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(5),
      Q => \p_reg_reg_n_0_[5]\,
      R => '0'
    );
\p_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p(6),
      Q => \p_reg_reg_n_0_[6]\,
      R => '0'
    );
\tmp_product__0_carry__0_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => \p_reg_reg_n_0_[5]\,
      I2 => \p_reg_reg_n_0_[4]\,
      I3 => \p_reg_reg_n_0_[3]\,
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \tmp_product__0_carry__0_i_10__16_n_0\
    );
\tmp_product__0_carry__0_i_11__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_reg_reg_n_0_[4]\,
      I1 => m174_reg_3615(0),
      O => \tmp_product__0_carry__0_i_11__15_n_0\
    );
\tmp_product__0_carry__0_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770770070700000"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => \p_reg_reg_n_0_[6]\,
      I2 => m174_reg_3615(2),
      I3 => m174_reg_3615(1),
      I4 => \p_reg_reg_n_0_[4]\,
      I5 => \p_reg_reg_n_0_[5]\,
      O => \^m174_reg_3615_reg[0]_0\(3)
    );
\tmp_product__0_carry__0_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => \p_reg_reg_n_0_[4]\,
      I2 => \p_reg_reg_n_0_[3]\,
      I3 => m174_reg_3615(0),
      I4 => \p_reg_reg_n_0_[5]\,
      I5 => m174_reg_3615(2),
      O => \^m174_reg_3615_reg[0]_0\(2)
    );
\tmp_product__0_carry__0_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => \p_reg_reg_n_0_[3]\,
      I2 => \p_reg_reg_n_0_[4]\,
      I3 => m174_reg_3615(0),
      I4 => \p_reg_reg_n_0_[2]\,
      I5 => m174_reg_3615(2),
      O => \^m174_reg_3615_reg[0]_0\(1)
    );
\tmp_product__0_carry__0_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => \p_reg_reg_n_0_[2]\,
      I2 => \p_reg_reg_n_0_[3]\,
      I3 => m174_reg_3615(0),
      I4 => \p_reg_reg_n_0_[1]\,
      I5 => m174_reg_3615(2),
      O => \^m174_reg_3615_reg[0]_0\(0)
    );
\tmp_product__0_carry__0_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42F52DA5300FFFFF"
    )
        port map (
      I0 => \p_reg_reg_n_0_[4]\,
      I1 => m174_reg_3615(0),
      I2 => \p_reg_reg_n_0_[5]\,
      I3 => \p_reg_reg_n_0_[6]\,
      I4 => m174_reg_3615(1),
      I5 => m174_reg_3615(2),
      O => \p_reg_reg[4]_0\(3)
    );
\tmp_product__0_carry__0_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999A55596665AAA"
    )
        port map (
      I0 => \^m174_reg_3615_reg[0]_0\(2),
      I1 => m174_reg_3615(1),
      I2 => m174_reg_3615(2),
      I3 => \p_reg_reg_n_0_[4]\,
      I4 => \p_reg_reg_n_0_[5]\,
      I5 => \tmp_product__0_carry__0_i_9__19_n_0\,
      O => \p_reg_reg[4]_0\(2)
    );
\tmp_product__0_carry__0_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m174_reg_3615_reg[0]_0\(1),
      I1 => \tmp_product__0_carry__0_i_10__16_n_0\,
      O => \p_reg_reg[4]_0\(1)
    );
\tmp_product__0_carry__0_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96665AAA6999A555"
    )
        port map (
      I0 => \^m174_reg_3615_reg[0]_0\(0),
      I1 => m174_reg_3615(1),
      I2 => m174_reg_3615(2),
      I3 => \p_reg_reg_n_0_[2]\,
      I4 => \p_reg_reg_n_0_[3]\,
      I5 => \tmp_product__0_carry__0_i_11__15_n_0\,
      O => \p_reg_reg[4]_0\(0)
    );
\tmp_product__0_carry__0_i_9__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_reg_reg_n_0_[6]\,
      I1 => m174_reg_3615(0),
      O => \tmp_product__0_carry__0_i_9__19_n_0\
    );
\tmp_product__0_carry__1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40C0"
    )
        port map (
      I0 => \p_reg_reg_n_0_[6]\,
      I1 => \p_reg_reg_n_0_[5]\,
      I2 => m174_reg_3615(2),
      I3 => m174_reg_3615(1),
      O => \p_reg_reg[6]_0\(0)
    );
\tmp_product__0_carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F3F"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => \p_reg_reg_n_0_[5]\,
      I2 => m174_reg_3615(2),
      I3 => \p_reg_reg_n_0_[6]\,
      O => \m174_reg_3615_reg[1]\(0)
    );
\tmp_product__0_carry_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => \p_reg_reg_n_0_[3]\,
      I2 => \p_reg_reg_n_0_[2]\,
      I3 => \p_reg_reg_n_0_[1]\,
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \m174_reg_3615_reg[0]\(2)
    );
\tmp_product__0_carry_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => \p_reg_reg_n_0_[1]\,
      I2 => m174_reg_3615(2),
      I3 => \^q\(0),
      O => \m174_reg_3615_reg[0]\(1)
    );
\tmp_product__0_carry_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_reg_reg_n_0_[1]\,
      I1 => m174_reg_3615(0),
      O => \m174_reg_3615_reg[0]\(0)
    );
\tmp_product__0_carry_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \p_reg_reg_n_0_[2]\,
      I1 => \tmp_product__0_carry_i_8__18_n_0\,
      I2 => m174_reg_3615(2),
      I3 => m174_reg_3615(1),
      I4 => \^q\(0),
      I5 => \p_reg_reg_n_0_[1]\,
      O => S(3)
    );
\tmp_product__0_carry_i_5__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^q\(0),
      I1 => m174_reg_3615(2),
      I2 => \p_reg_reg_n_0_[1]\,
      I3 => m174_reg_3615(1),
      I4 => m174_reg_3615(0),
      I5 => \p_reg_reg_n_0_[2]\,
      O => S(2)
    );
\tmp_product__0_carry_i_6__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => \p_reg_reg_n_0_[1]\,
      I2 => m174_reg_3615(1),
      I3 => \^q\(0),
      O => S(1)
    );
\tmp_product__0_carry_i_7__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => m174_reg_3615(0),
      O => S(0)
    );
\tmp_product__0_carry_i_8__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_reg_reg_n_0_[3]\,
      I1 => m174_reg_3615(0),
      O => \tmp_product__0_carry_i_8__18_n_0\
    );
\tmp_product__26_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0000FBF0FBFB000"
    )
        port map (
      I0 => O(2),
      I1 => \p_reg_reg_n_0_[2]\,
      I2 => m174_reg_3615(4),
      I3 => \p_reg_reg_n_0_[3]\,
      I4 => O(3),
      I5 => \tmp_product__26_carry__0_i_8_n_0\,
      O => \^p_reg_reg[2]_0\(2)
    );
\tmp_product__26_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => m174_reg_3615(4),
      I1 => \p_reg_reg_n_0_[3]\,
      I2 => \p_reg_reg_n_0_[4]\,
      I3 => m174_reg_3615(3),
      I4 => O(3),
      O => \tmp_product__26_carry__0_i_10_n_0\
    );
\tmp_product__26_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71F50A11EE55AA"
    )
        port map (
      I0 => \tmp_product__26_carry__0_i_4_0\(0),
      I1 => m174_reg_3615(3),
      I2 => \p_reg_reg_n_0_[4]\,
      I3 => CO(0),
      I4 => \p_reg_reg_n_0_[5]\,
      I5 => m174_reg_3615(4),
      O => \tmp_product__26_carry__0_i_11_n_0\
    );
\tmp_product__26_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m174_reg_3615(4),
      I1 => \p_reg_reg_n_0_[2]\,
      I2 => O(2),
      O => \tmp_product__26_carry__0_i_12_n_0\
    );
\tmp_product__26_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => \p_reg_reg_n_0_[4]\,
      I2 => O(3),
      I3 => \p_reg_reg_n_0_[3]\,
      I4 => m174_reg_3615(4),
      O => \tmp_product__26_carry__0_i_13_n_0\
    );
\tmp_product__26_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => \p_reg_reg_n_0_[3]\,
      I2 => O(2),
      I3 => \p_reg_reg_n_0_[2]\,
      I4 => m174_reg_3615(4),
      O => \^p_reg_reg[2]_0\(1)
    );
\tmp_product__26_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => \p_reg_reg_n_0_[3]\,
      I2 => O(2),
      I3 => \p_reg_reg_n_0_[2]\,
      I4 => m174_reg_3615(4),
      O => \^p_reg_reg[2]_0\(0)
    );
\tmp_product__26_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \tmp_product__26_carry__0_i_9_n_0\,
      I1 => \tmp_product__26_carry__0_i_10_n_0\,
      I2 => \tmp_product__26_carry__0_i_11_n_0\,
      I3 => \p_reg_reg_n_0_[6]\,
      I4 => m174_reg_3615(3),
      O => \p_reg_reg[6]_1\(3)
    );
\tmp_product__26_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63333999C6666333"
    )
        port map (
      I0 => \tmp_product__26_carry__0_i_12_n_0\,
      I1 => \tmp_product__26_carry__0_i_9_n_0\,
      I2 => m174_reg_3615(4),
      I3 => \p_reg_reg_n_0_[3]\,
      I4 => \tmp_product__26_carry__0_i_8_n_0\,
      I5 => O(3),
      O => \p_reg_reg[6]_1\(2)
    );
\tmp_product__26_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F878787780F0F0F"
    )
        port map (
      I0 => \p_reg_reg_n_0_[3]\,
      I1 => m174_reg_3615(3),
      I2 => \tmp_product__26_carry__0_i_13_n_0\,
      I3 => m174_reg_3615(4),
      I4 => \p_reg_reg_n_0_[2]\,
      I5 => O(2),
      O => \p_reg_reg[6]_1\(1)
    );
\tmp_product__26_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA566656665666"
    )
        port map (
      I0 => \^p_reg_reg[2]_0\(0),
      I1 => O(1),
      I2 => m174_reg_3615(3),
      I3 => \p_reg_reg_n_0_[2]\,
      I4 => \p_reg_reg_n_0_[1]\,
      I5 => m174_reg_3615(4),
      O => \p_reg_reg[6]_1\(0)
    );
\tmp_product__26_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_reg_reg_n_0_[4]\,
      I1 => m174_reg_3615(3),
      O => \tmp_product__26_carry__0_i_8_n_0\
    );
\tmp_product__26_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => \p_reg_reg_n_0_[5]\,
      I2 => \tmp_product__26_carry__0_i_4_0\(0),
      I3 => \p_reg_reg_n_0_[4]\,
      I4 => m174_reg_3615(4),
      O => \tmp_product__26_carry__0_i_9_n_0\
    );
\tmp_product__26_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m174_reg_3615(4),
      I1 => \^q\(0),
      I2 => O(0),
      O => \m174_reg_3615_reg[4]\(1)
    );
\tmp_product__26_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m174_reg_3615(4),
      I1 => \^q\(0),
      I2 => O(0),
      O => \m174_reg_3615_reg[4]\(0)
    );
\tmp_product__26_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FBFB040B0404FBF"
    )
        port map (
      I0 => O(0),
      I1 => \^q\(0),
      I2 => m174_reg_3615(4),
      I3 => \p_reg_reg_n_0_[1]\,
      I4 => O(1),
      I5 => \tmp_product__26_carry_i_6_n_0\,
      O => \p_reg_reg[0]_0\(1)
    );
\tmp_product__26_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => O(0),
      I1 => \^q\(0),
      I2 => m174_reg_3615(4),
      I3 => m174_reg_3615(3),
      I4 => \p_reg_reg_n_0_[1]\,
      O => \p_reg_reg[0]_0\(0)
    );
\tmp_product__26_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_reg_reg_n_0_[2]\,
      I1 => m174_reg_3615(3),
      O => \tmp_product__26_carry_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_10s_10_1_1 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln392_reg_3431_reg[1]\ : out STD_LOGIC;
    tmp_product_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sext_ln408_reg_3550_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sext_ln425_reg_3636_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__0_carry\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_19 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_product_carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_product_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__10_carry_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    factor_fu_2240_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_10s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_10s_10_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m172_reg_3529 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \out_data_19[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_19[0]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_19[4]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_19[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_19[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_19[8]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_19[8]_INST_0_n_3\ : STD_LOGIC;
  signal \tmp_product__10_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal \^trunc_ln392_reg_3431_reg[1]\ : STD_LOGIC;
  signal \NLW_out_data_19[8]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_data_19[8]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sext_ln425_reg_3636[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sext_ln425_reg_3636[2]_i_1\ : label is "soft_lutpair8";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  \trunc_ln392_reg_3431_reg[1]\ <= \^trunc_ln392_reg_3431_reg[1]\;
\out_data_19[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_19[0]_INST_0_n_0\,
      CO(2) => \out_data_19[0]_INST_0_n_1\,
      CO(1) => \out_data_19[0]_INST_0_n_2\,
      CO(0) => \out_data_19[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => m172_reg_3529(3 downto 0),
      O(3 downto 0) => out_data_19(3 downto 0),
      S(3) => \out_data_19[0]_INST_0_i_1_n_0\,
      S(2) => \out_data_19[0]_INST_0_i_2_n_0\,
      S(1) => \out_data_19[0]_INST_0_i_3_n_0\,
      S(0) => \out_data_19[0]_INST_0_i_4_n_0\
    );
\out_data_19[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(3),
      I1 => factor_fu_2240_p3(3),
      O => \out_data_19[0]_INST_0_i_1_n_0\
    );
\out_data_19[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => factor_fu_2240_p3(2),
      O => \out_data_19[0]_INST_0_i_2_n_0\
    );
\out_data_19[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(1),
      I1 => factor_fu_2240_p3(1),
      O => \out_data_19[0]_INST_0_i_3_n_0\
    );
\out_data_19[0]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => factor_fu_2240_p3(0),
      O => \out_data_19[0]_INST_0_i_4_n_0\
    );
\out_data_19[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_19[0]_INST_0_n_0\,
      CO(3) => \out_data_19[4]_INST_0_n_0\,
      CO(2) => \out_data_19[4]_INST_0_n_1\,
      CO(1) => \out_data_19[4]_INST_0_n_2\,
      CO(0) => \out_data_19[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_19[4]_INST_0_i_1_n_0\,
      DI(2) => factor_fu_2240_p3(6),
      DI(1 downto 0) => m172_reg_3529(5 downto 4),
      O(3 downto 0) => out_data_19(7 downto 4),
      S(3) => \out_data_19[4]_INST_0_i_2_n_0\,
      S(2) => \out_data_19[4]_INST_0_i_3_n_0\,
      S(1) => \out_data_19[4]_INST_0_i_4_n_0\,
      S(0) => \out_data_19[4]_INST_0_i_5_n_0\
    );
\out_data_19[4]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => factor_fu_2240_p3(6),
      O => \out_data_19[4]_INST_0_i_1_n_0\
    );
\out_data_19[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(6),
      I1 => m172_reg_3529(7),
      O => \out_data_19[4]_INST_0_i_2_n_0\
    );
\out_data_19[4]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(6),
      I1 => m172_reg_3529(6),
      O => \out_data_19[4]_INST_0_i_3_n_0\
    );
\out_data_19[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(5),
      I1 => factor_fu_2240_p3(5),
      O => \out_data_19[4]_INST_0_i_4_n_0\
    );
\out_data_19[4]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m172_reg_3529(4),
      I1 => factor_fu_2240_p3(4),
      O => \out_data_19[4]_INST_0_i_5_n_0\
    );
\out_data_19[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_19[4]_INST_0_n_0\,
      CO(3 downto 2) => \NLW_out_data_19[8]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data_19[8]_INST_0_n_2\,
      CO(0) => \out_data_19[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => m172_reg_3529(8 downto 7),
      O(3) => \NLW_out_data_19[8]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_19(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \out_data_19[8]_INST_0_i_1_n_0\,
      S(0) => \out_data_19[8]_INST_0_i_2_n_0\
    );
\out_data_19[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m172_reg_3529(8),
      I1 => m172_reg_3529(9),
      O => \out_data_19[8]_INST_0_i_1_n_0\
    );
\out_data_19[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m172_reg_3529(7),
      I1 => m172_reg_3529(8),
      O => \out_data_19[8]_INST_0_i_2_n_0\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \tmp_product__10_carry_i_3_0\(1),
      I2 => m172_reg_3529(1),
      I3 => \tmp_product__10_carry_i_3_0\(0),
      O => tmp_product_5(1)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \tmp_product__10_carry_i_3_0\(0),
      O => tmp_product_5(0)
    );
\sext_ln425_reg_3636[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \b_reg_reg[5]\(0),
      O => \sext_ln408_reg_3550_reg[2]\(0)
    );
\sext_ln425_reg_3636[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg[5]\(1),
      I1 => m172_reg_3529(0),
      I2 => \b_reg_reg[5]\(0),
      I3 => m172_reg_3529(1),
      O => \sext_ln408_reg_3550_reg[2]\(1)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(7),
      A(28) => A(7),
      A(27) => A(7),
      A(26) => A(7),
      A(25) => A(7),
      A(24) => A(7),
      A(23) => A(7),
      A(22) => A(7),
      A(21) => A(7),
      A(20) => A(7),
      A(19) => A(7),
      A(18) => A(7),
      A(17) => A(7),
      A(16) => A(7),
      A(15) => A(7),
      A(14) => A(7),
      A(13) => A(7),
      A(12) => A(7),
      A(11) => A(7),
      A(10) => A(7),
      A(9 downto 2) => A(7 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(9),
      B(16) => D(9),
      B(15) => D(9),
      B(14) => D(9),
      B(13) => D(9),
      B(12) => D(9),
      B(11) => D(9),
      B(10) => D(9),
      B(9 downto 0) => D(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_tmp_product_P_UNCONNECTED(47 downto 20),
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9 downto 0) => m172_reg_3529(9 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => \b_reg_reg[5]\(1),
      I2 => \b_reg_reg[5]\(0),
      I3 => m172_reg_3529(1),
      O => tmp_product_0(1)
    );
\tmp_product__0_carry_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => \tmp_product__10_carry_i_3_0\(1),
      I2 => m172_reg_3529(3),
      I3 => \tmp_product__10_carry_i_3_0\(0),
      O => tmp_product_4(2)
    );
\tmp_product__0_carry_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => \tmp_product__10_carry_i_3_0\(1),
      I2 => m172_reg_3529(1),
      I3 => \tmp_product__10_carry_i_3_0\(0),
      O => tmp_product_4(1)
    );
\tmp_product__0_carry_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \b_reg_reg[5]\(0),
      I1 => m172_reg_3529(2),
      I2 => \b_reg_reg[5]\(1),
      I3 => m172_reg_3529(1),
      O => tmp_product_0(0)
    );
\tmp_product__0_carry_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"630F33FF"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => m172_reg_3529(4),
      I2 => \b_reg_reg[5]\(1),
      I3 => \b_reg_reg[5]\(0),
      I4 => m172_reg_3529(3),
      O => tmp_product_1(2)
    );
\tmp_product__0_carry_i_3__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__10_carry_i_3_0\(0),
      I1 => m172_reg_3529(2),
      I2 => \tmp_product__10_carry_i_3_0\(1),
      I3 => m172_reg_3529(1),
      O => tmp_product_4(0)
    );
\tmp_product__0_carry_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BF3F3F"
    )
        port map (
      I0 => m172_reg_3529(3),
      I1 => \tmp_product__10_carry_i_3_0\(1),
      I2 => m172_reg_3529(4),
      I3 => m172_reg_3529(5),
      I4 => \tmp_product__10_carry_i_3_0\(0),
      O => tmp_product_6(3)
    );
\tmp_product__0_carry_i_4__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FC0C0C0"
    )
        port map (
      I0 => m172_reg_3529(1),
      I1 => m172_reg_3529(3),
      I2 => \b_reg_reg[5]\(0),
      I3 => \b_reg_reg[5]\(1),
      I4 => m172_reg_3529(2),
      O => tmp_product_1(1)
    );
\tmp_product__0_carry_i_5__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => m172_reg_3529(1),
      I2 => \b_reg_reg[5]\(0),
      I3 => m172_reg_3529(0),
      I4 => \b_reg_reg[5]\(1),
      O => tmp_product_1(0)
    );
\tmp_product__0_carry_i_5__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFC040C0"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => \tmp_product__10_carry_i_3_0\(1),
      I2 => m172_reg_3529(3),
      I3 => \tmp_product__10_carry_i_3_0\(0),
      I4 => m172_reg_3529(4),
      O => tmp_product_6(2)
    );
\tmp_product__0_carry_i_6__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7C0C0C0"
    )
        port map (
      I0 => m172_reg_3529(1),
      I1 => \tmp_product__10_carry_i_3_0\(0),
      I2 => m172_reg_3529(3),
      I3 => \tmp_product__10_carry_i_3_0\(1),
      I4 => m172_reg_3529(2),
      O => tmp_product_6(1)
    );
\tmp_product__0_carry_i_7__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8887888"
    )
        port map (
      I0 => m172_reg_3529(2),
      I1 => \tmp_product__10_carry_i_3_0\(0),
      I2 => m172_reg_3529(1),
      I3 => \tmp_product__10_carry_i_3_0\(1),
      I4 => m172_reg_3529(0),
      O => tmp_product_6(0)
    );
\tmp_product__10_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => m172_reg_3529(1),
      I1 => \tmp_product__10_carry_i_3_0\(3),
      I2 => m172_reg_3529(0),
      I3 => \tmp_product__10_carry_i_3_0\(4),
      O => tmp_product_7(1)
    );
\tmp_product__10_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m172_reg_3529(1),
      I1 => \tmp_product__10_carry_i_3_0\(2),
      O => tmp_product_7(0)
    );
\tmp_product__10_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF7000"
    )
        port map (
      I0 => \tmp_product__10_carry_i_3_0\(4),
      I1 => m172_reg_3529(0),
      I2 => \tmp_product__10_carry_i_3_0\(3),
      I3 => m172_reg_3529(1),
      I4 => \tmp_product__10_carry_i_7_n_0\,
      O => \sext_ln425_reg_3636_reg[5]\(3)
    );
\tmp_product__10_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product__10_carry_i_3_0\(4),
      I1 => m172_reg_3529(0),
      I2 => \tmp_product__10_carry_i_3_0\(3),
      I3 => m172_reg_3529(1),
      I4 => \tmp_product__10_carry_i_3_0\(2),
      I5 => m172_reg_3529(2),
      O => \sext_ln425_reg_3636_reg[5]\(2)
    );
\tmp_product__10_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__10_carry_i_3_0\(2),
      I1 => m172_reg_3529(1),
      I2 => \tmp_product__10_carry_i_3_0\(3),
      I3 => m172_reg_3529(0),
      O => \sext_ln425_reg_3636_reg[5]\(1)
    );
\tmp_product__10_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \tmp_product__10_carry_i_3_0\(2),
      O => \sext_ln425_reg_3636_reg[5]\(0)
    );
\tmp_product__10_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m172_reg_3529(3),
      I1 => \tmp_product__10_carry_i_3_0\(2),
      I2 => \tmp_product__10_carry_i_3_0\(3),
      I3 => m172_reg_3529(2),
      I4 => \tmp_product__10_carry_i_3_0\(4),
      I5 => m172_reg_3529(1),
      O => \tmp_product__10_carry_i_7_n_0\
    );
\tmp_product__19_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => p_reg_reg(3),
      I2 => p_reg_reg_0(3),
      O => \tmp_product__0_carry\(3)
    );
\tmp_product__19_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => p_reg_reg_0(2),
      O => \tmp_product__0_carry\(2)
    );
\tmp_product__19_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg(1),
      O => \tmp_product__0_carry\(1)
    );
\tmp_product__19_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg(0),
      O => \tmp_product__0_carry\(0)
    );
\tmp_product__7_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \b_reg_reg[5]\(2),
      I2 => O(0),
      O => tmp_product_2(0)
    );
\tmp_product__7_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D5AD25A"
    )
        port map (
      I0 => O(1),
      I1 => m172_reg_3529(1),
      I2 => O(2),
      I3 => \b_reg_reg[5]\(2),
      I4 => m172_reg_3529(2),
      O => tmp_product_3(2)
    );
\tmp_product__7_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BF0B4F0"
    )
        port map (
      I0 => O(0),
      I1 => m172_reg_3529(0),
      I2 => O(1),
      I3 => \b_reg_reg[5]\(2),
      I4 => m172_reg_3529(1),
      O => tmp_product_3(1)
    );
\tmp_product__7_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m172_reg_3529(0),
      I1 => \b_reg_reg[5]\(2),
      I2 => O(0),
      O => tmp_product_3(0)
    );
\tmp_product_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(5),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(4),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(3),
      O => \tmp_product_carry__0_i_10__0_n_0\
    );
\tmp_product_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(4),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(3),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(2),
      O => \tmp_product_carry__0_i_11_n_0\
    );
\tmp_product_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(3),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(2),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(1),
      O => \tmp_product_carry__0_i_12__0_n_0\
    );
\tmp_product_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(4),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(2),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(3),
      O => \^di\(2)
    );
\tmp_product_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(3),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(1),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(2),
      O => \^di\(1)
    );
\tmp_product_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(2),
      I1 => tmp_product_8(0),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(0),
      I4 => tmp_product_8(2),
      I5 => \tmp_product_carry__0_i_4_0\(1),
      O => \^di\(0)
    );
\tmp_product_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_carry__0_i_8_n_0\,
      I1 => tmp_product_8(0),
      I2 => \tmp_product_carry__0_i_9__0_n_0\,
      O => S(3)
    );
\tmp_product_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \tmp_product_carry__0_i_10__0_n_0\,
      O => S(2)
    );
\tmp_product_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \tmp_product_carry__0_i_11_n_0\,
      O => S(1)
    );
\tmp_product_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(1),
      I1 => \^trunc_ln392_reg_3431_reg[1]\,
      I2 => tmp_product_8(1),
      I3 => tmp_product_8(0),
      I4 => \tmp_product_carry__0_i_4_0\(2),
      I5 => \tmp_product_carry__0_i_12__0_n_0\,
      O => S(0)
    );
\tmp_product_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A9966995595599"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(6),
      I1 => \tmp_product_carry__0_i_4_0\(5),
      I2 => tmp_product_8(2),
      I3 => tmp_product_8(1),
      I4 => \tmp_product_carry__0_i_4_0\(3),
      I5 => \tmp_product_carry__0_i_4_0\(4),
      O => \tmp_product_carry__0_i_8_n_0\
    );
\tmp_product_carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3635F5F"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(5),
      I1 => tmp_product_8(2),
      I2 => tmp_product_8(1),
      I3 => \tmp_product_carry__0_i_4_0\(3),
      I4 => \tmp_product_carry__0_i_4_0\(4),
      O => \tmp_product_carry__0_i_9__0_n_0\
    );
tmp_product_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4_0\(0),
      I1 => tmp_product_8(2),
      O => \^trunc_ln392_reg_3431_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_4s_10_1_1 is
  port (
    out_data_8 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln320_reg_2958_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln320_reg_2958 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tmp_product__0_carry__1_i_4__2_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_4s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_4s_10_1_1 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m95_reg_2996_reg_i_10_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_1_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_1_n_1 : STD_LOGIC;
  signal m95_reg_2996_reg_i_1_n_2 : STD_LOGIC;
  signal m95_reg_2996_reg_i_1_n_3 : STD_LOGIC;
  signal m95_reg_2996_reg_i_1_n_4 : STD_LOGIC;
  signal m95_reg_2996_reg_i_2_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_2_n_1 : STD_LOGIC;
  signal m95_reg_2996_reg_i_2_n_2 : STD_LOGIC;
  signal m95_reg_2996_reg_i_2_n_3 : STD_LOGIC;
  signal m95_reg_2996_reg_i_3_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_4_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_5_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_6_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_7_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_8_n_0 : STD_LOGIC;
  signal m95_reg_2996_reg_i_9_n_0 : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_10__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__2_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__2_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__2_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_3\ : STD_LOGIC;
  signal \^trunc_ln320_reg_2958_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__1_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__27_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__27_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of m95_reg_2996_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of m95_reg_2996_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_carry__1_i_4__2\ : label is 35;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \trunc_ln320_reg_2958_reg[3]\(3 downto 0) <= \^trunc_ln320_reg_2958_reg[3]\(3 downto 0);
m95_reg_2996_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => m95_reg_2996_reg_i_2_n_0,
      CO(3) => m95_reg_2996_reg_i_1_n_0,
      CO(2) => m95_reg_2996_reg_i_1_n_1,
      CO(1) => m95_reg_2996_reg_i_1_n_2,
      CO(0) => m95_reg_2996_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln320_reg_2958(7 downto 4),
      O(3) => m95_reg_2996_reg_i_1_n_4,
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => m95_reg_2996_reg_i_3_n_0,
      S(2) => m95_reg_2996_reg_i_4_n_0,
      S(1) => m95_reg_2996_reg_i_5_n_0,
      S(0) => m95_reg_2996_reg_i_6_n_0
    );
m95_reg_2996_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(0),
      O => m95_reg_2996_reg_i_10_n_0
    );
m95_reg_2996_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m95_reg_2996_reg_i_2_n_0,
      CO(2) => m95_reg_2996_reg_i_2_n_1,
      CO(1) => m95_reg_2996_reg_i_2_n_2,
      CO(0) => m95_reg_2996_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln320_reg_2958(3 downto 0),
      O(3 downto 0) => \^trunc_ln320_reg_2958_reg[3]\(3 downto 0),
      S(3) => m95_reg_2996_reg_i_7_n_0,
      S(2) => m95_reg_2996_reg_i_8_n_0,
      S(1) => m95_reg_2996_reg_i_9_n_0,
      S(0) => m95_reg_2996_reg_i_10_n_0
    );
m95_reg_2996_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(7),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(7),
      O => m95_reg_2996_reg_i_3_n_0
    );
m95_reg_2996_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(6),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(6),
      O => m95_reg_2996_reg_i_4_n_0
    );
m95_reg_2996_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(5),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(5),
      O => m95_reg_2996_reg_i_5_n_0
    );
m95_reg_2996_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(4),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(4),
      O => m95_reg_2996_reg_i_6_n_0
    );
m95_reg_2996_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(3),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(3),
      O => m95_reg_2996_reg_i_7_n_0
    );
m95_reg_2996_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(2),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(2),
      O => m95_reg_2996_reg_i_8_n_0
    );
m95_reg_2996_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(1),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(1),
      O => m95_reg_2996_reg_i_9_n_0
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__11_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__11_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__11_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => out_data_8(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__11_n_0\,
      S(2) => \tmp_product__0_carry_i_5__11_n_0\,
      S(1) => \tmp_product__0_carry_i_6__11_n_0\,
      S(0) => \tmp_product__0_carry_i_7__10_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__10_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__10_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__5_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__1_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__10_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__11_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__11_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__8_n_0\
    );
\tmp_product__0_carry__0_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(2),
      I2 => Q(1),
      I3 => \^o\(1),
      I4 => Q(2),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_10__4_n_0\
    );
\tmp_product__0_carry__0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(1),
      I2 => Q(1),
      I3 => \^o\(0),
      I4 => Q(2),
      I5 => \^trunc_ln320_reg_2958_reg[3]\(3),
      O => \tmp_product__0_carry__0_i_11__4_n_0\
    );
\tmp_product__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(0),
      I2 => Q(2),
      I3 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I4 => Q(1),
      I5 => \^trunc_ln320_reg_2958_reg[3]\(3),
      O => \tmp_product__0_carry__0_i_12_n_0\
    );
\tmp_product__0_carry__0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^o\(1),
      O => \tmp_product__0_carry__0_i_1__10_n_0\
    );
\tmp_product__0_carry__0_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(1),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_2__10_n_0\
    );
\tmp_product__0_carry__0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(0),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^trunc_ln320_reg_2958_reg[3]\(2),
      O => \tmp_product__0_carry__0_i_3__5_n_0\
    );
\tmp_product__0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => Q(1),
      I1 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \^trunc_ln320_reg_2958_reg[3]\(1),
      O => \tmp_product__0_carry__0_i_4__1_n_0\
    );
\tmp_product__0_carry__0_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__10_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__6_n_0\,
      O => \tmp_product__0_carry__0_i_5__10_n_0\
    );
\tmp_product__0_carry__0_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__10_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__4_n_0\,
      O => \tmp_product__0_carry__0_i_6__11_n_0\
    );
\tmp_product__0_carry__0_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__5_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__4_n_0\,
      O => \tmp_product__0_carry__0_i_7__11_n_0\
    );
\tmp_product__0_carry__0_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__1_n_0\,
      I1 => \tmp_product__0_carry__0_i_12_n_0\,
      O => \tmp_product__0_carry__0_i_8__8_n_0\
    );
\tmp_product__0_carry__0_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(2),
      I2 => Q(0),
      I3 => m95_reg_2996_reg_i_1_n_4,
      I4 => Q(2),
      I5 => \^o\(1),
      O => \tmp_product__0_carry__0_i_9__6_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__1_i_1__0_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__0_carry__1_i_2__2_n_0\,
      S(0) => \tmp_product__0_carry__1_i_3__2_n_0\
    );
\tmp_product__0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(2),
      I2 => \^o\(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => m95_reg_2996_reg_i_1_n_4,
      O => \tmp_product__0_carry__1_i_1__0_n_0\
    );
\tmp_product__0_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_4__2_n_6\,
      I1 => Q(0),
      I2 => \tmp_product__0_carry__1_i_5__0_n_0\,
      O => \tmp_product__0_carry__1_i_2__2_n_0\
    );
\tmp_product__0_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_1__0_n_0\,
      I1 => \tmp_product__0_carry__1_i_6_n_0\,
      O => \tmp_product__0_carry__1_i_3__2_n_0\
    );
\tmp_product__0_carry__1_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => m95_reg_2996_reg_i_1_n_0,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__1_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__1_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => trunc_ln320_reg_2958(8),
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_i_4__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_i_4__2_n_6\,
      O(0) => \tmp_product__0_carry__1_i_4__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__0_carry__1_i_7_n_0\,
      S(0) => \tmp_product__0_carry__1_i_8__1_n_0\
    );
\tmp_product__0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3840BFBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_i_4__2_n_7\,
      I2 => Q(1),
      I3 => \^o\(2),
      I4 => Q(2),
      I5 => m95_reg_2996_reg_i_1_n_4,
      O => \tmp_product__0_carry__1_i_5__0_n_0\
    );
\tmp_product__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_i_4__2_n_7\,
      I2 => Q(2),
      I3 => \^o\(2),
      I4 => Q(1),
      I5 => m95_reg_2996_reg_i_1_n_4,
      O => \tmp_product__0_carry__1_i_6_n_0\
    );
\tmp_product__0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(9),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(9),
      O => \tmp_product__0_carry__1_i_7_n_0\
    );
\tmp_product__0_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln320_reg_2958(8),
      I1 => \tmp_product__0_carry__1_i_4__2_0\(8),
      O => \tmp_product__0_carry__1_i_8__1_n_0\
    );
\tmp_product__0_carry_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I1 => Q(0),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I3 => Q(2),
      I4 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__11_n_0\
    );
\tmp_product__0_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I1 => Q(1),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__11_n_0\
    );
\tmp_product__0_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^trunc_ln320_reg_2958_reg[3]\(1),
      O => \tmp_product__0_carry_i_3__11_n_0\
    );
\tmp_product__0_carry_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__11_n_0\,
      I1 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \^trunc_ln320_reg_2958_reg[3]\(1),
      O => \tmp_product__0_carry_i_4__11_n_0\
    );
\tmp_product__0_carry_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I2 => Q(1),
      I3 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I4 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_5__11_n_0\
    );
\tmp_product__0_carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I1 => Q(0),
      I2 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__11_n_0\
    );
\tmp_product__0_carry_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^trunc_ln320_reg_2958_reg[3]\(0),
      O => \tmp_product__0_carry_i_7__10_n_0\
    );
\tmp_product__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__27_carry_n_0\,
      CO(2) => \tmp_product__27_carry_n_1\,
      CO(1) => \tmp_product__27_carry_n_2\,
      CO(0) => \tmp_product__27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__27_carry_i_1_n_0\,
      DI(2) => \tmp_product__27_carry_i_2_n_0\,
      DI(1) => \tmp_product__27_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => out_data_8(6 downto 3),
      S(3) => \tmp_product__27_carry_i_4__0_n_0\,
      S(2) => \tmp_product__27_carry_i_5_n_0\,
      S(1) => \tmp_product__27_carry_i_6_n_0\,
      S(0) => \tmp_product__27_carry_i_7_n_0\
    );
\tmp_product__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__27_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__27_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__27_carry__0_n_2\,
      CO(0) => \tmp_product__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__27_carry__0_i_1_n_0\,
      DI(0) => \tmp_product__27_carry__0_i_2_n_0\,
      O(3) => \NLW_tmp_product__27_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_8(9 downto 7),
      S(3) => '0',
      S(2) => \tmp_product__27_carry__0_i_3_n_0\,
      S(1) => \tmp_product__27_carry__0_i_4_n_0\,
      S(0) => \tmp_product__27_carry__0_i_5_n_0\
    );
\tmp_product__27_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__27_carry__0_i_1_n_0\
    );
\tmp_product__27_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__27_carry__0_i_2_n_0\
    );
\tmp_product__27_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"25D5DA2A"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_7\,
      I1 => \^o\(1),
      I2 => Q(3),
      I3 => \^o\(2),
      I4 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__27_carry__0_i_3_n_0\
    );
\tmp_product__27_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \^o\(0),
      I2 => \^o\(1),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__27_carry__0_i_4_n_0\
    );
\tmp_product__27_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DA2A25D5"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I2 => Q(3),
      I3 => \^o\(0),
      I4 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__27_carry__0_i_5_n_0\
    );
\tmp_product__27_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__27_carry_i_1_n_0\
    );
\tmp_product__27_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__27_carry_i_2_n_0\
    );
\tmp_product__27_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I1 => Q(3),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__27_carry_i_3_n_0\
    );
\tmp_product__27_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DA2A25D5"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I2 => Q(3),
      I3 => \^trunc_ln320_reg_2958_reg[3]\(3),
      I4 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__27_carry_i_4__0_n_0\
    );
\tmp_product__27_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DA2A25D5"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I2 => Q(3),
      I3 => \^trunc_ln320_reg_2958_reg[3]\(2),
      I4 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__27_carry_i_5_n_0\
    );
\tmp_product__27_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FBFB040"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I2 => Q(3),
      I3 => \^trunc_ln320_reg_2958_reg[3]\(1),
      I4 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__27_carry_i_6_n_0\
    );
\tmp_product__27_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^trunc_ln320_reg_2958_reg[3]\(0),
      I1 => Q(3),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__27_carry_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_10_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_10_1_1 is
  signal \tmp_product_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_product_carry_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal \NLW_tmp_product_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_carry_n_0,
      CO(2) => tmp_product_carry_n_1,
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_carry_i_1__1_n_0\,
      DI(2) => \tmp_product_carry_i_2__1_n_0\,
      DI(1) => \tmp_product_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => A(3 downto 0),
      S(3) => \tmp_product_carry_i_4__1_n_0\,
      S(2) => \tmp_product_carry_i_5__0_n_0\,
      S(1) => \tmp_product_carry_i_6__0_n_0\,
      S(0) => \tmp_product_carry_i_7__0_n_0\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_carry_n_0,
      CO(3) => \NLW_tmp_product_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product_carry__0_n_1\,
      CO(1) => \tmp_product_carry__0_n_2\,
      CO(0) => \tmp_product_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product(0),
      I2 => Q(0),
      I3 => tmp_product(2),
      O => \tmp_product_carry_i_1__1_n_0\
    );
\tmp_product_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product(0),
      I2 => tmp_product(2),
      I3 => Q(0),
      O => \tmp_product_carry_i_2__1_n_0\
    );
\tmp_product_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(0),
      O => \tmp_product_carry_i_3__1_n_0\
    );
\tmp_product_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39C99666C6369666"
    )
        port map (
      I0 => \tmp_product_carry_i_8__0_n_0\,
      I1 => tmp_product_0,
      I2 => Q(2),
      I3 => tmp_product(1),
      I4 => tmp_product(0),
      I5 => Q(3),
      O => \tmp_product_carry_i_4__1_n_0\
    );
\tmp_product_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(2),
      I2 => tmp_product(0),
      I3 => Q(2),
      I4 => tmp_product(1),
      I5 => Q(1),
      O => \tmp_product_carry_i_5__0_n_0\
    );
\tmp_product_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(1),
      I2 => tmp_product(1),
      I3 => Q(0),
      O => \tmp_product_carry_i_6__0_n_0\
    );
\tmp_product_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(0),
      O => \tmp_product_carry_i_7__0_n_0\
    );
\tmp_product_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(2),
      O => \tmp_product_carry_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1 is
  port (
    out_data_26 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_26[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1 is
  signal \tmp_product__5_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__5_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__5_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__5_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__5_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__5_carry_n_3\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__7_n_0\ : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal tmp_product_carry_n_6 : STD_LOGIC;
  signal tmp_product_carry_n_7 : STD_LOGIC;
  signal \NLW_tmp_product__5_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__5_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__5_carry__0_i_10\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_13\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__5_carry__1_i_8\ : label is "soft_lutpair9";
begin
\tmp_product__5_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__5_carry_n_0\,
      CO(2) => \tmp_product__5_carry_n_1\,
      CO(1) => \tmp_product__5_carry_n_2\,
      CO(0) => \tmp_product__5_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__5_carry_i_1_n_0\,
      DI(2) => \tmp_product__5_carry_i_2_n_0\,
      DI(1) => \tmp_product__5_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => out_data_26(3 downto 0),
      S(3) => \tmp_product__5_carry_i_4_n_0\,
      S(2) => \tmp_product__5_carry_i_5_n_0\,
      S(1) => \tmp_product__5_carry_i_6_n_0\,
      S(0) => \tmp_product__5_carry_i_7_n_0\
    );
\tmp_product__5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__5_carry_n_0\,
      CO(3) => \tmp_product__5_carry__0_n_0\,
      CO(2) => \tmp_product__5_carry__0_n_1\,
      CO(1) => \tmp_product__5_carry__0_n_2\,
      CO(0) => \tmp_product__5_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__5_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__5_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__5_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__5_carry__0_i_4_n_0\,
      O(3 downto 0) => out_data_26(7 downto 4),
      S(3) => \tmp_product__5_carry__0_i_5_n_0\,
      S(2) => \tmp_product__5_carry__0_i_6_n_0\,
      S(1) => \tmp_product__5_carry__0_i_7_n_0\,
      S(0) => \tmp_product__5_carry__0_i_8_n_0\
    );
\tmp_product__5_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_26[12]\(6),
      I2 => \out_data_26[12]\(7),
      I3 => Q(0),
      I4 => \out_data_26[12]\(5),
      I5 => Q(2),
      O => \tmp_product__5_carry__0_i_1_n_0\
    );
\tmp_product__5_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_data_26[12]\(3),
      I1 => Q(1),
      O => \tmp_product__5_carry__0_i_10_n_0\
    );
\tmp_product__5_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777700070007000"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(3),
      I2 => \out_data_26[12]\(5),
      I3 => Q(0),
      I4 => \out_data_26[12]\(4),
      I5 => Q(1),
      O => \tmp_product__5_carry__0_i_2_n_0\
    );
\tmp_product__5_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777700070007000"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(2),
      I2 => \out_data_26[12]\(3),
      I3 => Q(1),
      I4 => \out_data_26[12]\(4),
      I5 => Q(0),
      O => \tmp_product__5_carry__0_i_3_n_0\
    );
\tmp_product__5_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770707077000000"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(1),
      I2 => \out_data_26[12]\(2),
      I3 => Q(0),
      I4 => \out_data_26[12]\(3),
      I5 => Q(1),
      O => \tmp_product__5_carry__0_i_4_n_0\
    );
\tmp_product__5_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56665AAA6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__5_carry__0_i_1_n_0\,
      I1 => Q(1),
      I2 => \out_data_26[12]\(6),
      I3 => Q(0),
      I4 => \out_data_26[12]\(5),
      I5 => \tmp_product__5_carry__0_i_9_n_0\,
      O => \tmp_product__5_carry__0_i_5_n_0\
    );
\tmp_product__5_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__5_carry__0_i_2_n_0\,
      I1 => Q(0),
      I2 => \out_data_26[12]\(6),
      I3 => \tmp_product__5_carry__0_i_9_n_0\,
      I4 => \out_data_26[12]\(5),
      I5 => Q(1),
      O => \tmp_product__5_carry__0_i_6_n_0\
    );
\tmp_product__5_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product__5_carry__0_i_3_n_0\,
      I1 => \tmp_product__5_carry__1_i_6_n_0\,
      I2 => Q(2),
      I3 => \out_data_26[12]\(3),
      I4 => \out_data_26[12]\(4),
      I5 => Q(1),
      O => \tmp_product__5_carry__0_i_7_n_0\
    );
\tmp_product__5_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \tmp_product__5_carry__0_i_4_n_0\,
      I1 => \out_data_26[12]\(2),
      I2 => Q(2),
      I3 => \out_data_26[12]\(4),
      I4 => Q(0),
      I5 => \tmp_product__5_carry__0_i_10_n_0\,
      O => \tmp_product__5_carry__0_i_8_n_0\
    );
\tmp_product__5_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_data_26[12]\(4),
      I1 => Q(2),
      O => \tmp_product__5_carry__0_i_9_n_0\
    );
\tmp_product__5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__5_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__5_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__5_carry__1_n_2\,
      CO(0) => \tmp_product__5_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__5_carry__1_i_1_n_0\,
      DI(0) => \tmp_product__5_carry__1_i_2_n_0\,
      O(3) => \NLW_tmp_product__5_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_26(10 downto 8),
      S(3) => '0',
      S(2) => \tmp_product__5_carry__1_i_3_n_0\,
      S(1) => \tmp_product__5_carry__1_i_4_n_0\,
      S(0) => \tmp_product__5_carry__1_i_5_n_0\
    );
\tmp_product__5_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999C3330099C333"
    )
        port map (
      I0 => \out_data_26[12]\(6),
      I1 => tmp_product_carry_n_7,
      I2 => Q(1),
      I3 => \out_data_26[12]\(7),
      I4 => Q(2),
      I5 => \tmp_product__5_carry__1_i_6_n_0\,
      O => \tmp_product__5_carry__1_i_1_n_0\
    );
\tmp_product__5_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_26[12]\(5),
      I2 => Q(2),
      I3 => \out_data_26[12]\(7),
      O => \tmp_product__5_carry__1_i_10_n_0\
    );
\tmp_product__5_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_data_26[12]\(7),
      I1 => Q(1),
      O => \tmp_product__5_carry__1_i_11_n_0\
    );
\tmp_product__5_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_data_26[12]\(6),
      I1 => Q(1),
      O => \tmp_product__5_carry__1_i_12_n_0\
    );
\tmp_product__5_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_26[12]\(7),
      I2 => tmp_product_carry_n_7,
      I3 => \out_data_26[12]\(6),
      I4 => Q(2),
      O => \tmp_product__5_carry__1_i_13_n_0\
    );
\tmp_product__5_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_26[12]\(6),
      I2 => \out_data_26[12]\(7),
      I3 => Q(0),
      I4 => \out_data_26[12]\(5),
      I5 => Q(2),
      O => \tmp_product__5_carry__1_i_2_n_0\
    );
\tmp_product__5_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \tmp_product__5_carry__1_i_7_n_0\,
      I1 => \tmp_product__5_carry__1_i_8_n_0\,
      I2 => \tmp_product__5_carry__1_i_9_n_0\,
      I3 => \out_data_26[12]\(9),
      I4 => Q(1),
      O => \tmp_product__5_carry__1_i_3_n_0\
    );
\tmp_product__5_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63333999C6666333"
    )
        port map (
      I0 => \tmp_product__5_carry__1_i_10_n_0\,
      I1 => \tmp_product__5_carry__1_i_7_n_0\,
      I2 => Q(2),
      I3 => \out_data_26[12]\(6),
      I4 => \tmp_product__5_carry__1_i_11_n_0\,
      I5 => tmp_product_carry_n_7,
      O => \tmp_product__5_carry__1_i_4_n_0\
    );
\tmp_product__5_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336363633666666"
    )
        port map (
      I0 => \tmp_product__5_carry__1_i_12_n_0\,
      I1 => \tmp_product__5_carry__1_i_13_n_0\,
      I2 => Q(0),
      I3 => \out_data_26[12]\(5),
      I4 => Q(2),
      I5 => \out_data_26[12]\(7),
      O => \tmp_product__5_carry__1_i_5_n_0\
    );
\tmp_product__5_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_data_26[12]\(5),
      I1 => Q(0),
      O => \tmp_product__5_carry__1_i_6_n_0\
    );
\tmp_product__5_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_26[12]\(8),
      I2 => tmp_product_carry_n_6,
      I3 => \out_data_26[12]\(7),
      I4 => Q(2),
      O => \tmp_product__5_carry__1_i_7_n_0\
    );
\tmp_product__5_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(6),
      I2 => \out_data_26[12]\(7),
      I3 => Q(1),
      I4 => tmp_product_carry_n_7,
      O => \tmp_product__5_carry__1_i_8_n_0\
    );
\tmp_product__5_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71F50A11EE55AA"
    )
        port map (
      I0 => tmp_product_carry_n_6,
      I1 => Q(1),
      I2 => \out_data_26[12]\(7),
      I3 => tmp_product_carry_n_1,
      I4 => \out_data_26[12]\(8),
      I5 => Q(2),
      O => \tmp_product__5_carry__1_i_9_n_0\
    );
\tmp_product__5_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(0),
      I2 => Q(0),
      I3 => \out_data_26[12]\(2),
      O => \tmp_product__5_carry_i_1_n_0\
    );
\tmp_product__5_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_26[12]\(0),
      I2 => Q(0),
      I3 => \out_data_26[12]\(2),
      O => \tmp_product__5_carry_i_2_n_0\
    );
\tmp_product__5_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_26[12]\(1),
      I1 => Q(0),
      O => \tmp_product__5_carry_i_3_n_0\
    );
\tmp_product__5_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70008FFF"
    )
        port map (
      I0 => \out_data_26[12]\(2),
      I1 => Q(0),
      I2 => \out_data_26[12]\(0),
      I3 => Q(2),
      I4 => \tmp_product__5_carry_i_8_n_0\,
      O => \tmp_product__5_carry_i_4_n_0\
    );
\tmp_product__5_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \out_data_26[12]\(2),
      I1 => Q(0),
      I2 => \out_data_26[12]\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \out_data_26[12]\(1),
      O => \tmp_product__5_carry_i_5_n_0\
    );
\tmp_product__5_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_26[12]\(1),
      I2 => Q(1),
      I3 => \out_data_26[12]\(0),
      O => \tmp_product__5_carry_i_6_n_0\
    );
\tmp_product__5_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_26[12]\(0),
      I1 => Q(0),
      O => \tmp_product__5_carry_i_7_n_0\
    );
\tmp_product__5_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_26[12]\(2),
      I2 => Q(0),
      I3 => \out_data_26[12]\(3),
      I4 => Q(2),
      I5 => \out_data_26[12]\(1),
      O => \tmp_product__5_carry_i_8_n_0\
    );
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_1,
      CO(1) => NLW_tmp_product_carry_CO_UNCONNECTED(1),
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product_carry_i_1__7_n_0\,
      DI(0) => \tmp_product_carry_i_2__7_n_0\,
      O(3 downto 2) => NLW_tmp_product_carry_O_UNCONNECTED(3 downto 2),
      O(1) => tmp_product_carry_n_6,
      O(0) => tmp_product_carry_n_7,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product_carry_i_3__7_n_0\,
      S(0) => \tmp_product_carry_i_4__7_n_0\
    );
\tmp_product_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_26[12]\(8),
      O => \tmp_product_carry_i_1__7_n_0\
    );
\tmp_product_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_26[12]\(7),
      O => \tmp_product_carry_i_2__7_n_0\
    );
\tmp_product_carry_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \out_data_26[12]\(8),
      I1 => Q(0),
      I2 => \out_data_26[12]\(9),
      O => \tmp_product_carry_i_3__7_n_0\
    );
\tmp_product_carry_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \out_data_26[12]\(7),
      I1 => Q(0),
      I2 => \out_data_26[12]\(8),
      O => \tmp_product_carry_i_4__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1_0 is
  port (
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    in_data_8 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    in_data_11 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1_0 : entity is "case_1_mul_10s_5s_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1_0 is
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal tmp_product_i_11_n_0 : STD_LOGIC;
  signal tmp_product_i_12_n_0 : STD_LOGIC;
  signal tmp_product_i_13_n_0 : STD_LOGIC;
  signal tmp_product_i_14_n_0 : STD_LOGIC;
  signal tmp_product_i_15_n_0 : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal tmp_product_i_17_n_0 : STD_LOGIC;
  signal tmp_product_i_18_n_0 : STD_LOGIC;
  signal tmp_product_i_19_n_0 : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_20_n_0 : STD_LOGIC;
  signal tmp_product_i_21_n_0 : STD_LOGIC;
  signal tmp_product_i_22_n_0 : STD_LOGIC;
  signal tmp_product_i_23_n_0 : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal tmp_product_i_25_n_0 : STD_LOGIC;
  signal tmp_product_i_26_n_0 : STD_LOGIC;
  signal tmp_product_i_27_n_0 : STD_LOGIC;
  signal tmp_product_i_28_n_0 : STD_LOGIC;
  signal tmp_product_i_29_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_30_n_0 : STD_LOGIC;
  signal tmp_product_i_30_n_1 : STD_LOGIC;
  signal tmp_product_i_30_n_2 : STD_LOGIC;
  signal tmp_product_i_30_n_3 : STD_LOGIC;
  signal tmp_product_i_30_n_4 : STD_LOGIC;
  signal tmp_product_i_30_n_5 : STD_LOGIC;
  signal tmp_product_i_30_n_6 : STD_LOGIC;
  signal tmp_product_i_30_n_7 : STD_LOGIC;
  signal tmp_product_i_32_n_0 : STD_LOGIC;
  signal tmp_product_i_33_n_0 : STD_LOGIC;
  signal tmp_product_i_34_n_0 : STD_LOGIC;
  signal tmp_product_i_35_n_0 : STD_LOGIC;
  signal tmp_product_i_36_n_0 : STD_LOGIC;
  signal tmp_product_i_37_n_0 : STD_LOGIC;
  signal tmp_product_i_37_n_1 : STD_LOGIC;
  signal tmp_product_i_37_n_2 : STD_LOGIC;
  signal tmp_product_i_37_n_3 : STD_LOGIC;
  signal tmp_product_i_37_n_4 : STD_LOGIC;
  signal tmp_product_i_37_n_5 : STD_LOGIC;
  signal tmp_product_i_37_n_6 : STD_LOGIC;
  signal tmp_product_i_37_n_7 : STD_LOGIC;
  signal tmp_product_i_38_n_0 : STD_LOGIC;
  signal tmp_product_i_39_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_1 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_40_n_0 : STD_LOGIC;
  signal tmp_product_i_41_n_0 : STD_LOGIC;
  signal tmp_product_i_42_n_0 : STD_LOGIC;
  signal tmp_product_i_43_n_0 : STD_LOGIC;
  signal tmp_product_i_44_n_0 : STD_LOGIC;
  signal tmp_product_i_45_n_0 : STD_LOGIC;
  signal tmp_product_i_46_n_0 : STD_LOGIC;
  signal tmp_product_i_47_n_0 : STD_LOGIC;
  signal tmp_product_i_48_n_3 : STD_LOGIC;
  signal tmp_product_i_49_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_0 : STD_LOGIC;
  signal tmp_product_i_4_n_1 : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_3 : STD_LOGIC;
  signal tmp_product_i_4_n_4 : STD_LOGIC;
  signal tmp_product_i_4_n_5 : STD_LOGIC;
  signal tmp_product_i_50_n_0 : STD_LOGIC;
  signal tmp_product_i_51_n_0 : STD_LOGIC;
  signal tmp_product_i_52_n_0 : STD_LOGIC;
  signal tmp_product_i_53_n_0 : STD_LOGIC;
  signal tmp_product_i_54_n_0 : STD_LOGIC;
  signal tmp_product_i_55_n_0 : STD_LOGIC;
  signal tmp_product_i_56_n_0 : STD_LOGIC;
  signal tmp_product_i_57_n_0 : STD_LOGIC;
  signal tmp_product_i_58_n_0 : STD_LOGIC;
  signal tmp_product_i_59_n_0 : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_60_n_0 : STD_LOGIC;
  signal tmp_product_i_61_n_0 : STD_LOGIC;
  signal tmp_product_i_62_n_0 : STD_LOGIC;
  signal tmp_product_i_63_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_48_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_30 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_33 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of tmp_product_i_35 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of tmp_product_i_36 : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_37 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute SOFT_HLUTNM of tmp_product_i_39 : label is "soft_lutpair15";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_4 : label is "{SYNTH-9 {cell *THIS*} {string 10x5}}";
  attribute SOFT_HLUTNM of tmp_product_i_57 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of tmp_product_i_58 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of tmp_product_i_59 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of tmp_product_i_60 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of tmp_product_i_61 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of tmp_product_i_63 : label is "soft_lutpair16";
begin
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 2) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_1_n_2,
      CO(0) => tmp_product_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_5_n_0,
      DI(0) => tmp_product_i_6_n_0,
      O(3) => NLW_tmp_product_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => A(12 downto 10),
      S(3) => '0',
      S(2) => tmp_product_i_7_n_0,
      S(1) => tmp_product_i_8_n_0,
      S(0) => tmp_product_i_9_n_0
    );
tmp_product_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => in_data_8(6),
      I1 => in_data_11(3),
      I2 => tmp_product_i_30_n_6,
      I3 => in_data_11(4),
      I4 => in_data_8(5),
      O => tmp_product_i_10_n_0
    );
tmp_product_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => in_data_8(3),
      I1 => in_data_11(4),
      I2 => in_data_11(3),
      I3 => in_data_8(4),
      I4 => tmp_product_i_37_n_4,
      O => tmp_product_i_11_n_0
    );
tmp_product_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => in_data_8(2),
      I1 => in_data_11(4),
      I2 => in_data_11(3),
      I3 => in_data_8(3),
      I4 => tmp_product_i_37_n_5,
      O => tmp_product_i_12_n_0
    );
tmp_product_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => in_data_8(1),
      I1 => in_data_11(4),
      I2 => in_data_11(3),
      I3 => in_data_8(2),
      I4 => tmp_product_i_37_n_6,
      O => tmp_product_i_13_n_0
    );
tmp_product_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA566656665666"
    )
        port map (
      I0 => tmp_product_i_10_n_0,
      I1 => tmp_product_i_30_n_7,
      I2 => in_data_8(5),
      I3 => in_data_11(3),
      I4 => in_data_11(4),
      I5 => in_data_8(4),
      O => tmp_product_i_14_n_0
    );
tmp_product_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_11_n_0,
      I1 => in_data_8(4),
      I2 => in_data_11(4),
      I3 => tmp_product_i_30_n_7,
      I4 => in_data_11(3),
      I5 => in_data_8(5),
      O => tmp_product_i_15_n_0
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_12_n_0,
      I1 => in_data_8(3),
      I2 => in_data_11(4),
      I3 => tmp_product_i_37_n_4,
      I4 => in_data_11(3),
      I5 => in_data_8(4),
      O => tmp_product_i_16_n_0
    );
tmp_product_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_13_n_0,
      I1 => in_data_8(2),
      I2 => in_data_11(4),
      I3 => tmp_product_i_37_n_5,
      I4 => in_data_11(3),
      I5 => in_data_8(3),
      O => tmp_product_i_17_n_0
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => in_data_8(0),
      I1 => in_data_11(4),
      I2 => tmp_product_i_37_n_7,
      O => tmp_product_i_18_n_0
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in_data_8(0),
      I1 => in_data_11(4),
      I2 => tmp_product_i_37_n_7,
      O => tmp_product_i_19_n_0
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_0,
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_10_n_0,
      DI(2) => tmp_product_i_11_n_0,
      DI(1) => tmp_product_i_12_n_0,
      DI(0) => tmp_product_i_13_n_0,
      O(3 downto 0) => A(9 downto 6),
      S(3) => tmp_product_i_14_n_0,
      S(2) => tmp_product_i_15_n_0,
      S(1) => tmp_product_i_16_n_0,
      S(0) => tmp_product_i_17_n_0
    );
tmp_product_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BFFB400B4004BFF"
    )
        port map (
      I0 => tmp_product_i_37_n_7,
      I1 => in_data_8(0),
      I2 => in_data_8(1),
      I3 => in_data_11(4),
      I4 => tmp_product_i_37_n_6,
      I5 => tmp_product_i_38_n_0,
      O => tmp_product_i_20_n_0
    );
tmp_product_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => tmp_product_i_37_n_7,
      I1 => in_data_11(4),
      I2 => in_data_8(0),
      I3 => in_data_11(3),
      I4 => in_data_8(1),
      O => tmp_product_i_21_n_0
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp_product_i_4_n_4,
      I1 => in_data_11(3),
      I2 => in_data_8(0),
      O => tmp_product_i_22_n_0
    );
tmp_product_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_11(0),
      I1 => in_data_8(3),
      I2 => in_data_11(2),
      I3 => in_data_8(1),
      I4 => in_data_8(2),
      I5 => in_data_11(1),
      O => tmp_product_i_23_n_0
    );
tmp_product_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_11(1),
      I1 => in_data_8(1),
      I2 => in_data_11(2),
      I3 => in_data_8(0),
      O => tmp_product_i_24_n_0
    );
tmp_product_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_8(1),
      I1 => in_data_11(0),
      O => tmp_product_i_25_n_0
    );
tmp_product_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => in_data_8(2),
      I1 => in_data_8(3),
      I2 => in_data_11(0),
      I3 => tmp_product_i_39_n_0,
      I4 => in_data_8(0),
      I5 => in_data_11(1),
      O => tmp_product_i_26_n_0
    );
tmp_product_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_8(0),
      I1 => in_data_11(2),
      I2 => in_data_8(1),
      I3 => in_data_11(1),
      I4 => in_data_11(0),
      I5 => in_data_8(2),
      O => tmp_product_i_27_n_0
    );
tmp_product_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_11(0),
      I1 => in_data_8(1),
      I2 => in_data_11(1),
      I3 => in_data_8(0),
      O => tmp_product_i_28_n_0
    );
tmp_product_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_8(0),
      I1 => in_data_11(0),
      O => tmp_product_i_29_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_3_n_0,
      CO(2) => tmp_product_i_3_n_1,
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_18_n_0,
      DI(2) => tmp_product_i_19_n_0,
      DI(1) => tmp_product_i_4_n_4,
      DI(0) => '0',
      O(3 downto 0) => A(5 downto 2),
      S(3) => tmp_product_i_20_n_0,
      S(2) => tmp_product_i_21_n_0,
      S(1) => tmp_product_i_22_n_0,
      S(0) => tmp_product_i_4_n_5
    );
tmp_product_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_37_n_0,
      CO(3) => tmp_product_i_30_n_0,
      CO(2) => tmp_product_i_30_n_1,
      CO(1) => tmp_product_i_30_n_2,
      CO(0) => tmp_product_i_30_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_40_n_0,
      DI(2) => tmp_product_i_41_n_0,
      DI(1) => tmp_product_i_42_n_0,
      DI(0) => tmp_product_i_43_n_0,
      O(3) => tmp_product_i_30_n_4,
      O(2) => tmp_product_i_30_n_5,
      O(1) => tmp_product_i_30_n_6,
      O(0) => tmp_product_i_30_n_7,
      S(3) => tmp_product_i_44_n_0,
      S(2) => tmp_product_i_45_n_0,
      S(1) => tmp_product_i_46_n_0,
      S(0) => tmp_product_i_47_n_0
    );
tmp_product_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => in_data_8(8),
      I1 => in_data_11(3),
      I2 => tmp_product_i_30_n_4,
      I3 => in_data_11(4),
      I4 => in_data_8(7),
      O => tmp_product_i_32_n_0
    );
tmp_product_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => in_data_8(6),
      I1 => in_data_11(4),
      I2 => in_data_11(3),
      I3 => in_data_8(7),
      I4 => tmp_product_i_30_n_5,
      O => tmp_product_i_33_n_0
    );
tmp_product_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E7111EEF50A55AA"
    )
        port map (
      I0 => tmp_product_i_30_n_4,
      I1 => in_data_11(3),
      I2 => in_data_8(7),
      I3 => tmp_product_i_48_n_3,
      I4 => in_data_11(4),
      I5 => in_data_8(8),
      O => tmp_product_i_34_n_0
    );
tmp_product_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => in_data_8(5),
      I1 => in_data_11(4),
      I2 => tmp_product_i_30_n_6,
      O => tmp_product_i_35_n_0
    );
tmp_product_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => in_data_8(7),
      I1 => in_data_11(3),
      I2 => tmp_product_i_30_n_5,
      I3 => in_data_11(4),
      I4 => in_data_8(6),
      O => tmp_product_i_36_n_0
    );
tmp_product_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_4_n_0,
      CO(3) => tmp_product_i_37_n_0,
      CO(2) => tmp_product_i_37_n_1,
      CO(1) => tmp_product_i_37_n_2,
      CO(0) => tmp_product_i_37_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_49_n_0,
      DI(2) => tmp_product_i_50_n_0,
      DI(1) => tmp_product_i_51_n_0,
      DI(0) => tmp_product_i_52_n_0,
      O(3) => tmp_product_i_37_n_4,
      O(2) => tmp_product_i_37_n_5,
      O(1) => tmp_product_i_37_n_6,
      O(0) => tmp_product_i_37_n_7,
      S(3) => tmp_product_i_53_n_0,
      S(2) => tmp_product_i_54_n_0,
      S(1) => tmp_product_i_55_n_0,
      S(0) => tmp_product_i_56_n_0
    );
tmp_product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_11(3),
      I1 => in_data_8(2),
      O => tmp_product_i_38_n_0
    );
tmp_product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_11(2),
      I1 => in_data_8(1),
      O => tmp_product_i_39_n_0
    );
tmp_product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_4_n_0,
      CO(2) => tmp_product_i_4_n_1,
      CO(1) => tmp_product_i_4_n_2,
      CO(0) => tmp_product_i_4_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_23_n_0,
      DI(2) => tmp_product_i_24_n_0,
      DI(1) => tmp_product_i_25_n_0,
      DI(0) => '0',
      O(3) => tmp_product_i_4_n_4,
      O(2) => tmp_product_i_4_n_5,
      O(1 downto 0) => A(1 downto 0),
      S(3) => tmp_product_i_26_n_0,
      S(2) => tmp_product_i_27_n_0,
      S(1) => tmp_product_i_28_n_0,
      S(0) => tmp_product_i_29_n_0
    );
tmp_product_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_11(1),
      I1 => in_data_8(9),
      I2 => in_data_11(2),
      I3 => in_data_8(8),
      O => tmp_product_i_40_n_0
    );
tmp_product_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777700070007000"
    )
        port map (
      I0 => in_data_8(9),
      I1 => in_data_11(0),
      I2 => in_data_8(8),
      I3 => in_data_11(1),
      I4 => in_data_8(7),
      I5 => in_data_11(2),
      O => tmp_product_i_41_n_0
    );
tmp_product_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_8(7),
      I1 => in_data_11(1),
      I2 => in_data_8(6),
      I3 => in_data_11(2),
      I4 => in_data_8(8),
      I5 => in_data_11(0),
      O => tmp_product_i_42_n_0
    );
tmp_product_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_11(1),
      I1 => in_data_8(6),
      I2 => in_data_8(5),
      I3 => in_data_11(2),
      I4 => in_data_8(7),
      I5 => in_data_11(0),
      O => tmp_product_i_43_n_0
    );
tmp_product_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => in_data_8(8),
      I1 => in_data_11(1),
      I2 => in_data_11(2),
      I3 => in_data_8(9),
      O => tmp_product_i_44_n_0
    );
tmp_product_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43202FDFF05FAF5F"
    )
        port map (
      I0 => in_data_8(7),
      I1 => in_data_11(0),
      I2 => in_data_11(2),
      I3 => in_data_8(8),
      I4 => in_data_11(1),
      I5 => in_data_8(9),
      O => tmp_product_i_45_n_0
    );
tmp_product_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => tmp_product_i_42_n_0,
      I1 => in_data_11(2),
      I2 => in_data_8(7),
      I3 => tmp_product_i_57_n_0,
      I4 => in_data_11(0),
      I5 => in_data_8(9),
      O => tmp_product_i_46_n_0
    );
tmp_product_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_43_n_0,
      I1 => in_data_11(1),
      I2 => in_data_8(7),
      I3 => tmp_product_i_58_n_0,
      I4 => in_data_8(8),
      I5 => in_data_11(0),
      O => tmp_product_i_47_n_0
    );
tmp_product_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_30_n_0,
      CO(3 downto 1) => NLW_tmp_product_i_48_CO_UNCONNECTED(3 downto 1),
      CO(0) => tmp_product_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_product_i_48_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
tmp_product_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => in_data_11(1),
      I1 => in_data_8(5),
      I2 => in_data_8(6),
      I3 => in_data_11(2),
      I4 => in_data_8(4),
      I5 => in_data_11(0),
      O => tmp_product_i_49_n_0
    );
tmp_product_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0000BFF0BFFB000"
    )
        port map (
      I0 => tmp_product_i_30_n_6,
      I1 => in_data_8(5),
      I2 => in_data_8(6),
      I3 => in_data_11(4),
      I4 => tmp_product_i_30_n_5,
      I5 => tmp_product,
      O => tmp_product_i_5_n_0
    );
tmp_product_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => in_data_8(4),
      I1 => in_data_11(1),
      I2 => in_data_8(5),
      I3 => in_data_11(2),
      I4 => in_data_8(3),
      I5 => in_data_11(0),
      O => tmp_product_i_50_n_0
    );
tmp_product_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_11(1),
      I1 => in_data_8(3),
      I2 => in_data_8(4),
      I3 => in_data_11(0),
      I4 => in_data_8(2),
      I5 => in_data_11(2),
      O => tmp_product_i_51_n_0
    );
tmp_product_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_8(2),
      I1 => in_data_11(1),
      I2 => in_data_11(2),
      I3 => in_data_8(1),
      I4 => in_data_8(3),
      I5 => in_data_11(0),
      O => tmp_product_i_52_n_0
    );
tmp_product_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => tmp_product_i_49_n_0,
      I1 => in_data_11(1),
      I2 => in_data_8(6),
      I3 => in_data_11(2),
      I4 => in_data_8(5),
      I5 => tmp_product_i_59_n_0,
      O => tmp_product_i_53_n_0
    );
tmp_product_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_50_n_0,
      I1 => in_data_11(2),
      I2 => in_data_8(4),
      I3 => tmp_product_i_60_n_0,
      I4 => in_data_8(6),
      I5 => in_data_11(0),
      O => tmp_product_i_54_n_0
    );
tmp_product_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F7F7F78F080808"
    )
        port map (
      I0 => in_data_11(2),
      I1 => in_data_8(2),
      I2 => tmp_product_i_61_n_0,
      I3 => in_data_8(3),
      I4 => in_data_11(1),
      I5 => tmp_product_i_62_n_0,
      O => tmp_product_i_55_n_0
    );
tmp_product_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => tmp_product_i_52_n_0,
      I1 => in_data_11(2),
      I2 => in_data_8(2),
      I3 => tmp_product_i_63_n_0,
      I4 => in_data_8(4),
      I5 => in_data_11(0),
      O => tmp_product_i_56_n_0
    );
tmp_product_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(8),
      I1 => in_data_11(1),
      O => tmp_product_i_57_n_0
    );
tmp_product_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(6),
      I1 => in_data_11(2),
      O => tmp_product_i_58_n_0
    );
tmp_product_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(7),
      I1 => in_data_11(0),
      O => tmp_product_i_59_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => in_data_8(6),
      I1 => in_data_11(3),
      I2 => tmp_product_i_30_n_6,
      I3 => in_data_11(4),
      I4 => in_data_8(5),
      O => tmp_product_i_6_n_0
    );
tmp_product_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(5),
      I1 => in_data_11(1),
      O => tmp_product_i_60_n_0
    );
tmp_product_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(4),
      I1 => in_data_11(0),
      O => tmp_product_i_61_n_0
    );
tmp_product_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_11(0),
      I1 => in_data_8(5),
      I2 => in_data_8(4),
      I3 => in_data_11(1),
      I4 => in_data_8(3),
      I5 => in_data_11(2),
      O => tmp_product_i_62_n_0
    );
tmp_product_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_8(3),
      I1 => in_data_11(1),
      O => tmp_product_i_63_n_0
    );
tmp_product_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => tmp_product_i_32_n_0,
      I1 => tmp_product_i_33_n_0,
      I2 => tmp_product_i_34_n_0,
      I3 => in_data_11(3),
      I4 => in_data_8(9),
      O => tmp_product_i_7_n_0
    );
tmp_product_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63333999C6666333"
    )
        port map (
      I0 => tmp_product_i_35_n_0,
      I1 => tmp_product_i_32_n_0,
      I2 => in_data_8(6),
      I3 => in_data_11(4),
      I4 => tmp_product,
      I5 => tmp_product_i_30_n_5,
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F878787780F0F0F"
    )
        port map (
      I0 => in_data_11(3),
      I1 => in_data_8(6),
      I2 => tmp_product_i_36_n_0,
      I3 => in_data_8(5),
      I4 => in_data_11(4),
      I5 => tmp_product_i_30_n_6,
      O => tmp_product_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_7s_14_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    out_data_10 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_7s_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_7s_14_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \out_data_10[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_10[0]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_10[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_10[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_10[12]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_10[12]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_10[4]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_10[8]_INST_0_n_3\ : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal \NLW_out_data_10[12]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_data_10[12]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(11 downto 0) <= \^p\(11 downto 0);
\out_data_10[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_10[0]_INST_0_n_0\,
      CO(2) => \out_data_10[0]_INST_0_n_1\,
      CO(1) => \out_data_10[0]_INST_0_n_2\,
      CO(0) => \out_data_10[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(3 downto 0),
      O(3 downto 0) => out_data_10(3 downto 0),
      S(3) => \out_data_10[0]_INST_0_i_1_n_0\,
      S(2) => \out_data_10[0]_INST_0_i_2_n_0\,
      S(1) => \out_data_10[0]_INST_0_i_3_n_0\,
      S(0) => \out_data_10[0]_INST_0_i_4_n_0\
    );
\out_data_10[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => tmp_product_0(3),
      O => \out_data_10[0]_INST_0_i_1_n_0\
    );
\out_data_10[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => tmp_product_0(2),
      O => \out_data_10[0]_INST_0_i_2_n_0\
    );
\out_data_10[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => tmp_product_0(1),
      O => \out_data_10[0]_INST_0_i_3_n_0\
    );
\out_data_10[0]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_product_0(0),
      O => \out_data_10[0]_INST_0_i_4_n_0\
    );
\out_data_10[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_10[8]_INST_0_n_0\,
      CO(3 downto 2) => \NLW_out_data_10[12]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data_10[12]_INST_0_n_2\,
      CO(0) => \out_data_10[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_n_93,
      DI(0) => \^p\(11),
      O(3) => \NLW_out_data_10[12]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_10(14 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \out_data_10[12]_INST_0_i_1_n_0\,
      S(0) => \out_data_10[12]_INST_0_i_2_n_0\
    );
\out_data_10[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_n_93,
      I1 => tmp_product_n_92,
      O => \out_data_10[12]_INST_0_i_1_n_0\
    );
\out_data_10[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => tmp_product_n_93,
      O => \out_data_10[12]_INST_0_i_2_n_0\
    );
\out_data_10[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_10[0]_INST_0_n_0\,
      CO(3) => \out_data_10[4]_INST_0_n_0\,
      CO(2) => \out_data_10[4]_INST_0_n_1\,
      CO(1) => \out_data_10[4]_INST_0_n_2\,
      CO(0) => \out_data_10[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_10[4]_INST_0_i_1_n_0\,
      DI(2) => tmp_product_0(6),
      DI(1 downto 0) => \^p\(5 downto 4),
      O(3 downto 0) => out_data_10(7 downto 4),
      S(3) => \out_data_10[4]_INST_0_i_2_n_0\,
      S(2) => \out_data_10[4]_INST_0_i_3_n_0\,
      S(1) => \out_data_10[4]_INST_0_i_4_n_0\,
      S(0) => \out_data_10[4]_INST_0_i_5_n_0\
    );
\out_data_10[4]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_0(6),
      O => \out_data_10[4]_INST_0_i_1_n_0\
    );
\out_data_10[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_0(6),
      I1 => \^p\(7),
      O => \out_data_10[4]_INST_0_i_2_n_0\
    );
\out_data_10[4]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_0(6),
      I1 => \^p\(6),
      O => \out_data_10[4]_INST_0_i_3_n_0\
    );
\out_data_10[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => tmp_product_0(5),
      O => \out_data_10[4]_INST_0_i_4_n_0\
    );
\out_data_10[4]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => tmp_product_0(4),
      O => \out_data_10[4]_INST_0_i_5_n_0\
    );
\out_data_10[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_10[4]_INST_0_n_0\,
      CO(3) => \out_data_10[8]_INST_0_n_0\,
      CO(2) => \out_data_10[8]_INST_0_n_1\,
      CO(1) => \out_data_10[8]_INST_0_n_2\,
      CO(0) => \out_data_10[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(10 downto 7),
      O(3 downto 0) => out_data_10(11 downto 8),
      S(3) => \out_data_10[8]_INST_0_i_1_n_0\,
      S(2) => \out_data_10[8]_INST_0_i_2_n_0\,
      S(1) => \out_data_10[8]_INST_0_i_3_n_0\,
      S(0) => \out_data_10[8]_INST_0_i_4_n_0\
    );
\out_data_10[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \^p\(11),
      O => \out_data_10[8]_INST_0_i_1_n_0\
    );
\out_data_10[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => \^p\(10),
      O => \out_data_10[8]_INST_0_i_2_n_0\
    );
\out_data_10[8]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => \^p\(9),
      O => \out_data_10[8]_INST_0_i_3_n_0\
    );
\out_data_10[8]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => \^p\(8),
      O => \out_data_10[8]_INST_0_i_4_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(9),
      A(28) => tmp_product_1(9),
      A(27) => tmp_product_1(9),
      A(26) => tmp_product_1(9),
      A(25) => tmp_product_1(9),
      A(24) => tmp_product_1(9),
      A(23) => tmp_product_1(9),
      A(22) => tmp_product_1(9),
      A(21) => tmp_product_1(9),
      A(20) => tmp_product_1(9),
      A(19) => tmp_product_1(9),
      A(18) => tmp_product_1(9),
      A(17) => tmp_product_1(9),
      A(16) => tmp_product_1(9),
      A(15) => tmp_product_1(9),
      A(14) => tmp_product_1(9),
      A(13) => tmp_product_1(9),
      A(12) => tmp_product_1(9),
      A(11) => tmp_product_1(9),
      A(10) => tmp_product_1(9),
      A(9 downto 0) => tmp_product_1(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(6),
      B(16) => tmp_product_0(6),
      B(15) => tmp_product_0(6),
      B(14) => tmp_product_0(6),
      B(13) => tmp_product_0(6),
      B(12) => tmp_product_0(6),
      B(11) => tmp_product_0(6),
      B(10) => tmp_product_0(6),
      B(9) => tmp_product_0(6),
      B(8) => tmp_product_0(6),
      B(7) => tmp_product_0(6),
      B(6 downto 0) => tmp_product_0(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_product_P_UNCONNECTED(47 downto 17),
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => \^p\(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_8s_12_1_1 is
  port (
    out_data_4 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln292_reg_2701_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    trunc_ln288_reg_2695 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_8s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_8s_12_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_product__0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(9),
      A(28) => P(9),
      A(27) => P(9),
      A(26) => P(9),
      A(25) => P(9),
      A(24) => P(9),
      A(23) => P(9),
      A(22) => P(9),
      A(21) => P(9),
      A(20) => P(9),
      A(19) => P(9),
      A(18) => P(9),
      A(17) => P(9),
      A(16) => P(9),
      A(15) => P(9),
      A(14) => P(9),
      A(13) => P(9),
      A(12) => P(9),
      A(11) => P(9),
      A(10) => P(9),
      A(9 downto 0) => P(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => out_data_4(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(4),
      I1 => trunc_ln288_reg_2695(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => \tmp_product__0_carry__0\(3),
      I4 => trunc_ln288_reg_2695(2),
      I5 => \tmp_product__0_carry__0\(2),
      O => \tmp_product__0_carry__0_i_10__0_n_0\
    );
\tmp_product__0_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(3),
      I1 => trunc_ln288_reg_2695(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => \tmp_product__0_carry__0\(2),
      I4 => trunc_ln288_reg_2695(2),
      I5 => \tmp_product__0_carry__0\(1),
      O => \tmp_product__0_carry__0_i_11__0_n_0\
    );
\tmp_product__0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(4),
      I1 => trunc_ln288_reg_2695(0),
      I2 => \tmp_product__0_carry__0\(2),
      I3 => trunc_ln288_reg_2695(2),
      I4 => trunc_ln288_reg_2695(1),
      I5 => \tmp_product__0_carry__0\(3),
      O => \^di\(2)
    );
\tmp_product__0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(3),
      I1 => trunc_ln288_reg_2695(0),
      I2 => \tmp_product__0_carry__0\(1),
      I3 => trunc_ln288_reg_2695(2),
      I4 => trunc_ln288_reg_2695(1),
      I5 => \tmp_product__0_carry__0\(2),
      O => \^di\(1)
    );
\tmp_product__0_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(2),
      I1 => trunc_ln288_reg_2695(0),
      I2 => \tmp_product__0_carry__0\(1),
      I3 => trunc_ln288_reg_2695(2),
      I4 => trunc_ln288_reg_2695(1),
      I5 => \tmp_product__0_carry__0\(0),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => \tmp_product__0_carry__0\(6),
      I2 => \tmp_product__0_carry__0_i_8__1_n_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \tmp_product__0_carry__0_i_9__0_n_0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \tmp_product__0_carry__0_i_10__0_n_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__0_i_11__0_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => \tmp_product__0_carry__0\(5),
      I2 => trunc_ln288_reg_2695(2),
      I3 => \tmp_product__0_carry__0\(3),
      I4 => trunc_ln288_reg_2695(1),
      I5 => \tmp_product__0_carry__0\(4),
      O => \tmp_product__0_carry__0_i_8__1_n_0\
    );
\tmp_product__0_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(5),
      I1 => trunc_ln288_reg_2695(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => \tmp_product__0_carry__0\(4),
      I4 => trunc_ln288_reg_2695(2),
      I5 => \tmp_product__0_carry__0\(3),
      O => \tmp_product__0_carry__0_i_9__0_n_0\
    );
\tmp_product__22_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(3),
      I1 => trunc_ln288_reg_2695(3),
      I2 => \tmp_product__22_carry__0_i_2__1_n_0\,
      O => \trunc_ln292_reg_2701_reg[4]\(0)
    );
\tmp_product__22_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6119B3B3DD55FFFF"
    )
        port map (
      I0 => trunc_ln288_reg_2695(4),
      I1 => \tmp_product__0_carry__0\(1),
      I2 => \tmp_product__0_carry__0\(0),
      I3 => trunc_ln288_reg_2695(3),
      I4 => \tmp_product__0_carry__0\(2),
      I5 => trunc_ln288_reg_2695(5),
      O => \tmp_product__22_carry__0_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1 is
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(10),
      A(28) => tmp_product_1(10),
      A(27) => tmp_product_1(10),
      A(26) => tmp_product_1(10),
      A(25) => tmp_product_1(10),
      A(24) => tmp_product_1(10),
      A(23) => tmp_product_1(10),
      A(22) => tmp_product_1(10),
      A(21) => tmp_product_1(10),
      A(20) => tmp_product_1(10),
      A(19) => tmp_product_1(10),
      A(18) => tmp_product_1(10),
      A(17) => tmp_product_1(10),
      A(16) => tmp_product_1(10),
      A(15) => tmp_product_1(10),
      A(14) => tmp_product_1(10),
      A(13) => tmp_product_1(10),
      A(12) => tmp_product_1(10),
      A(11) => tmp_product_1(10),
      A(10 downto 0) => tmp_product_1(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(10),
      B(16) => tmp_product_0(10),
      B(15) => tmp_product_0(10),
      B(14) => tmp_product_0(10),
      B(13) => tmp_product_0(10),
      B(12) => tmp_product_0(10),
      B(11) => tmp_product_0(10),
      B(10 downto 0) => tmp_product_0(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp_product_P_UNCONNECTED(47 downto 22),
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ad0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    trunc_ln324_reg_3052 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1_1 : entity is "case_1_mul_11s_11s_11_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1_1 is
  signal \^ad0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_product_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_11__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_13__3_n_0\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_6\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_7\ : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_1 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal \tmp_product_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_9__3_n_0\ : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ad0(6 downto 0) <= \^ad0\(6 downto 0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(10),
      A(28) => tmp_product_0(10),
      A(27) => tmp_product_0(10),
      A(26) => tmp_product_0(10),
      A(25) => tmp_product_0(10),
      A(24) => tmp_product_0(10),
      A(23) => tmp_product_0(10),
      A(22) => tmp_product_0(10),
      A(21) => tmp_product_0(10),
      A(20) => tmp_product_0(10),
      A(19) => tmp_product_0(10),
      A(18) => tmp_product_0(10),
      A(17) => tmp_product_0(10),
      A(16) => tmp_product_0(10),
      A(15) => tmp_product_0(10),
      A(14) => tmp_product_0(10),
      A(13) => tmp_product_0(10),
      A(12) => tmp_product_0(10),
      A(11) => tmp_product_0(10),
      A(10 downto 0) => tmp_product_0(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_product_i_1__2_n_5\,
      B(16) => \tmp_product_i_1__2_n_5\,
      B(15) => \tmp_product_i_1__2_n_5\,
      B(14) => \tmp_product_i_1__2_n_5\,
      B(13) => \tmp_product_i_1__2_n_5\,
      B(12) => \tmp_product_i_1__2_n_5\,
      B(11) => \tmp_product_i_1__2_n_5\,
      B(10) => \tmp_product_i_1__2_n_5\,
      B(9) => \tmp_product_i_1__2_n_6\,
      B(8) => \tmp_product_i_1__2_n_7\,
      B(7) => tmp_product_i_2_n_4,
      B(6 downto 0) => \^ad0\(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp_product_P_UNCONNECTED(47 downto 22),
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10 downto 0) => D(10 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_1(4),
      I1 => trunc_ln324_reg_3052(3),
      O => \tmp_product_i_10__1_n_0\
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_1(3),
      I1 => trunc_ln324_reg_3052(2),
      O => \tmp_product_i_11__1_n_0\
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_1(2),
      I1 => trunc_ln324_reg_3052(1),
      O => \tmp_product_i_12__0_n_0\
    );
\tmp_product_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_1(1),
      I1 => trunc_ln324_reg_3052(0),
      O => \tmp_product_i_13__3_n_0\
    );
\tmp_product_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 2) => \NLW_tmp_product_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product_i_1__2_n_2\,
      CO(0) => \tmp_product_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_product_2(1 downto 0),
      O(3) => \NLW_tmp_product_i_1__2_O_UNCONNECTED\(3),
      O(2) => \tmp_product_i_1__2_n_5\,
      O(1) => \tmp_product_i_1__2_n_6\,
      O(0) => \tmp_product_i_1__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product_i_4__4_n_0\,
      S(0) => \tmp_product_i_5__2_n_0\
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_0,
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => trunc_ln324_reg_3052(5 downto 4),
      DI(1) => \tmp_product_i_6__0_n_0\,
      DI(0) => tmp_product_1(4),
      O(3) => tmp_product_i_2_n_4,
      O(2 downto 0) => \^ad0\(6 downto 4),
      S(3) => \tmp_product_i_7__3_n_0\,
      S(2) => \tmp_product_i_8__1_n_0\,
      S(1) => \tmp_product_i_9__3_n_0\,
      S(0) => \tmp_product_i_10__1_n_0\
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_3_n_0,
      CO(2) => tmp_product_i_3_n_1,
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => tmp_product_1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \^ad0\(3 downto 0),
      S(3) => \tmp_product_i_11__1_n_0\,
      S(2) => \tmp_product_i_12__0_n_0\,
      S(1) => \tmp_product_i_13__3_n_0\,
      S(0) => tmp_product_1(0)
    );
\tmp_product_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_2(1),
      I1 => tmp_product_2(2),
      O => \tmp_product_i_4__4_n_0\
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_2(0),
      I1 => tmp_product_2(1),
      O => \tmp_product_i_5__2_n_0\
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln324_reg_3052(4),
      O => \tmp_product_i_6__0_n_0\
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln324_reg_3052(5),
      I1 => tmp_product_2(0),
      O => \tmp_product_i_7__3_n_0\
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln324_reg_3052(4),
      I1 => trunc_ln324_reg_3052(5),
      O => \tmp_product_i_8__1_n_0\
    );
\tmp_product_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln324_reg_3052(4),
      I1 => tmp_product_1(5),
      O => \tmp_product_i_9__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_11_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__1_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_11_1_1 is
  signal \tmp_product__0_carry__0_i_10__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__30_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__25_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__26_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__26_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => B(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__26_n_0\,
      S(2) => \tmp_product__0_carry_i_5__26_n_0\,
      S(1) => \tmp_product__0_carry_i_6__26_n_0\,
      S(0) => \tmp_product__0_carry_i_7__25_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__26_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__26_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__24_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__24_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__23_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__20_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__18_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__16_n_0\
    );
\tmp_product__0_carry__0_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(6),
      I2 => \tmp_product__0_carry__1_0\(5),
      I3 => \tmp_product__0_carry__1_0\(4),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_10__12_n_0\
    );
\tmp_product__0_carry__0_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(5),
      I2 => \tmp_product__0_carry__1_0\(4),
      I3 => \tmp_product__0_carry__1_0\(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_11__11_n_0\
    );
\tmp_product__0_carry__0_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(4),
      I2 => \tmp_product__0_carry__1_0\(3),
      I3 => \tmp_product__0_carry__1_0\(2),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_12__4_n_0\
    );
\tmp_product__0_carry__0_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(4),
      I5 => \tmp_product__0_carry__1_0\(6),
      O => \tmp_product__0_carry__0_i_1__26_n_0\
    );
\tmp_product__0_carry__0_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(3),
      I5 => \tmp_product__0_carry__1_0\(5),
      O => \tmp_product__0_carry__0_i_2__26_n_0\
    );
\tmp_product__0_carry__0_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(2),
      I5 => \tmp_product__0_carry__1_0\(4),
      O => \tmp_product__0_carry__0_i_3__24_n_0\
    );
\tmp_product__0_carry__0_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(1),
      I5 => \tmp_product__0_carry__1_0\(3),
      O => \tmp_product__0_carry__0_i_4__24_n_0\
    );
\tmp_product__0_carry__0_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__26_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__15_n_0\,
      O => \tmp_product__0_carry__0_i_5__23_n_0\
    );
\tmp_product__0_carry__0_i_6__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__26_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__12_n_0\,
      O => \tmp_product__0_carry__0_i_6__20_n_0\
    );
\tmp_product__0_carry__0_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__24_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__11_n_0\,
      O => \tmp_product__0_carry__0_i_7__18_n_0\
    );
\tmp_product__0_carry__0_i_8__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__24_n_0\,
      I1 => \tmp_product__0_carry__0_i_12__4_n_0\,
      O => \tmp_product__0_carry__0_i_8__16_n_0\
    );
\tmp_product__0_carry__0_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(7),
      I2 => \tmp_product__0_carry__1_0\(6),
      I3 => \tmp_product__0_carry__1_0\(5),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_9__15_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__1_i_1__5_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_2__5_n_0\,
      O(3) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__1_n_5\,
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__1_i_3__5_n_0\,
      S(1) => \tmp_product__0_carry__1_i_4__5_n_0\,
      S(0) => \tmp_product__0_carry__1_i_5__3_n_0\
    );
\tmp_product__0_carry__1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(6),
      I5 => \tmp_product__0_carry__1_0\(8),
      O => \tmp_product__0_carry__1_i_1__5_n_0\
    );
\tmp_product__0_carry__1_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \tmp_product__0_carry__1_0\(5),
      I5 => \tmp_product__0_carry__1_0\(7),
      O => \tmp_product__0_carry__1_i_2__5_n_0\
    );
\tmp_product__0_carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(10),
      I2 => \tmp_product__0_carry__1_i_6__2_n_0\,
      O => \tmp_product__0_carry__1_i_3__5_n_0\
    );
\tmp_product__0_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_1__5_n_0\,
      I1 => \tmp_product__0_carry__1_i_7__2_n_0\,
      O => \tmp_product__0_carry__1_i_4__5_n_0\
    );
\tmp_product__0_carry__1_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_2__5_n_0\,
      I1 => \tmp_product__0_carry__1_i_8__2_n_0\,
      O => \tmp_product__0_carry__1_i_5__3_n_0\
    );
\tmp_product__0_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A8FCF0F807FFFFF"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(7),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__1_0\(9),
      I3 => \tmp_product__0_carry__1_0\(8),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_6__2_n_0\
    );
\tmp_product__0_carry__1_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(9),
      I2 => \tmp_product__0_carry__1_0\(8),
      I3 => \tmp_product__0_carry__1_0\(7),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_7__2_n_0\
    );
\tmp_product__0_carry__1_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(8),
      I2 => \tmp_product__0_carry__1_0\(7),
      I3 => \tmp_product__0_carry__1_0\(6),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__1_i_8__2_n_0\
    );
\tmp_product__0_carry_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(3),
      I2 => \tmp_product__0_carry__1_0\(2),
      I3 => \tmp_product__0_carry__1_0\(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__25_n_0\
    );
\tmp_product__0_carry_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__0_carry__1_0\(1),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__1_0\(0),
      O => \tmp_product__0_carry_i_2__26_n_0\
    );
\tmp_product__0_carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__26_n_0\
    );
\tmp_product__0_carry_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__25_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__1_0\(0),
      I4 => \tmp_product__0_carry__1_0\(1),
      O => \tmp_product__0_carry_i_4__26_n_0\
    );
\tmp_product__0_carry_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(0),
      I1 => Q(2),
      I2 => \tmp_product__0_carry__1_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product__0_carry__1_0\(2),
      O => \tmp_product__0_carry_i_5__26_n_0\
    );
\tmp_product__0_carry_i_6__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(1),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__1_0\(0),
      O => \tmp_product__0_carry_i_6__26_n_0\
    );
\tmp_product__0_carry_i_7__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__25_n_0\
    );
\tmp_product__30_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__30_carry_n_0\,
      CO(2) => \tmp_product__30_carry_n_1\,
      CO(1) => \tmp_product__30_carry_n_2\,
      CO(0) => \tmp_product__30_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__30_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => B(5 downto 2),
      S(3) => \tmp_product__30_carry_i_3__0_n_0\,
      S(2) => \tmp_product__30_carry_i_4__0_n_0\,
      S(1) => \tmp_product__30_carry_i_5__0_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry_n_0\,
      CO(3) => \tmp_product__30_carry__0_n_0\,
      CO(2) => \tmp_product__30_carry__0_n_1\,
      CO(1) => \tmp_product__30_carry__0_n_2\,
      CO(0) => \tmp_product__30_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__30_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__30_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__30_carry__0_i_4__0_n_0\,
      O(3 downto 0) => B(9 downto 6),
      S(3) => \tmp_product__30_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__30_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__30_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__30_carry__0_i_8__0_n_0\
    );
\tmp_product__30_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(4),
      I2 => \tmp_product__0_carry__1_n_7\,
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_0\(5),
      O => \tmp_product__30_carry__0_i_1__0_n_0\
    );
\tmp_product__30_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(3),
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_0\(4),
      O => \tmp_product__30_carry__0_i_2__0_n_0\
    );
\tmp_product__30_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(2),
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_0\(3),
      O => \tmp_product__30_carry__0_i_3__0_n_0\
    );
\tmp_product__30_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(1),
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_0\(2),
      O => \tmp_product__30_carry__0_i_4__0_n_0\
    );
\tmp_product__30_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_1__0_n_0\,
      I1 => Q(4),
      I2 => \tmp_product__0_carry__1_0\(5),
      I3 => \tmp_product__0_carry__1_n_6\,
      I4 => \tmp_product__0_carry__1_0\(6),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_5__0_n_0\
    );
\tmp_product__30_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_2__0_n_0\,
      I1 => Q(4),
      I2 => \tmp_product__0_carry__1_0\(4),
      I3 => \tmp_product__0_carry__1_n_7\,
      I4 => \tmp_product__0_carry__1_0\(5),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_6__0_n_0\
    );
\tmp_product__30_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_3__0_n_0\,
      I1 => Q(4),
      I2 => \tmp_product__0_carry__1_0\(3),
      I3 => \tmp_product__0_carry__0_n_4\,
      I4 => \tmp_product__0_carry__1_0\(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_7__0_n_0\
    );
\tmp_product__30_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_4__0_n_0\,
      I1 => Q(4),
      I2 => \tmp_product__0_carry__1_0\(2),
      I3 => \tmp_product__0_carry__0_n_5\,
      I4 => \tmp_product__0_carry__1_0\(3),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_8__0_n_0\
    );
\tmp_product__30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__30_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => B(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__30_carry__1_i_1__0_n_0\
    );
\tmp_product__30_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__0_carry__1_0\(7),
      I2 => \tmp_product__30_carry__1_i_2_n_0\,
      O => \tmp_product__30_carry__1_i_1__0_n_0\
    );
\tmp_product__30_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E0CF3EE11CC33"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__0_carry__1_n_6\,
      I2 => \tmp_product__0_carry__1_0\(5),
      I3 => \tmp_product__0_carry__1_n_5\,
      I4 => \tmp_product__0_carry__1_0\(6),
      I5 => Q(4),
      O => \tmp_product__30_carry__1_i_2_n_0\
    );
\tmp_product__30_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__30_carry_i_1__0_n_0\
    );
\tmp_product__30_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__30_carry_i_2__0_n_0\
    );
\tmp_product__30_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FBFB040B0404FBF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => Q(4),
      I3 => \tmp_product__0_carry__1_0\(1),
      I4 => \tmp_product__0_carry__0_n_6\,
      I5 => \tmp_product__30_carry_i_6__0_n_0\,
      O => \tmp_product__30_carry_i_3__0_n_0\
    );
\tmp_product__30_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_0\(1),
      O => \tmp_product__30_carry_i_4__0_n_0\
    );
\tmp_product__30_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => \tmp_product__0_carry__1_0\(0),
      O => \tmp_product__30_carry_i_5__0_n_0\
    );
\tmp_product__30_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(2),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_12_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m131_reg_3223 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln380_reg_3243 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_12_1_1 is
  signal \tmp_product__0_carry__0_i_10__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__24_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__28_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__28_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => D(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__28_n_0\,
      S(2) => \tmp_product__0_carry_i_5__28_n_0\,
      S(1) => \tmp_product__0_carry_i_6__28_n_0\,
      S(0) => \tmp_product__0_carry_i_7__27_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__25_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__25_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__23_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__23_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__25_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__22_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__20_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__17_n_0\
    );
\tmp_product__0_carry__0_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m131_reg_3223(3),
      I2 => m131_reg_3223(2),
      I3 => m131_reg_3223(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_10__11_n_0\
    );
\tmp_product__0_carry__0_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m131_reg_3223(2),
      I2 => m131_reg_3223(1),
      I3 => m131_reg_3223(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_11__10_n_0\
    );
\tmp_product__0_carry__0_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m131_reg_3223(1),
      I2 => m131_reg_3223(0),
      I3 => trunc_ln380_reg_3243(2),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_12__3_n_0\
    );
\tmp_product__0_carry__0_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => m131_reg_3223(1),
      I5 => m131_reg_3223(3),
      O => \tmp_product__0_carry__0_i_1__25_n_0\
    );
\tmp_product__0_carry__0_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => m131_reg_3223(0),
      I5 => m131_reg_3223(2),
      O => \tmp_product__0_carry__0_i_2__25_n_0\
    );
\tmp_product__0_carry__0_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m131_reg_3223(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => trunc_ln380_reg_3243(2),
      I5 => m131_reg_3223(1),
      O => \tmp_product__0_carry__0_i_3__23_n_0\
    );
\tmp_product__0_carry__0_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln380_reg_3243(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => trunc_ln380_reg_3243(1),
      I5 => m131_reg_3223(0),
      O => \tmp_product__0_carry__0_i_4__23_n_0\
    );
\tmp_product__0_carry__0_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__25_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__14_n_0\,
      O => \tmp_product__0_carry__0_i_5__25_n_0\
    );
\tmp_product__0_carry__0_i_6__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__25_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__11_n_0\,
      O => \tmp_product__0_carry__0_i_6__22_n_0\
    );
\tmp_product__0_carry__0_i_7__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__23_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__10_n_0\,
      O => \tmp_product__0_carry__0_i_7__20_n_0\
    );
\tmp_product__0_carry__0_i_8__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__23_n_0\,
      I1 => \tmp_product__0_carry__0_i_12__3_n_0\,
      O => \tmp_product__0_carry__0_i_8__17_n_0\
    );
\tmp_product__0_carry__0_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m131_reg_3223(4),
      I2 => m131_reg_3223(3),
      I3 => m131_reg_3223(2),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_9__14_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3) => \tmp_product__0_carry__1_n_4\,
      O(2) => \tmp_product__0_carry__1_n_5\,
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m131_reg_3223(0),
      I2 => trunc_ln380_reg_3243(2),
      I3 => trunc_ln380_reg_3243(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__24_n_0\
    );
\tmp_product__0_carry_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln380_reg_3243(1),
      I2 => Q(2),
      I3 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry_i_2__28_n_0\
    );
\tmp_product__0_carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln380_reg_3243(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__28_n_0\
    );
\tmp_product__0_carry_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__24_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln380_reg_3243(0),
      I4 => trunc_ln380_reg_3243(1),
      O => \tmp_product__0_carry_i_4__28_n_0\
    );
\tmp_product__0_carry_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => Q(2),
      I2 => trunc_ln380_reg_3243(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln380_reg_3243(2),
      O => \tmp_product__0_carry_i_5__28_n_0\
    );
\tmp_product__0_carry_i_6__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln380_reg_3243(1),
      I2 => Q(1),
      I3 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry_i_6__28_n_0\
    );
\tmp_product__0_carry_i_7__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__27_n_0\
    );
\tmp_product__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__33_carry_n_0\,
      CO(2) => \tmp_product__33_carry_n_1\,
      CO(1) => \tmp_product__33_carry_n_2\,
      CO(0) => \tmp_product__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__33_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(5 downto 2),
      S(3) => \tmp_product__33_carry_i_3__1_n_0\,
      S(2) => \tmp_product__33_carry_i_4__1_n_0\,
      S(1) => \tmp_product__33_carry_i_5__1_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry_n_0\,
      CO(3) => \tmp_product__33_carry__0_n_0\,
      CO(2) => \tmp_product__33_carry__0_n_1\,
      CO(1) => \tmp_product__33_carry__0_n_2\,
      CO(0) => \tmp_product__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product__33_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product__33_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product__33_carry__0_i_4__1_n_0\,
      O(3 downto 0) => D(9 downto 6),
      S(3) => \tmp_product__33_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product__33_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product__33_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product__33_carry__0_i_8__1_n_0\
    );
\tmp_product__33_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => m131_reg_3223(1),
      I2 => \tmp_product__0_carry__1_n_7\,
      I3 => Q(3),
      I4 => m131_reg_3223(2),
      O => \tmp_product__33_carry__0_i_1__1_n_0\
    );
\tmp_product__33_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => m131_reg_3223(0),
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => Q(3),
      I4 => m131_reg_3223(1),
      O => \tmp_product__33_carry__0_i_2__1_n_0\
    );
\tmp_product__33_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln380_reg_3243(2),
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => Q(3),
      I4 => m131_reg_3223(0),
      O => \tmp_product__33_carry__0_i_3__1_n_0\
    );
\tmp_product__33_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7707070"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln380_reg_3243(1),
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => Q(3),
      I4 => trunc_ln380_reg_3243(2),
      O => \tmp_product__33_carry__0_i_4__1_n_0\
    );
\tmp_product__33_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__33_carry__0_i_1__1_n_0\,
      I1 => Q(4),
      I2 => m131_reg_3223(2),
      I3 => \tmp_product__0_carry__1_n_6\,
      I4 => m131_reg_3223(3),
      I5 => Q(3),
      O => \tmp_product__33_carry__0_i_5__1_n_0\
    );
\tmp_product__33_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__33_carry__0_i_2__1_n_0\,
      I1 => Q(4),
      I2 => m131_reg_3223(1),
      I3 => \tmp_product__0_carry__1_n_7\,
      I4 => m131_reg_3223(2),
      I5 => Q(3),
      O => \tmp_product__33_carry__0_i_6__1_n_0\
    );
\tmp_product__33_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__33_carry__0_i_3__1_n_0\,
      I1 => Q(4),
      I2 => m131_reg_3223(0),
      I3 => \tmp_product__0_carry__0_n_4\,
      I4 => m131_reg_3223(1),
      I5 => Q(3),
      O => \tmp_product__33_carry__0_i_7__1_n_0\
    );
\tmp_product__33_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__33_carry__0_i_4__1_n_0\,
      I1 => Q(4),
      I2 => trunc_ln380_reg_3243(2),
      I3 => \tmp_product__0_carry__0_n_5\,
      I4 => m131_reg_3223(0),
      I5 => Q(3),
      O => \tmp_product__33_carry__0_i_8__1_n_0\
    );
\tmp_product__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__33_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__33_carry__1_i_1__1_n_0\,
      O(3 downto 2) => \NLW_tmp_product__33_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__33_carry__1_i_2_n_0\,
      S(0) => \tmp_product__33_carry__1_i_3_n_0\
    );
\tmp_product__33_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => Q(3),
      I1 => m131_reg_3223(4),
      I2 => \tmp_product__0_carry__1_n_5\,
      I3 => m131_reg_3223(3),
      I4 => Q(4),
      O => \tmp_product__33_carry__1_i_1__1_n_0\
    );
\tmp_product__33_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F878787780F0F0F"
    )
        port map (
      I0 => m131_reg_3223(4),
      I1 => Q(3),
      I2 => \tmp_product__33_carry__1_i_4_n_0\,
      I3 => Q(4),
      I4 => m131_reg_3223(3),
      I5 => \tmp_product__0_carry__1_n_5\,
      O => \tmp_product__33_carry__1_i_2_n_0\
    );
\tmp_product__33_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A556A"
    )
        port map (
      I0 => \tmp_product__33_carry__1_i_1__1_n_0\,
      I1 => m131_reg_3223(3),
      I2 => Q(3),
      I3 => \tmp_product__0_carry__1_n_6\,
      I4 => m131_reg_3223(2),
      I5 => Q(4),
      O => \tmp_product__33_carry__1_i_3_n_0\
    );
\tmp_product__33_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => Q(3),
      I1 => m131_reg_3223(5),
      I2 => \tmp_product__0_carry__1_n_4\,
      I3 => m131_reg_3223(4),
      I4 => Q(4),
      O => \tmp_product__33_carry__1_i_4_n_0\
    );
\tmp_product__33_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln380_reg_3243(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_1__1_n_0\
    );
\tmp_product__33_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln380_reg_3243(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_2__1_n_0\
    );
\tmp_product__33_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FBFB040B0404FBF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => trunc_ln380_reg_3243(0),
      I2 => Q(4),
      I3 => trunc_ln380_reg_3243(1),
      I4 => \tmp_product__0_carry__0_n_6\,
      I5 => \tmp_product__33_carry_i_6__1_n_0\,
      O => \tmp_product__33_carry_i_3__1_n_0\
    );
\tmp_product__33_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => trunc_ln380_reg_3243(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => trunc_ln380_reg_3243(1),
      O => \tmp_product__33_carry_i_4__1_n_0\
    );
\tmp_product__33_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => trunc_ln380_reg_3243(0),
      O => \tmp_product__33_carry_i_5__1_n_0\
    );
\tmp_product__33_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln380_reg_3243(2),
      I1 => Q(3),
      O => \tmp_product__33_carry_i_6__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_6s_13_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln370_reg_3141_reg[4]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln370_reg_3141_reg[1]\ : out STD_LOGIC;
    \mul_ln370_reg_3141_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln370_reg_3141_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_product_i_17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product_i_15__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_6s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_6s_13_1_1 is
  signal \tmp_product_i_19__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_20_n_0 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(10),
      A(28) => tmp_product_0(10),
      A(27) => tmp_product_0(10),
      A(26) => tmp_product_0(10),
      A(25) => tmp_product_0(10),
      A(24) => tmp_product_0(10),
      A(23) => tmp_product_0(10),
      A(22) => tmp_product_0(10),
      A(21) => tmp_product_0(10),
      A(20) => tmp_product_0(10),
      A(19) => tmp_product_0(10),
      A(18) => tmp_product_0(10),
      A(17) => tmp_product_0(10),
      A(16) => tmp_product_0(10),
      A(15) => tmp_product_0(10),
      A(14) => tmp_product_0(10),
      A(13) => tmp_product_0(10),
      A(12) => tmp_product_0(10),
      A(11) => tmp_product_0(10),
      A(10 downto 0) => tmp_product_0(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6) => B(5),
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_product_P_UNCONNECTED(47 downto 17),
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(3),
      I1 => tmp_product_i_17(0),
      I2 => tmp_product_i_17(1),
      I3 => \tmp_product_i_15__0_0\(1),
      I4 => tmp_product_i_17(2),
      I5 => \tmp_product_i_15__0_0\(2),
      O => DI(0)
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_19__0_n_0\,
      I1 => tmp_product_i_17(0),
      I2 => tmp_product_i_20_n_0,
      O => S(0)
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(1),
      I1 => tmp_product_i_17(2),
      O => \mul_ln370_reg_3141_reg[1]\
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(5),
      I1 => \tmp_product_i_15__0_0\(4),
      I2 => tmp_product_i_17(2),
      I3 => \tmp_product_i_15__0_0\(2),
      I4 => tmp_product_i_17(1),
      I5 => \tmp_product_i_15__0_0\(3),
      O => \tmp_product_i_19__0_n_0\
    );
tmp_product_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(4),
      I1 => tmp_product_i_17(2),
      I2 => \tmp_product_i_15__0_0\(2),
      I3 => tmp_product_i_17(1),
      I4 => \tmp_product_i_15__0_0\(3),
      O => tmp_product_i_20_n_0
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(4),
      I1 => tmp_product_i_17(0),
      I2 => tmp_product_i_17(1),
      I3 => \tmp_product_i_15__0_0\(3),
      I4 => tmp_product_i_17(2),
      I5 => \tmp_product_i_15__0_0\(2),
      O => \mul_ln370_reg_3141_reg[4]\
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(1),
      I1 => tmp_product_i_17(3),
      O => \mul_ln370_reg_3141_reg[1]_0\(0)
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(2),
      I1 => tmp_product_i_17(3),
      I2 => tmp_product_i_17(5),
      I3 => \tmp_product_i_15__0_0\(0),
      I4 => \tmp_product_i_15__0_0\(1),
      I5 => tmp_product_i_17(4),
      O => \mul_ln370_reg_3141_reg[2]\(1)
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__0_0\(0),
      I1 => tmp_product_i_17(3),
      O => \mul_ln370_reg_3141_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_7s_11_1_1 is
  port (
    out_data_11 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_7s_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_7s_11_1_1 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(10),
      A(28) => tmp_product_0(10),
      A(27) => tmp_product_0(10),
      A(26) => tmp_product_0(10),
      A(25) => tmp_product_0(10),
      A(24) => tmp_product_0(10),
      A(23) => tmp_product_0(10),
      A(22) => tmp_product_0(10),
      A(21) => tmp_product_0(10),
      A(20) => tmp_product_0(10),
      A(19) => tmp_product_0(10),
      A(18) => tmp_product_0(10),
      A(17) => tmp_product_0(10),
      A(16) => tmp_product_0(10),
      A(15) => tmp_product_0(10),
      A(14) => tmp_product_0(10),
      A(13) => tmp_product_0(10),
      A(12) => tmp_product_0(10),
      A(11) => tmp_product_0(10),
      A(10 downto 0) => tmp_product_0(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(6),
      B(16) => P(6),
      B(15) => P(6),
      B(14) => P(6),
      B(13) => P(6),
      B(12) => P(6),
      B(11) => P(6),
      B(10) => P(6),
      B(9) => P(6),
      B(8) => P(6),
      B(7) => P(6),
      B(6 downto 0) => P(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10 downto 0) => out_data_11(10 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12ns_2s_13_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    in_data_22 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12ns_2s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12ns_2s_13_1_1 is
  signal \tmp_product__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__37_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__0_carry_i_2_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => A(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__0_n_0\,
      S(2) => \tmp_product__0_carry_i_5__0_n_0\,
      S(1) => \tmp_product__0_carry_i_6__0_n_0\,
      S(0) => \tmp_product__0_carry_i_7__37_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__0_n_0\,
      O(3 downto 0) => A(7 downto 4),
      S(3) => \tmp_product__0_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__0_n_0\
    );
\tmp_product__0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry__0_i_1__0_n_0\
    );
\tmp_product__0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(5),
      I2 => Q(6),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry__0_i_2__0_n_0\
    );
\tmp_product__0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry__0_i_3__0_n_0\
    );
\tmp_product__0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry__0_i_4__0_n_0\
    );
\tmp_product__0_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(6),
      I1 => in_data_22(0),
      I2 => Q(8),
      I3 => Q(7),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry__0_i_5__0_n_0\
    );
\tmp_product__0_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(5),
      I1 => in_data_22(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry__0_i_6__0_n_0\
    );
\tmp_product__0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(4),
      I1 => in_data_22(0),
      I2 => Q(6),
      I3 => Q(5),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry__0_i_7__0_n_0\
    );
\tmp_product__0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(3),
      I1 => in_data_22(0),
      I2 => Q(5),
      I3 => Q(4),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry__0_i_8__0_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => A(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry_i_1__0_n_0\
    );
\tmp_product__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_data_22(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => in_data_22(0),
      O => \tmp_product__0_carry_i_2_n_0\
    );
\tmp_product__0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => Q(1),
      I1 => in_data_22(0),
      I2 => in_data_22(1),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_3__0_n_0\
    );
\tmp_product__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(2),
      I1 => in_data_22(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry_i_4__0_n_0\
    );
\tmp_product__0_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"843FF33F"
    )
        port map (
      I0 => Q(1),
      I1 => in_data_22(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry_i_5__0_n_0\
    );
\tmp_product__0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D6AC0C0"
    )
        port map (
      I0 => Q(0),
      I1 => in_data_22(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => in_data_22(1),
      O => \tmp_product__0_carry_i_6__0_n_0\
    );
\tmp_product__0_carry_i_7__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => in_data_22(0),
      I2 => in_data_22(1),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_7__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_10s_14_1_1 is
  port (
    out_data_12 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \m83_reg_2852_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_10s_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_10s_14_1_1 is
  signal \^m83_reg_2852_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  \m83_reg_2852_reg[0]\(0) <= \^m83_reg_2852_reg[0]\(0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(11),
      A(28) => P(11),
      A(27) => P(11),
      A(26) => P(11),
      A(25) => P(11),
      A(24) => P(11),
      A(23) => P(11),
      A(22) => P(11),
      A(21) => P(11),
      A(20) => P(11),
      A(19) => P(11),
      A(18) => P(11),
      A(17) => P(11),
      A(16) => P(11),
      A(15) => P(11),
      A(14) => P(11),
      A(13) => P(11),
      A(12) => P(11),
      A(11 downto 0) => P(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9 downto 2) => B(7 downto 0),
      B(1) => \^m83_reg_2852_reg[0]\(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp_product_P_UNCONNECTED(47 downto 22),
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13 downto 0) => out_data_12(13 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_1(4),
      I1 => tmp_product_0(1),
      O => DI(2)
    );
\tmp_product__0_carry__0_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => tmp_product_0(1),
      I1 => tmp_product_1(3),
      I2 => tmp_product_0(0),
      I3 => tmp_product_1(4),
      O => DI(1)
    );
\tmp_product__0_carry__0_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => tmp_product_0(1),
      I1 => tmp_product_1(1),
      I2 => tmp_product_0(0),
      I3 => tmp_product_1(2),
      O => DI(0)
    );
\tmp_product__0_carry__0_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => tmp_product_1(3),
      I1 => tmp_product_0(0),
      I2 => tmp_product_0(1),
      I3 => tmp_product_1(4),
      O => S(2)
    );
\tmp_product__0_carry__0_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93539F9F"
    )
        port map (
      I0 => tmp_product_1(4),
      I1 => tmp_product_1(3),
      I2 => tmp_product_0(0),
      I3 => tmp_product_1(2),
      I4 => tmp_product_0(1),
      O => S(1)
    );
\tmp_product__0_carry__0_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"903FCF3F"
    )
        port map (
      I0 => tmp_product_1(1),
      I1 => tmp_product_1(3),
      I2 => tmp_product_0(0),
      I3 => tmp_product_1(2),
      I4 => tmp_product_0(1),
      O => S(0)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_1(0),
      I1 => tmp_product_0(0),
      O => \^m83_reg_2852_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_11s_15_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_11s_15_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_11s_15_1_1 is
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(11),
      A(28) => tmp_product_0(11),
      A(27) => tmp_product_0(11),
      A(26) => tmp_product_0(11),
      A(25) => tmp_product_0(11),
      A(24) => tmp_product_0(11),
      A(23) => tmp_product_0(11),
      A(22) => tmp_product_0(11),
      A(21) => tmp_product_0(11),
      A(20) => tmp_product_0(11),
      A(19) => tmp_product_0(11),
      A(18) => tmp_product_0(11),
      A(17) => tmp_product_0(11),
      A(16) => tmp_product_0(11),
      A(15) => tmp_product_0(11),
      A(14) => tmp_product_0(11),
      A(13) => tmp_product_0(11),
      A(12) => tmp_product_0(11),
      A(11 downto 0) => tmp_product_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_tmp_product_P_UNCONNECTED(47 downto 23),
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1 is
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(11),
      A(28) => tmp_product_1(11),
      A(27) => tmp_product_1(11),
      A(26) => tmp_product_1(11),
      A(25) => tmp_product_1(11),
      A(24) => tmp_product_1(11),
      A(23) => tmp_product_1(11),
      A(22) => tmp_product_1(11),
      A(21) => tmp_product_1(11),
      A(20) => tmp_product_1(11),
      A(19) => tmp_product_1(11),
      A(18) => tmp_product_1(11),
      A(17) => tmp_product_1(11),
      A(16) => tmp_product_1(11),
      A(15) => tmp_product_1(11),
      A(14) => tmp_product_1(11),
      A(13) => tmp_product_1(11),
      A(12) => tmp_product_1(11),
      A(11 downto 0) => tmp_product_1(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(11),
      B(16) => tmp_product_0(11),
      B(15) => tmp_product_0(11),
      B(14) => tmp_product_0(11),
      B(13) => tmp_product_0(11),
      B(12) => tmp_product_0(11),
      B(11 downto 0) => tmp_product_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_tmp_product_P_UNCONNECTED(47 downto 24),
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1_2 : entity is "case_1_mul_12s_12s_12_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1_2 is
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(11),
      B(16) => tmp_product_0(11),
      B(15) => tmp_product_0(11),
      B(14) => tmp_product_0(11),
      B(13) => tmp_product_0(11),
      B(12) => tmp_product_0(11),
      B(11 downto 0) => tmp_product_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_tmp_product_P_UNCONNECTED(47 downto 24),
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_13_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_13_1_1 is
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(11),
      A(28) => tmp_product_1(11),
      A(27) => tmp_product_1(11),
      A(26) => tmp_product_1(11),
      A(25) => tmp_product_1(11),
      A(24) => tmp_product_1(11),
      A(23) => tmp_product_1(11),
      A(22) => tmp_product_1(11),
      A(21) => tmp_product_1(11),
      A(20) => tmp_product_1(11),
      A(19) => tmp_product_1(11),
      A(18) => tmp_product_1(11),
      A(17) => tmp_product_1(11),
      A(16) => tmp_product_1(11),
      A(15) => tmp_product_1(11),
      A(14) => tmp_product_1(11),
      A(13) => tmp_product_1(11),
      A(12) => tmp_product_1(11),
      A(11 downto 0) => tmp_product_1(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(11),
      B(16) => tmp_product_0(11),
      B(15) => tmp_product_0(11),
      B(14) => tmp_product_0(11),
      B(13) => tmp_product_0(11),
      B(12) => tmp_product_0(11),
      B(11 downto 0) => tmp_product_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_tmp_product_P_UNCONNECTED(47 downto 24),
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_24_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_24_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_24_1_1 is
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(11),
      A(28) => tmp_product_0(11),
      A(27) => tmp_product_0(11),
      A(26) => tmp_product_0(11),
      A(25) => tmp_product_0(11),
      A(24) => tmp_product_0(11),
      A(23) => tmp_product_0(11),
      A(22) => tmp_product_0(11),
      A(21) => tmp_product_0(11),
      A(20) => tmp_product_0(11),
      A(19) => tmp_product_0(11),
      A(18) => tmp_product_0(11),
      A(17) => tmp_product_0(11),
      A(16) => tmp_product_0(11),
      A(15) => tmp_product_0(11),
      A(14) => tmp_product_0(11),
      A(13) => tmp_product_0(11),
      A(12) => tmp_product_0(11),
      A(11 downto 0) => tmp_product_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_tmp_product_P_UNCONNECTED(47 downto 24),
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_12_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    trunc_ln320_reg_2958 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_12_1_1 is
  signal \tmp_product__0_carry__0_i_10__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__12_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__12_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__12_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => B(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__12_n_0\,
      S(2) => \tmp_product__0_carry_i_5__12_n_0\,
      S(1) => \tmp_product__0_carry_i_6__12_n_0\,
      S(0) => \tmp_product__0_carry_i_7__11_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__12_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__12_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__7_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__2_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__11_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__12_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__12_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__9_n_0\
    );
\tmp_product__0_carry__0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(5),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(4),
      O => \tmp_product__0_carry__0_i_10__5_n_0\
    );
\tmp_product__0_carry__0_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(2),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_11__5_n_0\
    );
\tmp_product__0_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(5),
      I1 => Q(0),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(3),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(4),
      O => \tmp_product__0_carry__0_i_12__0_n_0\
    );
\tmp_product__0_carry__0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(6),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(5),
      O => \tmp_product__0_carry__0_i_1__12_n_0\
    );
\tmp_product__0_carry__0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(5),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(3),
      O => \tmp_product__0_carry__0_i_2__12_n_0\
    );
\tmp_product__0_carry__0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(2),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(3),
      O => \tmp_product__0_carry__0_i_3__7_n_0\
    );
\tmp_product__0_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(2),
      I4 => trunc_ln320_reg_2958(1),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_4__2_n_0\
    );
\tmp_product__0_carry__0_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__12_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__8_n_0\,
      O => \tmp_product__0_carry__0_i_5__11_n_0\
    );
\tmp_product__0_carry__0_i_6__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__12_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__5_n_0\,
      O => \tmp_product__0_carry__0_i_6__12_n_0\
    );
\tmp_product__0_carry__0_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => trunc_ln320_reg_2958(3),
      I1 => \tmp_product__0_carry__0_i_11__5_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => trunc_ln320_reg_2958(4),
      I5 => \tmp_product__0_carry__0_i_12__0_n_0\,
      O => \tmp_product__0_carry__0_i_7__12_n_0\
    );
\tmp_product__0_carry__0_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__2_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__5_n_0\,
      I2 => trunc_ln320_reg_2958(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln320_reg_2958(4),
      O => \tmp_product__0_carry__0_i_8__9_n_0\
    );
\tmp_product__0_carry__0_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(6),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(5),
      O => \tmp_product__0_carry__0_i_9__8_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__1_i_1__2_n_0\,
      DI(1) => \tmp_product__0_carry__1_i_2__1_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_3__1_n_0\,
      O(3) => \tmp_product__0_carry__1_n_4\,
      O(2) => \tmp_product__0_carry__1_n_5\,
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3) => \tmp_product__0_carry__1_i_4__0_n_0\,
      S(2) => \tmp_product__0_carry__1_i_5__1_n_0\,
      S(1) => \tmp_product__0_carry__1_i_6__0_n_0\,
      S(0) => \tmp_product__0_carry__1_i_7__0_n_0\
    );
\tmp_product__0_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(8),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(7),
      O => \tmp_product__0_carry__1_i_10__0_n_0\
    );
\tmp_product__0_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(7),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(6),
      O => \tmp_product__0_carry__1_i_11__0_n_0\
    );
\tmp_product__0_carry__1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(9),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(7),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(8),
      O => \tmp_product__0_carry__1_i_1__2_n_0\
    );
\tmp_product__0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(8),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(6),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(7),
      O => \tmp_product__0_carry__1_i_2__1_n_0\
    );
\tmp_product__0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(7),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(5),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(6),
      O => \tmp_product__0_carry__1_i_3__1_n_0\
    );
\tmp_product__0_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__1_0\(1),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__1_i_8_n_0\,
      O => \tmp_product__0_carry__1_i_4__0_n_0\
    );
\tmp_product__0_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_1__2_n_0\,
      I1 => \tmp_product__0_carry__1_i_9__0_n_0\,
      O => \tmp_product__0_carry__1_i_5__1_n_0\
    );
\tmp_product__0_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_2__1_n_0\,
      I1 => \tmp_product__0_carry__1_i_10__0_n_0\,
      O => \tmp_product__0_carry__1_i_6__0_n_0\
    );
\tmp_product__0_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_3__1_n_0\,
      I1 => \tmp_product__0_carry__1_i_11__0_n_0\,
      O => \tmp_product__0_carry__1_i_7__0_n_0\
    );
\tmp_product__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(8),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(9),
      O => \tmp_product__0_carry__1_i_8_n_0\
    );
\tmp_product__0_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__1_0\(0),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(9),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(8),
      O => \tmp_product__0_carry__1_i_9__0_n_0\
    );
\tmp_product__0_carry_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln320_reg_2958(3),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(1),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(2),
      O => \tmp_product__0_carry_i_1__12_n_0\
    );
\tmp_product__0_carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln320_reg_2958(1),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(0),
      O => \tmp_product__0_carry_i_2__12_n_0\
    );
\tmp_product__0_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__12_n_0\
    );
\tmp_product__0_carry_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__12_n_0\,
      I1 => Q(1),
      I2 => trunc_ln320_reg_2958(0),
      I3 => trunc_ln320_reg_2958(1),
      I4 => Q(2),
      O => \tmp_product__0_carry_i_4__12_n_0\
    );
\tmp_product__0_carry_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(2),
      I2 => trunc_ln320_reg_2958(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln320_reg_2958(2),
      O => \tmp_product__0_carry_i_5__12_n_0\
    );
\tmp_product__0_carry_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln320_reg_2958(1),
      I2 => Q(1),
      I3 => trunc_ln320_reg_2958(0),
      O => \tmp_product__0_carry_i_6__12_n_0\
    );
\tmp_product__0_carry_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__11_n_0\
    );
\tmp_product__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__33_carry_n_0\,
      CO(2) => \tmp_product__33_carry_n_1\,
      CO(1) => \tmp_product__33_carry_n_2\,
      CO(0) => \tmp_product__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry_i_1_n_0\,
      DI(2) => \tmp_product__33_carry_i_2_n_0\,
      DI(1) => \tmp_product__33_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => B(6 downto 3),
      S(3) => \tmp_product__33_carry_i_4_n_0\,
      S(2) => \tmp_product__33_carry_i_5_n_0\,
      S(1) => \tmp_product__33_carry_i_6_n_0\,
      S(0) => \tmp_product__33_carry_i_7_n_0\
    );
\tmp_product__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry_n_0\,
      CO(3) => \tmp_product__33_carry__0_n_0\,
      CO(2) => \tmp_product__33_carry__0_n_1\,
      CO(1) => \tmp_product__33_carry__0_n_2\,
      CO(0) => \tmp_product__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__33_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__33_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__33_carry__0_i_4_n_0\,
      O(3 downto 0) => B(10 downto 7),
      S(3) => \tmp_product__33_carry__0_i_5_n_0\,
      S(2) => \tmp_product__33_carry__0_i_6_n_0\,
      S(1) => \tmp_product__33_carry__0_i_7_n_0\,
      S(0) => \tmp_product__33_carry__0_i_8_n_0\
    );
\tmp_product__33_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(6),
      I2 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__33_carry__0_i_1_n_0\
    );
\tmp_product__33_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(5),
      I2 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__33_carry__0_i_2_n_0\
    );
\tmp_product__33_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(4),
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__33_carry__0_i_3_n_0\
    );
\tmp_product__33_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(3),
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__33_carry__0_i_4_n_0\
    );
\tmp_product__33_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DA2A25D5"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_6\,
      I1 => trunc_ln320_reg_2958(6),
      I2 => Q(3),
      I3 => trunc_ln320_reg_2958(7),
      I4 => \tmp_product__0_carry__1_n_5\,
      O => \tmp_product__33_carry__0_i_5_n_0\
    );
\tmp_product__33_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_7\,
      I1 => trunc_ln320_reg_2958(5),
      I2 => trunc_ln320_reg_2958(6),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__33_carry__0_i_6_n_0\
    );
\tmp_product__33_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => trunc_ln320_reg_2958(4),
      I2 => trunc_ln320_reg_2958(5),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__33_carry__0_i_7_n_0\
    );
\tmp_product__33_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => trunc_ln320_reg_2958(3),
      I2 => trunc_ln320_reg_2958(4),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__33_carry__0_i_8_n_0\
    );
\tmp_product__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__33_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => B(11),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__33_carry__1_i_1_n_0\
    );
\tmp_product__33_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D55D2AA"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_5\,
      I1 => trunc_ln320_reg_2958(7),
      I2 => trunc_ln320_reg_2958(8),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_4\,
      O => \tmp_product__33_carry__1_i_1_n_0\
    );
\tmp_product__33_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(2),
      I2 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__33_carry_i_1_n_0\
    );
\tmp_product__33_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(1),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_2_n_0\
    );
\tmp_product__33_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(0),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__33_carry_i_3_n_0\
    );
\tmp_product__33_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => trunc_ln320_reg_2958(2),
      I2 => trunc_ln320_reg_2958(3),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__33_carry_i_4_n_0\
    );
\tmp_product__33_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => trunc_ln320_reg_2958(1),
      I2 => trunc_ln320_reg_2958(2),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__33_carry_i_5_n_0\
    );
\tmp_product__33_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BFFB400"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => trunc_ln320_reg_2958(0),
      I2 => trunc_ln320_reg_2958(1),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_6_n_0\
    );
\tmp_product__33_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln320_reg_2958(0),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__33_carry_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_13_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_13_1_1 is
  signal \tmp_product__0_carry__0_i_10__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__33_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__33_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__33_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__13_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__13_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__13_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => A(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__13_n_0\,
      S(2) => \tmp_product__0_carry_i_5__13_n_0\,
      S(1) => \tmp_product__0_carry_i_6__13_n_0\,
      S(0) => \tmp_product__0_carry_i_7__12_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__11_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__11_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__6_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__3_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__12_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__13_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__13_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__10_n_0\
    );
\tmp_product__0_carry__0_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => P(5),
      I4 => Q(2),
      I5 => P(4),
      O => \tmp_product__0_carry__0_i_10__6_n_0\
    );
\tmp_product__0_carry__0_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => P(4),
      I4 => Q(2),
      I5 => P(3),
      O => \tmp_product__0_carry__0_i_11__6_n_0\
    );
\tmp_product__0_carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(2),
      I4 => Q(1),
      I5 => P(3),
      O => \tmp_product__0_carry__0_i_12__1_n_0\
    );
\tmp_product__0_carry__0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(6),
      I1 => Q(0),
      I2 => P(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(5),
      O => \tmp_product__0_carry__0_i_1__11_n_0\
    );
\tmp_product__0_carry__0_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(5),
      I1 => Q(0),
      I2 => P(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(4),
      O => \tmp_product__0_carry__0_i_2__11_n_0\
    );
\tmp_product__0_carry__0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => P(4),
      I1 => Q(0),
      I2 => P(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(2),
      O => \tmp_product__0_carry__0_i_3__6_n_0\
    );
\tmp_product__0_carry__0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => P(1),
      I2 => P(2),
      I3 => Q(1),
      I4 => P(3),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_4__3_n_0\
    );
\tmp_product__0_carry__0_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__11_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__7_n_0\,
      O => \tmp_product__0_carry__0_i_5__12_n_0\
    );
\tmp_product__0_carry__0_i_6__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__11_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__6_n_0\,
      O => \tmp_product__0_carry__0_i_6__13_n_0\
    );
\tmp_product__0_carry__0_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__6_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__6_n_0\,
      O => \tmp_product__0_carry__0_i_7__13_n_0\
    );
\tmp_product__0_carry__0_i_8__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__3_n_0\,
      I1 => \tmp_product__0_carry__0_i_12__1_n_0\,
      O => \tmp_product__0_carry__0_i_8__10_n_0\
    );
\tmp_product__0_carry__0_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => P(6),
      I4 => Q(2),
      I5 => P(5),
      O => \tmp_product__0_carry__0_i_9__7_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__1_i_1__1_n_0\,
      DI(1) => \tmp_product__0_carry__1_i_2__0_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_3__0_n_0\,
      O(3) => \tmp_product__0_carry__1_n_4\,
      O(2) => \tmp_product__0_carry__1_n_5\,
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3) => \tmp_product__0_carry__1_i_4__1_n_0\,
      S(2) => \tmp_product__0_carry__1_i_5__2_n_0\,
      S(1) => \tmp_product__0_carry__1_i_6__1_n_0\,
      S(0) => \tmp_product__0_carry__1_i_7__1_n_0\
    );
\tmp_product__0_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => P(8),
      I4 => Q(2),
      I5 => P(7),
      O => \tmp_product__0_carry__1_i_10_n_0\
    );
\tmp_product__0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => P(7),
      I4 => Q(2),
      I5 => P(6),
      O => \tmp_product__0_carry__1_i_11_n_0\
    );
\tmp_product__0_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(9),
      I1 => Q(0),
      I2 => P(7),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(8),
      O => \tmp_product__0_carry__1_i_1__1_n_0\
    );
\tmp_product__0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(8),
      I1 => Q(0),
      I2 => P(6),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(7),
      O => \tmp_product__0_carry__1_i_2__0_n_0\
    );
\tmp_product__0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(7),
      I1 => Q(0),
      I2 => P(5),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(6),
      O => \tmp_product__0_carry__1_i_3__0_n_0\
    );
\tmp_product__0_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => P(11),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__1_i_8__0_n_0\,
      O => \tmp_product__0_carry__1_i_4__1_n_0\
    );
\tmp_product__0_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_1__1_n_0\,
      I1 => \tmp_product__0_carry__1_i_9_n_0\,
      O => \tmp_product__0_carry__1_i_5__2_n_0\
    );
\tmp_product__0_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_2__0_n_0\,
      I1 => \tmp_product__0_carry__1_i_10_n_0\,
      O => \tmp_product__0_carry__1_i_6__1_n_0\
    );
\tmp_product__0_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__1_i_3__0_n_0\,
      I1 => \tmp_product__0_carry__1_i_11_n_0\,
      O => \tmp_product__0_carry__1_i_7__1_n_0\
    );
\tmp_product__0_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => Q(0),
      I1 => P(10),
      I2 => Q(2),
      I3 => P(8),
      I4 => Q(1),
      I5 => P(9),
      O => \tmp_product__0_carry__1_i_8__0_n_0\
    );
\tmp_product__0_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => P(10),
      I2 => Q(1),
      I3 => P(9),
      I4 => Q(2),
      I5 => P(8),
      O => \tmp_product__0_carry__1_i_9_n_0\
    );
\tmp_product__0_carry_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => P(3),
      I2 => P(2),
      I3 => Q(1),
      I4 => P(1),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_1__13_n_0\
    );
\tmp_product__0_carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(1),
      I1 => Q(1),
      I2 => P(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__13_n_0\
    );
\tmp_product__0_carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(1),
      O => \tmp_product__0_carry_i_3__13_n_0\
    );
\tmp_product__0_carry_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__13_n_0\,
      I1 => P(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => P(1),
      O => \tmp_product__0_carry_i_4__13_n_0\
    );
\tmp_product__0_carry_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => P(0),
      I2 => Q(1),
      I3 => P(1),
      I4 => Q(0),
      I5 => P(2),
      O => \tmp_product__0_carry_i_5__13_n_0\
    );
\tmp_product__0_carry_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(1),
      I1 => Q(0),
      I2 => P(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__13_n_0\
    );
\tmp_product__0_carry_i_7__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(0),
      O => \tmp_product__0_carry_i_7__12_n_0\
    );
\tmp_product__33_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__33_carry_n_0\,
      CO(2) => \tmp_product__33_carry_n_1\,
      CO(1) => \tmp_product__33_carry_n_2\,
      CO(0) => \tmp_product__33_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__33_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__33_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => A(6 downto 3),
      S(3) => \tmp_product__33_carry_i_4__0_n_0\,
      S(2) => \tmp_product__33_carry_i_5__0_n_0\,
      S(1) => \tmp_product__33_carry_i_6__0_n_0\,
      S(0) => \tmp_product__33_carry_i_7__0_n_0\
    );
\tmp_product__33_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry_n_0\,
      CO(3) => \tmp_product__33_carry__0_n_0\,
      CO(2) => \tmp_product__33_carry__0_n_1\,
      CO(1) => \tmp_product__33_carry__0_n_2\,
      CO(0) => \tmp_product__33_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__33_carry__0_i_1__0_n_0\,
      DI(2) => \tmp_product__33_carry__0_i_2__0_n_0\,
      DI(1) => \tmp_product__33_carry__0_i_3__0_n_0\,
      DI(0) => \tmp_product__33_carry__0_i_4__0_n_0\,
      O(3 downto 0) => A(10 downto 7),
      S(3) => \tmp_product__33_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product__33_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product__33_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product__33_carry__0_i_8__0_n_0\
    );
\tmp_product__33_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => P(6),
      I2 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__33_carry__0_i_1__0_n_0\
    );
\tmp_product__33_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => P(5),
      I2 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__33_carry__0_i_2__0_n_0\
    );
\tmp_product__33_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => P(4),
      I2 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__33_carry__0_i_3__0_n_0\
    );
\tmp_product__33_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => P(3),
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__33_carry__0_i_4__0_n_0\
    );
\tmp_product__33_carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DA2A25D5"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_6\,
      I1 => P(6),
      I2 => Q(3),
      I3 => P(7),
      I4 => \tmp_product__0_carry__1_n_5\,
      O => \tmp_product__33_carry__0_i_5__0_n_0\
    );
\tmp_product__33_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_7\,
      I1 => P(5),
      I2 => P(6),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__33_carry__0_i_6__0_n_0\
    );
\tmp_product__33_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => P(4),
      I2 => P(5),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__33_carry__0_i_7__0_n_0\
    );
\tmp_product__33_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => P(3),
      I2 => P(4),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__33_carry__0_i_8__0_n_0\
    );
\tmp_product__33_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__33_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__33_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__33_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => A(11),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__33_carry__1_i_1__0_n_0\
    );
\tmp_product__33_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D55D2AA"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_5\,
      I1 => P(7),
      I2 => P(8),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__1_n_4\,
      O => \tmp_product__33_carry__1_i_1__0_n_0\
    );
\tmp_product__33_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(3),
      I1 => P(2),
      I2 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__33_carry_i_1__0_n_0\
    );
\tmp_product__33_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => P(1),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_2__0_n_0\
    );
\tmp_product__33_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => P(0),
      I1 => Q(3),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__33_carry_i_3__0_n_0\
    );
\tmp_product__33_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => P(2),
      I2 => P(3),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__33_carry_i_4__0_n_0\
    );
\tmp_product__33_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => P(1),
      I2 => P(2),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__33_carry_i_5__0_n_0\
    );
\tmp_product__33_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FBFB040"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => P(0),
      I2 => Q(3),
      I3 => P(1),
      I4 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__33_carry_i_6__0_n_0\
    );
\tmp_product__33_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => P(0),
      I1 => Q(3),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__33_carry_i_7__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_5s_13_1_1 is
  port (
    out_data_16 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m156_reg_3492 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_5s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_5s_13_1_1 is
  signal \tmp_product_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__1_n_0\ : STD_LOGIC;
  signal tmp_product_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal \NLW_tmp_product_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_carry_n_0,
      CO(2) => tmp_product_carry_n_1,
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_carry_i_1__2_n_0\,
      DI(2) => \tmp_product_carry_i_2__2_n_0\,
      DI(1) => \tmp_product_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => out_data_16(3 downto 0),
      S(3) => \tmp_product_carry_i_4__2_n_0\,
      S(2) => \tmp_product_carry_i_5__1_n_0\,
      S(1) => \tmp_product_carry_i_6__1_n_0\,
      S(0) => \tmp_product_carry_i_7__1_n_0\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_carry_n_0,
      CO(3) => \tmp_product_carry__0_n_0\,
      CO(2) => \tmp_product_carry__0_n_1\,
      CO(1) => \tmp_product_carry__0_n_2\,
      CO(0) => \tmp_product_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product_carry__0_i_1__1_n_0\,
      DI(2) => \tmp_product_carry__0_i_2__1_n_0\,
      DI(1) => \tmp_product_carry__0_i_3__1_n_0\,
      DI(0) => \tmp_product_carry__0_i_4__0_n_0\,
      O(3 downto 0) => out_data_16(7 downto 4),
      S(3) => \tmp_product_carry__0_i_5__0_n_0\,
      S(2) => \tmp_product_carry__0_i_6__0_n_0\,
      S(1) => \tmp_product_carry__0_i_7__0_n_0\,
      S(0) => \tmp_product_carry__0_i_8__0_n_0\
    );
\tmp_product_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(5),
      I4 => Q(2),
      I5 => m156_reg_3492(4),
      O => \tmp_product_carry__0_i_10_n_0\
    );
\tmp_product_carry__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m156_reg_3492(2),
      I1 => Q(2),
      O => \tmp_product_carry__0_i_11__1_n_0\
    );
\tmp_product_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(4),
      I4 => Q(2),
      I5 => m156_reg_3492(3),
      O => \tmp_product_carry__0_i_12_n_0\
    );
\tmp_product_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(4),
      I4 => Q(2),
      I5 => m156_reg_3492(5),
      O => \tmp_product_carry__0_i_1__1_n_0\
    );
\tmp_product_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(3),
      I4 => Q(2),
      I5 => m156_reg_3492(4),
      O => \tmp_product_carry__0_i_2__1_n_0\
    );
\tmp_product_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(2),
      I4 => Q(2),
      I5 => m156_reg_3492(3),
      O => \tmp_product_carry__0_i_3__1_n_0\
    );
\tmp_product_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(3),
      I1 => Q(0),
      I2 => m156_reg_3492(2),
      I3 => Q(2),
      I4 => m156_reg_3492(1),
      I5 => Q(1),
      O => \tmp_product_carry__0_i_4__0_n_0\
    );
\tmp_product_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_carry__0_i_1__1_n_0\,
      I1 => \tmp_product_carry__0_i_9_n_0\,
      O => \tmp_product_carry__0_i_5__0_n_0\
    );
\tmp_product_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_carry__0_i_2__1_n_0\,
      I1 => \tmp_product_carry__0_i_10_n_0\,
      O => \tmp_product_carry__0_i_6__0_n_0\
    );
\tmp_product_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => m156_reg_3492(3),
      I1 => \tmp_product_carry__0_i_11__1_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => m156_reg_3492(4),
      I5 => \tmp_product_carry__0_i_12_n_0\,
      O => \tmp_product_carry__0_i_7__0_n_0\
    );
\tmp_product_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4__0_n_0\,
      I1 => \tmp_product_carry__0_i_11__1_n_0\,
      I2 => m156_reg_3492(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => m156_reg_3492(4),
      O => \tmp_product_carry__0_i_8__0_n_0\
    );
\tmp_product_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(6),
      I4 => Q(2),
      I5 => m156_reg_3492(5),
      O => \tmp_product_carry__0_i_9_n_0\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product_carry__1_n_2\,
      CO(0) => \tmp_product_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product_carry__1_i_1_n_0\,
      DI(0) => \tmp_product_carry__1_i_2_n_0\,
      O(3) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_16(10 downto 8),
      S(3) => '0',
      S(2) => \tmp_product_carry__1_i_3_n_0\,
      S(1) => \tmp_product_carry__1_i_4_n_0\,
      S(0) => \tmp_product_carry__1_i_5_n_0\
    );
\tmp_product_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(8),
      I4 => Q(2),
      I5 => m156_reg_3492(7),
      O => \tmp_product_carry__1_i_1_n_0\
    );
\tmp_product_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(5),
      I4 => Q(2),
      I5 => m156_reg_3492(6),
      O => \tmp_product_carry__1_i_2_n_0\
    );
\tmp_product_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_carry__1_i_6_n_0\,
      I1 => Q(0),
      I2 => \tmp_product_carry__1_i_7_n_0\,
      O => \tmp_product_carry__1_i_3_n_0\
    );
\tmp_product_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_carry__1_i_1_n_0\,
      I1 => \tmp_product_carry__1_i_8_n_0\,
      O => \tmp_product_carry__1_i_4_n_0\
    );
\tmp_product_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_carry__1_i_2_n_0\,
      I1 => \tmp_product_carry__1_i_9_n_0\,
      O => \tmp_product_carry__1_i_5_n_0\
    );
\tmp_product_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A9966995595599"
    )
        port map (
      I0 => m156_reg_3492(10),
      I1 => m156_reg_3492(9),
      I2 => Q(2),
      I3 => Q(1),
      I4 => m156_reg_3492(7),
      I5 => m156_reg_3492(8),
      O => \tmp_product_carry__1_i_6_n_0\
    );
\tmp_product_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3635F5F"
    )
        port map (
      I0 => m156_reg_3492(9),
      I1 => Q(2),
      I2 => Q(1),
      I3 => m156_reg_3492(7),
      I4 => m156_reg_3492(8),
      O => \tmp_product_carry__1_i_7_n_0\
    );
\tmp_product_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => m156_reg_3492(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(6),
      I4 => Q(2),
      I5 => m156_reg_3492(7),
      O => \tmp_product_carry__1_i_8_n_0\
    );
\tmp_product_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(7),
      I4 => Q(2),
      I5 => m156_reg_3492(6),
      O => \tmp_product_carry__1_i_9_n_0\
    );
\tmp_product_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => m156_reg_3492(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => m156_reg_3492(0),
      O => \tmp_product_carry_i_1__2_n_0\
    );
\tmp_product_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m156_reg_3492(2),
      I1 => Q(0),
      I2 => m156_reg_3492(0),
      I3 => Q(2),
      O => \tmp_product_carry_i_2__2_n_0\
    );
\tmp_product_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m156_reg_3492(1),
      I1 => Q(0),
      O => \tmp_product_carry_i_3__2_n_0\
    );
\tmp_product_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888F777"
    )
        port map (
      I0 => m156_reg_3492(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => m156_reg_3492(2),
      I4 => tmp_product_carry_i_8_n_0,
      O => \tmp_product_carry_i_4__2_n_0\
    );
\tmp_product_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => m156_reg_3492(0),
      I2 => Q(0),
      I3 => m156_reg_3492(2),
      I4 => Q(1),
      I5 => m156_reg_3492(1),
      O => \tmp_product_carry_i_5__1_n_0\
    );
\tmp_product_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => m156_reg_3492(1),
      I2 => m156_reg_3492(0),
      I3 => Q(1),
      O => \tmp_product_carry_i_6__1_n_0\
    );
\tmp_product_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m156_reg_3492(0),
      I1 => Q(0),
      O => \tmp_product_carry_i_7__1_n_0\
    );
tmp_product_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m156_reg_3492(3),
      I1 => Q(0),
      I2 => m156_reg_3492(2),
      I3 => Q(1),
      I4 => m156_reg_3492(1),
      I5 => Q(2),
      O => tmp_product_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1 is
  port (
    tmp_product_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(11),
      A(28) => P(11),
      A(27) => P(11),
      A(26) => P(11),
      A(25) => P(11),
      A(24) => P(11),
      A(23) => P(11),
      A(22) => P(11),
      A(21) => P(11),
      A(20) => P(11),
      A(19) => P(11),
      A(18) => P(11),
      A(17) => P(11),
      A(16) => P(11),
      A(15) => P(11),
      A(14) => P(11),
      A(13) => P(11),
      A(12) => P(11),
      A(11 downto 0) => P(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_1(5),
      B(16) => tmp_product_1(5),
      B(15) => tmp_product_1(5),
      B(14) => tmp_product_1(5),
      B(13) => tmp_product_1(5),
      B(12) => tmp_product_1(5),
      B(11) => tmp_product_1(5),
      B(10) => tmp_product_1(5),
      B(9) => tmp_product_1(5),
      B(8) => tmp_product_1(5),
      B(7) => tmp_product_1(5),
      B(6) => tmp_product_1(5),
      B(5 downto 0) => tmp_product_1(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => tmp_product_0(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1_3 is
  port (
    out_data_9 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln324_reg_3052 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1_3 : entity is "case_1_mul_12s_6s_12_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1_3 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product__0_carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__17_n_0\ : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  DI(0) <= \^di\(0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(11),
      A(28) => tmp_product_0(11),
      A(27) => tmp_product_0(11),
      A(26) => tmp_product_0(11),
      A(25) => tmp_product_0(11),
      A(24) => tmp_product_0(11),
      A(23) => tmp_product_0(11),
      A(22) => tmp_product_0(11),
      A(21) => tmp_product_0(11),
      A(20) => tmp_product_0(11),
      A(19) => tmp_product_0(11),
      A(18) => tmp_product_0(11),
      A(17) => tmp_product_0(11),
      A(16) => tmp_product_0(11),
      A(15) => tmp_product_0(11),
      A(14) => tmp_product_0(11),
      A(13) => tmp_product_0(11),
      A(12) => tmp_product_0(11),
      A(11 downto 0) => tmp_product_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6) => B(5),
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => out_data_9(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(1),
      I1 => trunc_ln324_reg_3052(1),
      I2 => trunc_ln324_reg_3052(2),
      I3 => \tmp_product__0_carry__0\(0),
      I4 => trunc_ln324_reg_3052(0),
      I5 => \tmp_product__0_carry__0\(2),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(0),
      I1 => trunc_ln324_reg_3052(4),
      I2 => \tmp_product__0_carry__0_i_4__19_n_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96665AAA6999A555"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__0\(1),
      I2 => \tmp_product__0_carry__0\(2),
      I3 => trunc_ln324_reg_3052(1),
      I4 => trunc_ln324_reg_3052(2),
      I5 => \tmp_product__0_carry__0_i_5__17_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A8FCF0F807FFFFF"
    )
        port map (
      I0 => trunc_ln324_reg_3052(1),
      I1 => \tmp_product__0_carry__0\(0),
      I2 => trunc_ln324_reg_3052(3),
      I3 => trunc_ln324_reg_3052(2),
      I4 => \tmp_product__0_carry__0\(2),
      I5 => \tmp_product__0_carry__0\(1),
      O => \tmp_product__0_carry__0_i_4__19_n_0\
    );
\tmp_product__0_carry__0_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln324_reg_3052(3),
      I1 => \tmp_product__0_carry__0\(0),
      O => \tmp_product__0_carry__0_i_5__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_16_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_product__0_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_16_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product__0_carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__18_n_0\ : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  DI(0) <= \^di\(0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(11),
      A(28) => tmp_product_0(11),
      A(27) => tmp_product_0(11),
      A(26) => tmp_product_0(11),
      A(25) => tmp_product_0(11),
      A(24) => tmp_product_0(11),
      A(23) => tmp_product_0(11),
      A(22) => tmp_product_0(11),
      A(21) => tmp_product_0(11),
      A(20) => tmp_product_0(11),
      A(19) => tmp_product_0(11),
      A(18) => tmp_product_0(11),
      A(17) => tmp_product_0(11),
      A(16) => tmp_product_0(11),
      A(15) => tmp_product_0(11),
      A(14) => tmp_product_0(11),
      A(13) => tmp_product_0(11),
      A(12) => tmp_product_0(11),
      A(11 downto 0) => tmp_product_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6) => B(5),
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(1),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \tmp_product__0_carry__0_0\(2),
      I3 => \tmp_product__0_carry__0\(0),
      I4 => \tmp_product__0_carry__0_0\(0),
      I5 => \tmp_product__0_carry__0\(2),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0\(0),
      I1 => \tmp_product__0_carry__0_0\(4),
      I2 => \tmp_product__0_carry__0_i_4__18_n_0\,
      O => S(1)
    );
\tmp_product__0_carry__0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96665AAA6999A555"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__0\(1),
      I2 => \tmp_product__0_carry__0\(2),
      I3 => \tmp_product__0_carry__0_0\(1),
      I4 => \tmp_product__0_carry__0_0\(2),
      I5 => \tmp_product__0_carry__0_i_5__18_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A8FCF0F807FFFFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => \tmp_product__0_carry__0\(0),
      I2 => \tmp_product__0_carry__0_0\(3),
      I3 => \tmp_product__0_carry__0_0\(2),
      I4 => \tmp_product__0_carry__0\(2),
      I5 => \tmp_product__0_carry__0\(1),
      O => \tmp_product__0_carry__0_i_4__18_n_0\
    );
\tmp_product__0_carry__0_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(3),
      I1 => \tmp_product__0_carry__0\(0),
      O => \tmp_product__0_carry__0_i_5__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_8s_20_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_product_i_35__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product_i_35__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_8s_20_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_8s_20_1_1 is
  signal \tmp_product_i_42__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_43__0_n_0\ : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(11),
      A(28) => tmp_product_0(11),
      A(27) => tmp_product_0(11),
      A(26) => tmp_product_0(11),
      A(25) => tmp_product_0(11),
      A(24) => tmp_product_0(11),
      A(23) => tmp_product_0(11),
      A(22) => tmp_product_0(11),
      A(21) => tmp_product_0(11),
      A(20) => tmp_product_0(11),
      A(19) => tmp_product_0(11),
      A(18) => tmp_product_0(11),
      A(17) => tmp_product_0(11),
      A(16) => tmp_product_0(11),
      A(15) => tmp_product_0(11),
      A(14) => tmp_product_0(11),
      A(13) => tmp_product_0(11),
      A(12) => tmp_product_0(11),
      A(11 downto 0) => tmp_product_0(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_tmp_product_P_UNCONNECTED(47 downto 20),
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_42__0_n_0\,
      I1 => \tmp_product_i_35__0_0\(0),
      I2 => \tmp_product_i_43__0_n_0\,
      O => S(0)
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9A5A5AA66A66AA"
    )
        port map (
      I0 => \tmp_product_i_35__0_1\(3),
      I1 => \tmp_product_i_35__0_1\(2),
      I2 => \tmp_product_i_35__0_0\(2),
      I3 => \tmp_product_i_35__0_0\(1),
      I4 => \tmp_product_i_35__0_1\(0),
      I5 => \tmp_product_i_35__0_1\(1),
      O => \tmp_product_i_42__0_n_0\
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => \tmp_product_i_35__0_1\(2),
      I1 => \tmp_product_i_35__0_0\(2),
      I2 => \tmp_product_i_35__0_0\(1),
      I3 => \tmp_product_i_35__0_1\(0),
      I4 => \tmp_product_i_35__0_1\(1),
      O => \tmp_product_i_43__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_10s_15_1_1 is
  port (
    out_data_21 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_2 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_10s_15_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_10s_15_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product_i_10__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_11__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_12__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_13__4_n_0\ : STD_LOGIC;
  signal \tmp_product_i_14__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_1__4_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__4_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__4_n_5\ : STD_LOGIC;
  signal \tmp_product_i_1__4_n_6\ : STD_LOGIC;
  signal \tmp_product_i_1__4_n_7\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_1\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_6\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_7\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_1\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_6\ : STD_LOGIC;
  signal \tmp_product_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_9__2_n_0\ : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(0) <= \^d\(0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(8),
      A(28) => tmp_product_1(8),
      A(27) => tmp_product_1(8),
      A(26) => tmp_product_1(8),
      A(25) => tmp_product_1(8),
      A(24) => tmp_product_1(8),
      A(23) => tmp_product_1(8),
      A(22) => tmp_product_1(8),
      A(21) => tmp_product_1(8),
      A(20) => tmp_product_1(8),
      A(19) => tmp_product_1(8),
      A(18) => tmp_product_1(8),
      A(17) => tmp_product_1(8),
      A(16) => tmp_product_1(8),
      A(15) => tmp_product_1(8),
      A(14) => tmp_product_1(8),
      A(13) => tmp_product_1(8),
      A(12) => tmp_product_1(8),
      A(11) => tmp_product_1(8),
      A(10) => tmp_product_1(8),
      A(9) => tmp_product_1(8),
      A(8 downto 0) => tmp_product_1(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_product_i_1__4_n_5\,
      B(16) => \tmp_product_i_1__4_n_5\,
      B(15) => \tmp_product_i_1__4_n_5\,
      B(14) => \tmp_product_i_1__4_n_5\,
      B(13) => \tmp_product_i_1__4_n_5\,
      B(12) => \tmp_product_i_1__4_n_5\,
      B(11) => \tmp_product_i_1__4_n_6\,
      B(10) => \tmp_product_i_1__4_n_7\,
      B(9) => \tmp_product_i_2__1_n_4\,
      B(8) => \tmp_product_i_2__1_n_5\,
      B(7) => \tmp_product_i_2__1_n_6\,
      B(6) => \tmp_product_i_2__1_n_7\,
      B(5) => \tmp_product_i_3__1_n_4\,
      B(4) => \tmp_product_i_3__1_n_5\,
      B(3) => \tmp_product_i_3__1_n_6\,
      B(2) => \^d\(0),
      B(1 downto 0) => P(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => Q(0),
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24) => tmp_product_0(8),
      D(23) => tmp_product_0(8),
      D(22) => tmp_product_0(8),
      D(21) => tmp_product_0(8),
      D(20) => tmp_product_0(8),
      D(19) => tmp_product_0(8),
      D(18) => tmp_product_0(8),
      D(17) => tmp_product_0(8),
      D(16) => tmp_product_0(8),
      D(15) => tmp_product_0(8),
      D(14) => tmp_product_0(8),
      D(13) => tmp_product_0(8),
      D(12) => tmp_product_0(8),
      D(11) => tmp_product_0(8),
      D(10) => tmp_product_0(8),
      D(9) => tmp_product_0(8),
      D(8 downto 0) => tmp_product_0(8 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_tmp_product_P_UNCONNECTED(47 downto 23),
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14 downto 0) => out_data_21(14 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => tmp_product_2(4),
      O => \tmp_product_i_10__2_n_0\
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => tmp_product_2(3),
      O => \tmp_product_i_11__2_n_0\
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => tmp_product_2(2),
      O => \tmp_product_i_12__1_n_0\
    );
\tmp_product_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => tmp_product_2(1),
      O => \tmp_product_i_13__4_n_0\
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => tmp_product_2(0),
      O => \tmp_product_i_14__1_n_0\
    );
\tmp_product_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_tmp_product_i_1__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product_i_1__4_n_2\,
      CO(0) => \tmp_product_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => P(10 downto 9),
      O(3) => \NLW_tmp_product_i_1__4_O_UNCONNECTED\(3),
      O(2) => \tmp_product_i_1__4_n_5\,
      O(1) => \tmp_product_i_1__4_n_6\,
      O(0) => \tmp_product_i_1__4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product_i_4__5_n_0\,
      S(0) => \tmp_product_i_5__3_n_0\
    );
\tmp_product_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__1_n_0\,
      CO(3) => \tmp_product_i_2__1_n_0\,
      CO(2) => \tmp_product_i_2__1_n_1\,
      CO(1) => \tmp_product_i_2__1_n_2\,
      CO(0) => \tmp_product_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => P(8),
      DI(2) => \tmp_product_i_6__2_n_0\,
      DI(1) => tmp_product_2(5),
      DI(0) => P(6),
      O(3) => \tmp_product_i_2__1_n_4\,
      O(2) => \tmp_product_i_2__1_n_5\,
      O(1) => \tmp_product_i_2__1_n_6\,
      O(0) => \tmp_product_i_2__1_n_7\,
      S(3) => \tmp_product_i_7__4_n_0\,
      S(2) => \tmp_product_i_8__2_n_0\,
      S(1) => \tmp_product_i_9__2_n_0\,
      S(0) => \tmp_product_i_10__2_n_0\
    );
\tmp_product_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_3__1_n_0\,
      CO(2) => \tmp_product_i_3__1_n_1\,
      CO(1) => \tmp_product_i_3__1_n_2\,
      CO(0) => \tmp_product_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => P(5 downto 2),
      O(3) => \tmp_product_i_3__1_n_4\,
      O(2) => \tmp_product_i_3__1_n_5\,
      O(1) => \tmp_product_i_3__1_n_6\,
      O(0) => \^d\(0),
      S(3) => \tmp_product_i_11__2_n_0\,
      S(2) => \tmp_product_i_12__1_n_0\,
      S(1) => \tmp_product_i_13__4_n_0\,
      S(0) => \tmp_product_i_14__1_n_0\
    );
\tmp_product_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(10),
      I1 => P(11),
      O => \tmp_product_i_4__5_n_0\
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(9),
      I1 => P(10),
      O => \tmp_product_i_5__3_n_0\
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_2(5),
      O => \tmp_product_i_6__2_n_0\
    );
\tmp_product_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(8),
      I1 => P(9),
      O => \tmp_product_i_7__4_n_0\
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_2(5),
      I1 => P(8),
      O => \tmp_product_i_8__2_n_0\
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_2(5),
      I1 => P(7),
      O => \tmp_product_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_11s_13_1_1 is
  port (
    out_data_27 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_11s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_11s_13_1_1 is
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(12),
      A(28) => tmp_product_0(12),
      A(27) => tmp_product_0(12),
      A(26) => tmp_product_0(12),
      A(25) => tmp_product_0(12),
      A(24) => tmp_product_0(12),
      A(23) => tmp_product_0(12),
      A(22) => tmp_product_0(12),
      A(21) => tmp_product_0(12),
      A(20) => tmp_product_0(12),
      A(19) => tmp_product_0(12),
      A(18) => tmp_product_0(12),
      A(17) => tmp_product_0(12),
      A(16) => tmp_product_0(12),
      A(15) => tmp_product_0(12),
      A(14) => tmp_product_0(12),
      A(13) => tmp_product_0(12),
      A(12 downto 0) => tmp_product_0(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(10),
      B(16) => P(10),
      B(15) => P(10),
      B(14) => P(10),
      B(13) => P(10),
      B(12) => P(10),
      B(11) => P(10),
      B(10 downto 0) => P(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_tmp_product_P_UNCONNECTED(47 downto 24),
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => out_data_27(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_12s_13_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_12s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_12s_13_1_1 is
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(12),
      A(28) => tmp_product_1(12),
      A(27) => tmp_product_1(12),
      A(26) => tmp_product_1(12),
      A(25) => tmp_product_1(12),
      A(24) => tmp_product_1(12),
      A(23) => tmp_product_1(12),
      A(22) => tmp_product_1(12),
      A(21) => tmp_product_1(12),
      A(20) => tmp_product_1(12),
      A(19) => tmp_product_1(12),
      A(18) => tmp_product_1(12),
      A(17) => tmp_product_1(12),
      A(16) => tmp_product_1(12),
      A(15) => tmp_product_1(12),
      A(14) => tmp_product_1(12),
      A(13) => tmp_product_1(12),
      A(12 downto 0) => tmp_product_1(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(11),
      B(16) => tmp_product_0(11),
      B(15) => tmp_product_0(11),
      B(14) => tmp_product_0(11),
      B(13) => tmp_product_0(11),
      B(12) => tmp_product_0(11),
      B(11 downto 0) => tmp_product_0(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_13s_13_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_13s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_13s_13_1_1 is
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(12),
      A(28) => tmp_product_1(12),
      A(27) => tmp_product_1(12),
      A(26) => tmp_product_1(12),
      A(25) => tmp_product_1(12),
      A(24) => tmp_product_1(12),
      A(23) => tmp_product_1(12),
      A(22) => tmp_product_1(12),
      A(21) => tmp_product_1(12),
      A(20) => tmp_product_1(12),
      A(19) => tmp_product_1(12),
      A(18) => tmp_product_1(12),
      A(17) => tmp_product_1(12),
      A(16) => tmp_product_1(12),
      A(15) => tmp_product_1(12),
      A(14) => tmp_product_1(12),
      A(13) => tmp_product_1(12),
      A(12 downto 0) => tmp_product_1(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(12),
      B(16) => tmp_product_0(12),
      B(15) => tmp_product_0(12),
      B(14) => tmp_product_0(12),
      B(13) => tmp_product_0(12),
      B(12 downto 0) => tmp_product_0(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_tmp_product_P_UNCONNECTED(47 downto 26),
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => P(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_7s_13_1_1 is
  port (
    out_data_15 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln379_1_reg_3298_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln379_reg_3328_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \tmp_product_i_28__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product_i_17_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_7s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_7s_13_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_product_i_22_n_0 : STD_LOGIC;
  signal \tmp_product_i_23__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal \tmp_product_i_25__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_32__0_n_0\ : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_24 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_product_i_25__0\ : label is "soft_lutpair18";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(12),
      A(28) => P(12),
      A(27) => P(12),
      A(26) => P(12),
      A(25) => P(12),
      A(24) => P(12),
      A(23) => P(12),
      A(22) => P(12),
      A(21) => P(12),
      A(20) => P(12),
      A(19) => P(12),
      A(18) => P(12),
      A(17) => P(12),
      A(16) => P(12),
      A(15) => P(12),
      A(14) => P(12),
      A(13) => P(12),
      A(12 downto 0) => P(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(6),
      B(16) => B(6),
      B(15) => B(6),
      B(14) => B(6),
      B(13) => B(6),
      B(12) => B(6),
      B(11) => B(6),
      B(10) => B(6),
      B(9) => B(6),
      B(8) => B(6),
      B(7) => B(6),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_tmp_product_P_UNCONNECTED(47 downto 20),
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 0) => out_data_15(12 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(2),
      I1 => tmp_product_i_17_0(2),
      I2 => \tmp_product_i_28__0_0\(1),
      I3 => tmp_product_i_17_0(3),
      I4 => \tmp_product_i_28__0_0\(0),
      I5 => tmp_product_i_17_0(4),
      O => \^di\(1)
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(2),
      I1 => tmp_product_i_17_0(1),
      I2 => \tmp_product_i_28__0_0\(1),
      I3 => tmp_product_i_17_0(2),
      I4 => \tmp_product_i_28__0_0\(0),
      I5 => tmp_product_i_17_0(3),
      O => \^di\(0)
    );
tmp_product_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F7F7F78F080808"
    )
        port map (
      I0 => tmp_product_i_17_0(5),
      I1 => \tmp_product_i_28__0_0\(0),
      I2 => tmp_product_i_22_n_0,
      I3 => tmp_product_i_17_0(3),
      I4 => \tmp_product_i_28__0_0\(2),
      I5 => \tmp_product_i_23__0_n_0\,
      O => S(2)
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \tmp_product_i_28__0_0\(1),
      I2 => tmp_product_i_17_0(4),
      I3 => tmp_product_i_24_n_0,
      I4 => tmp_product_i_17_0(5),
      I5 => \tmp_product_i_28__0_0\(0),
      O => S(1)
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product_i_28__0_0\(1),
      I2 => tmp_product_i_17_0(3),
      I3 => \tmp_product_i_25__0_n_0\,
      I4 => tmp_product_i_17_0(4),
      I5 => \tmp_product_i_28__0_0\(0),
      O => S(0)
    );
tmp_product_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_product_i_17_0(4),
      I1 => \tmp_product_i_28__0_0\(1),
      O => tmp_product_i_22_n_0
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(0),
      I1 => tmp_product_i_17_0(6),
      I2 => tmp_product_i_17_0(4),
      I3 => \tmp_product_i_28__0_0\(2),
      I4 => tmp_product_i_17_0(5),
      I5 => \tmp_product_i_28__0_0\(1),
      O => \tmp_product_i_23__0_n_0\
    );
tmp_product_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_product_i_17_0(3),
      I1 => \tmp_product_i_28__0_0\(2),
      O => tmp_product_i_24_n_0
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_product_i_17_0(2),
      I1 => \tmp_product_i_28__0_0\(2),
      O => \tmp_product_i_25__0_n_0\
    );
tmp_product_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(3),
      I1 => tmp_product_i_17_0(1),
      O => \trunc_ln379_1_reg_3298_reg[3]\(0)
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \tmp_product_i_32__0_n_0\,
      I1 => tmp_product_i_17_0(1),
      I2 => \tmp_product_i_28__0_0\(4),
      I3 => tmp_product_i_17_0(0),
      I4 => \tmp_product_i_28__0_0\(5),
      O => \trunc_ln379_reg_3328_reg[1]\(3)
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_product_i_17_0(0),
      I1 => \tmp_product_i_28__0_0\(5),
      I2 => tmp_product_i_17_0(1),
      I3 => \tmp_product_i_28__0_0\(4),
      I4 => \tmp_product_i_28__0_0\(3),
      I5 => tmp_product_i_17_0(2),
      O => \trunc_ln379_reg_3328_reg[1]\(2)
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(3),
      I1 => tmp_product_i_17_0(1),
      I2 => \tmp_product_i_28__0_0\(4),
      I3 => tmp_product_i_17_0(0),
      O => \trunc_ln379_reg_3328_reg[1]\(1)
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_i_17_0(0),
      I1 => \tmp_product_i_28__0_0\(3),
      O => \trunc_ln379_reg_3328_reg[1]\(0)
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_i_28__0_0\(3),
      I1 => tmp_product_i_17_0(3),
      I2 => tmp_product_i_17_0(1),
      I3 => \tmp_product_i_28__0_0\(5),
      I4 => tmp_product_i_17_0(2),
      I5 => \tmp_product_i_28__0_0\(4),
      O => \tmp_product_i_32__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_9s_16_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \in_data_11[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    in_data_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_9s_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_9s_16_1_1 is
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15) => A(12),
      A(14) => A(12),
      A(13) => A(12),
      A(12 downto 0) => A(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(8),
      B(16) => tmp_product_0(8),
      B(15) => tmp_product_0(8),
      B(14) => tmp_product_0(8),
      B(13) => tmp_product_0(8),
      B(12) => tmp_product_0(8),
      B(11) => tmp_product_0(8),
      B(10) => tmp_product_0(8),
      B(9) => tmp_product_0(8),
      B(8 downto 0) => tmp_product_0(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp_product_P_UNCONNECTED(47 downto 22),
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13 downto 0) => P(13 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
tmp_product_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_11(0),
      I1 => in_data_8(0),
      O => \in_data_11[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_13s_14_1_1 is
  port (
    out_data_17 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_13s_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_13s_14_1_1 is
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(13),
      A(28) => tmp_product_0(13),
      A(27) => tmp_product_0(13),
      A(26) => tmp_product_0(13),
      A(25) => tmp_product_0(13),
      A(24) => tmp_product_0(13),
      A(23) => tmp_product_0(13),
      A(22) => tmp_product_0(13),
      A(21) => tmp_product_0(13),
      A(20) => tmp_product_0(13),
      A(19) => tmp_product_0(13),
      A(18) => tmp_product_0(13),
      A(17) => tmp_product_0(13),
      A(16) => tmp_product_0(13),
      A(15) => tmp_product_0(13),
      A(14) => tmp_product_0(13),
      A(13 downto 0) => tmp_product_0(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(12),
      B(16) => P(12),
      B(15) => P(12),
      B(14) => P(12),
      B(13) => P(12),
      B(12 downto 0) => P(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_tmp_product_P_UNCONNECTED(47 downto 27),
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13 downto 0) => out_data_17(13 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_8s_14_1_1 is
  port (
    out_data_3 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_product__22_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m70_reg_2836 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_8s_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_8s_14_1_1 is
  signal \tmp_product__22_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(13),
      A(28) => P(13),
      A(27) => P(13),
      A(26) => P(13),
      A(25) => P(13),
      A(24) => P(13),
      A(23) => P(13),
      A(22) => P(13),
      A(21) => P(13),
      A(20) => P(13),
      A(19) => P(13),
      A(18) => P(13),
      A(17) => P(13),
      A(16) => P(13),
      A(15) => P(13),
      A(14) => P(13),
      A(13 downto 0) => P(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp_product_P_UNCONNECTED(47 downto 22),
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13 downto 0) => out_data_3(13 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__22_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => \tmp_product__22_carry__0\(3),
      I2 => \tmp_product__22_carry__0_i_2__0_n_0\,
      O => S(0)
    );
\tmp_product__22_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B7044FF438F33FF"
    )
        port map (
      I0 => \tmp_product__22_carry__0\(0),
      I1 => m70_reg_2836(2),
      I2 => m70_reg_2836(0),
      I3 => \tmp_product__22_carry__0\(1),
      I4 => \tmp_product__22_carry__0\(2),
      I5 => m70_reg_2836(1),
      O => \tmp_product__22_carry__0_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_15s_14s_15_1_1 is
  port (
    out_data_24 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_15s_14s_15_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_15s_14s_15_1_1 is
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(14),
      A(28) => tmp_product_0(14),
      A(27) => tmp_product_0(14),
      A(26) => tmp_product_0(14),
      A(25) => tmp_product_0(14),
      A(24) => tmp_product_0(14),
      A(23) => tmp_product_0(14),
      A(22) => tmp_product_0(14),
      A(21) => tmp_product_0(14),
      A(20) => tmp_product_0(14),
      A(19) => tmp_product_0(14),
      A(18) => tmp_product_0(14),
      A(17) => tmp_product_0(14),
      A(16) => tmp_product_0(14),
      A(15) => tmp_product_0(14),
      A(14 downto 0) => tmp_product_0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(13),
      B(16) => P(13),
      B(15) => P(13),
      B(14) => P(13),
      B(13 downto 0) => P(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_tmp_product_P_UNCONNECTED(47 downto 29),
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14 downto 0) => out_data_24(14 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_16s_16_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in_data_14 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    in_data_24 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_16s_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_16s_16_1_1 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => in_data_24(9),
      A(28) => in_data_24(9),
      A(27) => in_data_24(9),
      A(26) => in_data_24(9),
      A(25) => in_data_24(9),
      A(24) => in_data_24(9),
      A(23) => in_data_24(9),
      A(22) => in_data_24(9),
      A(21) => in_data_24(9),
      A(20) => in_data_24(9),
      A(19) => in_data_24(9),
      A(18) => in_data_24(9),
      A(17) => in_data_24(9),
      A(16) => in_data_24(9),
      A(15) => in_data_24(9),
      A(14) => in_data_24(9),
      A(13) => in_data_24(9),
      A(12) => in_data_24(9),
      A(11) => in_data_24(9),
      A(10) => in_data_24(9),
      A(9 downto 0) => in_data_24(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_14(9),
      B(16) => in_data_14(9),
      B(15) => in_data_14(9),
      B(14) => in_data_14(9),
      B(13) => in_data_14(9),
      B(12) => in_data_14(9),
      B(11) => in_data_14(9),
      B(10) => in_data_14(9),
      B(9 downto 0) => in_data_14(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_tmp_product_P_UNCONNECTED(47 downto 20),
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9 downto 0) => P(9 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_5s_16_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    in_data_20 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_data_16 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_5s_16_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_5s_16_1_1 is
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => in_data_16(8),
      A(28) => in_data_16(8),
      A(27) => in_data_16(8),
      A(26) => in_data_16(8),
      A(25) => in_data_16(8),
      A(24) => in_data_16(8),
      A(23) => in_data_16(8),
      A(22) => in_data_16(8),
      A(21) => in_data_16(8),
      A(20) => in_data_16(8),
      A(19) => in_data_16(8),
      A(18) => in_data_16(8),
      A(17) => in_data_16(8),
      A(16) => in_data_16(8),
      A(15) => in_data_16(8),
      A(14) => in_data_16(8),
      A(13) => in_data_16(8),
      A(12) => in_data_16(8),
      A(11) => in_data_16(8),
      A(10) => in_data_16(8),
      A(9) => in_data_16(8),
      A(8 downto 0) => in_data_16(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_20(4),
      B(16) => in_data_20(4),
      B(15) => in_data_20(4),
      B(14) => in_data_20(4),
      B(13) => in_data_20(4),
      B(12) => in_data_20(4),
      B(11) => in_data_20(4),
      B(10) => in_data_20(4),
      B(9) => in_data_20(4),
      B(8) => in_data_20(4),
      B(7) => in_data_20(4),
      B(6) => in_data_20(4),
      B(5) => in_data_20(4),
      B(4 downto 0) => in_data_20(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp_product_P_UNCONNECTED(47 downto 14),
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8 downto 0) => P(8 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_2s_2s_2_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_2s_2s_2_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_2s_2s_2_1_1 is
begin
tmp_product: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product_0(1),
      I2 => Q(1),
      I3 => tmp_product_0(0),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_3s_7_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m82_reg_2899_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_3s_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_3s_7_1_1 is
  signal m82_reg_2899_reg_i_10_n_0 : STD_LOGIC;
  signal m82_reg_2899_reg_i_11_n_0 : STD_LOGIC;
  signal m82_reg_2899_reg_i_12_n_0 : STD_LOGIC;
  signal m82_reg_2899_reg_i_13_n_0 : STD_LOGIC;
  signal m82_reg_2899_reg_i_8_n_0 : STD_LOGIC;
  signal m82_reg_2899_reg_i_9_n_0 : STD_LOGIC;
begin
m82_reg_2899_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FEF0FE000E0"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => m82_reg_2899_reg(1),
      I2 => Q(3),
      I3 => m82_reg_2899_reg(2),
      I4 => Q(2),
      I5 => m82_reg_2899_reg_i_8_n_0,
      O => B(6)
    );
m82_reg_2899_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8080EFF00000"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => m82_reg_2899_reg(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => m82_reg_2899_reg(2),
      I5 => Q(1),
      O => m82_reg_2899_reg_i_10_n_0
    );
m82_reg_2899_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD01DD13AA36AA"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => m82_reg_2899_reg(2),
      I4 => Q(1),
      I5 => m82_reg_2899_reg(1),
      O => m82_reg_2899_reg_i_11_n_0
    );
m82_reg_2899_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BF6040B7C0C0C0"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => Q(2),
      I2 => m82_reg_2899_reg(1),
      I3 => Q(0),
      I4 => m82_reg_2899_reg(2),
      I5 => Q(1),
      O => m82_reg_2899_reg_i_12_n_0
    );
m82_reg_2899_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1215CAEA1D6A6A6A"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => Q(2),
      I2 => m82_reg_2899_reg(1),
      I3 => Q(0),
      I4 => m82_reg_2899_reg(2),
      I5 => Q(1),
      O => m82_reg_2899_reg_i_13_n_0
    );
m82_reg_2899_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BBB88888"
    )
        port map (
      I0 => m82_reg_2899_reg_i_9_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => m82_reg_2899_reg(2),
      I5 => Q(1),
      O => B(5)
    );
m82_reg_2899_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => m82_reg_2899_reg_i_10_n_0,
      I1 => m82_reg_2899_reg_i_11_n_0,
      O => B(4),
      S => Q(3)
    );
m82_reg_2899_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => m82_reg_2899_reg_i_12_n_0,
      I1 => m82_reg_2899_reg_i_13_n_0,
      O => B(3),
      S => Q(3)
    );
m82_reg_2899_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => m82_reg_2899_reg(0),
      I2 => m82_reg_2899_reg(2),
      I3 => Q(0),
      I4 => m82_reg_2899_reg(1),
      I5 => Q(1),
      O => B(2)
    );
m82_reg_2899_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m82_reg_2899_reg(0),
      I2 => m82_reg_2899_reg(1),
      I3 => Q(0),
      O => B(1)
    );
m82_reg_2899_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => m82_reg_2899_reg(0),
      O => B(0)
    );
m82_reg_2899_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => Q(0),
      I1 => m82_reg_2899_reg(2),
      I2 => Q(1),
      O => m82_reg_2899_reg_i_8_n_0
    );
m82_reg_2899_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFAAAA"
    )
        port map (
      I0 => m82_reg_2899_reg(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => m82_reg_2899_reg(1),
      I5 => m82_reg_2899_reg(2),
      O => m82_reg_2899_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_4s_4_1_1 is
  port (
    trunc_ln296_2_reg_2773_reg : out STD_LOGIC;
    trunc_ln296_2_reg_2773_reg_0 : out STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_4s_4_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_4s_4_1_1 is
  signal \m66_reg_2831[3]_i_2_n_0\ : STD_LOGIC;
  signal \m66_reg_2831[3]_i_3_n_0\ : STD_LOGIC;
  signal \m66_reg_2831[3]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m66_reg_2831[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \trunc_ln319_reg_2863[1]_i_1\ : label is "soft_lutpair19";
begin
\m66_reg_2831[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69CC66CC96339933"
    )
        port map (
      I0 => P(3),
      I1 => \m66_reg_2831[3]_i_2_n_0\,
      I2 => \m66_reg_2831[3]_i_3_n_0\,
      I3 => Q(0),
      I4 => P(2),
      I5 => \m66_reg_2831[3]_i_4_n_0\,
      O => trunc_ln296_2_reg_2773_reg
    );
\m66_reg_2831[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => P(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => P(2),
      I4 => Q(2),
      I5 => P(1),
      O => \m66_reg_2831[3]_i_2_n_0\
    );
\m66_reg_2831[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => P(1),
      O => \m66_reg_2831[3]_i_3_n_0\
    );
\m66_reg_2831[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8800080008000"
    )
        port map (
      I0 => P(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => P(2),
      I4 => Q(1),
      I5 => P(1),
      O => \m66_reg_2831[3]_i_4_n_0\
    );
\trunc_ln319_reg_2863[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(0),
      I1 => Q(1),
      I2 => P(1),
      I3 => Q(0),
      O => trunc_ln296_2_reg_2773_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_3s_5_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m97_reg_3003_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m93_reg_2989_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m93_reg_2989_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m93_reg_2989_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m93_reg_2989_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m93_reg_2989_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln347_reg_3072 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mul_ln370_reg_3141_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_3s_5_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_3s_5_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m97_reg_3003_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product__0_carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__39_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  DI(0) <= \^di\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  \m97_reg_3003_reg[0]\(0) <= \^m97_reg_3003_reg[0]\(0);
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__39_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__19_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__19_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__19_n_0\,
      S(2) => \tmp_product__0_carry_i_5__19_n_0\,
      S(1) => \tmp_product__0_carry_i_6__19_n_0\,
      S(0) => \tmp_product__0_carry_i_7__18_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \^m97_reg_3003_reg[0]\(0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry__0_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(2),
      I1 => \^o\(1),
      I2 => \^o\(2),
      I3 => \tmp_product__0_carry__0_0\(1),
      I4 => \^o\(0),
      I5 => \tmp_product__0_carry__0_0\(3),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(5),
      I1 => \^o\(0),
      I2 => \tmp_product__0_carry__0_i_4__22_n_0\,
      O => \m93_reg_2989_reg[5]\(1)
    );
\tmp_product__0_carry__0_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__0_0\(2),
      I2 => \^o\(2),
      I3 => \tmp_product__0_carry__0_i_5__19_n_0\,
      I4 => \^o\(0),
      I5 => \tmp_product__0_carry__0_0\(4),
      O => \m93_reg_2989_reg[5]\(0)
    );
\tmp_product__0_carry__0_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A808F7FCFFF0FFF"
    )
        port map (
      I0 => \^o\(0),
      I1 => \tmp_product__0_carry__0_0\(2),
      I2 => \^o\(2),
      I3 => \tmp_product__0_carry__0_0\(3),
      I4 => \^o\(1),
      I5 => \tmp_product__0_carry__0_0\(4),
      O => \tmp_product__0_carry__0_i_4__22_n_0\
    );
\tmp_product__0_carry__0_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(1),
      I1 => \tmp_product__0_carry__0_0\(3),
      O => \tmp_product__0_carry__0_i_5__19_n_0\
    );
\tmp_product__0_carry_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(3),
      I1 => \^o\(0),
      I2 => \^o\(2),
      I3 => \tmp_product__0_carry__0_0\(1),
      I4 => \^o\(1),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \m93_reg_2989_reg[3]\(2)
    );
\tmp_product__0_carry_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln347_reg_3072(0),
      I2 => Q(1),
      I3 => trunc_ln347_reg_3072(1),
      O => \tmp_product__0_carry_i_1__39_n_0\
    );
\tmp_product__0_carry_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_2__19_n_0\
    );
\tmp_product__0_carry_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(1),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \^o\(2),
      I3 => \tmp_product__0_carry__0_0\(0),
      O => \m93_reg_2989_reg[3]\(1)
    );
\tmp_product__0_carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__19_n_0\
    );
\tmp_product__0_carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => \^o\(0),
      O => \m93_reg_2989_reg[3]\(0)
    );
\tmp_product__0_carry_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__39_n_0\,
      I1 => Q(1),
      I2 => trunc_ln347_reg_3072(2),
      I3 => \tmp_product__0_carry_i_8__6_n_0\,
      I4 => trunc_ln347_reg_3072(3),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_4__19_n_0\
    );
\tmp_product__0_carry_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(2),
      I1 => \^o\(0),
      I2 => \tmp_product__0_carry__0_0\(3),
      I3 => \tmp_product__0_carry_i_8__11_n_0\,
      I4 => \^o\(1),
      I5 => \tmp_product__0_carry__0_0\(0),
      O => \m93_reg_2989_reg[2]\(3)
    );
\tmp_product__0_carry_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(2),
      I2 => trunc_ln347_reg_3072(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__0_carry_i_5__19_n_0\
    );
\tmp_product__0_carry_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => \^o\(2),
      I2 => \tmp_product__0_carry__0_0\(1),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \m93_reg_2989_reg[2]\(2)
    );
\tmp_product__0_carry_i_6__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(1),
      I3 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_6__19_n_0\
    );
\tmp_product__0_carry_i_6__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \^o\(1),
      I3 => \tmp_product__0_carry__0_0\(0),
      O => \m93_reg_2989_reg[2]\(1)
    );
\tmp_product__0_carry_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__18_n_0\
    );
\tmp_product__0_carry_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => \^o\(0),
      O => \m93_reg_2989_reg[2]\(0)
    );
\tmp_product__0_carry_i_8__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => \tmp_product__0_carry__0_0\(1),
      O => \tmp_product__0_carry_i_8__11_n_0\
    );
\tmp_product__0_carry_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln347_reg_3072(1),
      O => \tmp_product__0_carry_i_8__6_n_0\
    );
\tmp_product__15_carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln370_reg_3141_reg[5]\(0),
      I1 => \^m97_reg_3003_reg[0]\(0),
      I2 => \tmp_product__0_carry__0_0\(0),
      O => \m93_reg_2989_reg[0]\(0)
    );
\tmp_product__15_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__15_carry_i_5__1_n_0\,
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \^m97_reg_3003_reg[0]\(0),
      I3 => \mul_ln370_reg_3141_reg[5]\(1),
      I4 => \^o\(3),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \m93_reg_2989_reg[1]\(1)
    );
\tmp_product__15_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => \^m97_reg_3003_reg[0]\(0),
      I2 => \mul_ln370_reg_3141_reg[5]\(0),
      I3 => \^o\(3),
      I4 => \tmp_product__0_carry__0_0\(1),
      O => \m93_reg_2989_reg[1]\(0)
    );
\tmp_product__15_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => \^m97_reg_3003_reg[0]\(0),
      I2 => \mul_ln370_reg_3141_reg[5]\(0),
      O => \tmp_product__15_carry_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1 is
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => '0',
      O(3) => NLW_tmp_product_carry_O_UNCONNECTED(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_4 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln404_2_reg_3540_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln404_2_reg_3540_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln404_2_reg_3540_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m156_reg_3492 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \m174_reg_3615_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln404_2_reg_3540 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_4 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_4 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product__0_carry__0_i_2__33_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_7\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__12_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__12_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_3__30\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__16\ : label is "soft_lutpair20";
begin
  O(0) <= \^o\(0);
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__31_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__32_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__32_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1) => \tmp_product__0_carry_n_6\,
      O(0) => \^o\(0),
      S(3) => \tmp_product__0_carry_i_4__32_n_0\,
      S(2) => \tmp_product__0_carry_i_5__32_n_0\,
      S(1) => \tmp_product__0_carry_i_6__32_n_0\,
      S(0) => \tmp_product__0_carry_i_7__31_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__0_carry__0_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__33_n_0\,
      I1 => trunc_ln404_2_reg_3540(0),
      I2 => \tmp_product__0_carry__0_i_3__30_n_0\,
      O => \trunc_ln404_2_reg_3540_reg[0]\(0)
    );
\tmp_product__0_carry__0_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A6A555559959955"
    )
        port map (
      I0 => \tmp_product__12_carry_n_5\,
      I1 => \tmp_product__12_carry_n_6\,
      I2 => \tmp_product__0_carry_n_6\,
      I3 => trunc_ln404_2_reg_3540(1),
      I4 => trunc_ln404_2_reg_3540(2),
      I5 => \tmp_product__12_carry_n_7\,
      O => \tmp_product__0_carry__0_i_2__33_n_0\
    );
\tmp_product__0_carry__0_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"605F5F5F"
    )
        port map (
      I0 => \tmp_product__12_carry_n_6\,
      I1 => \tmp_product__0_carry_n_6\,
      I2 => trunc_ln404_2_reg_3540(1),
      I3 => trunc_ln404_2_reg_3540(2),
      I4 => \tmp_product__12_carry_n_7\,
      O => \tmp_product__0_carry__0_i_3__30_n_0\
    );
\tmp_product__0_carry_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(3),
      I1 => m156_reg_3492(0),
      I2 => m156_reg_3492(1),
      I3 => Q(2),
      I4 => m156_reg_3492(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__31_n_0\
    );
\tmp_product__0_carry_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__12_carry_n_6\,
      I1 => trunc_ln404_2_reg_3540(0),
      I2 => \tmp_product__12_carry_n_7\,
      I3 => trunc_ln404_2_reg_3540(1),
      I4 => trunc_ln404_2_reg_3540(2),
      I5 => \tmp_product__0_carry_n_6\,
      O => DI(2)
    );
\tmp_product__0_carry_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m156_reg_3492(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => m156_reg_3492(2),
      O => \tmp_product__0_carry_i_2__32_n_0\
    );
\tmp_product__0_carry_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln404_2_reg_3540(1),
      I1 => \tmp_product__0_carry_n_6\,
      I2 => \^o\(0),
      I3 => trunc_ln404_2_reg_3540(2),
      O => DI(1)
    );
\tmp_product__0_carry_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => m156_reg_3492(0),
      O => \tmp_product__0_carry_i_3__32_n_0\
    );
\tmp_product__0_carry_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_6\,
      I1 => trunc_ln404_2_reg_3540(0),
      O => DI(0)
    );
\tmp_product__0_carry_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => Q(2),
      I1 => m156_reg_3492(0),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \tmp_product__0_carry_i_8__15_n_0\,
      I5 => m156_reg_3492(1),
      O => \tmp_product__0_carry_i_4__32_n_0\
    );
\tmp_product__0_carry_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => \tmp_product__12_carry_n_7\,
      I1 => trunc_ln404_2_reg_3540(0),
      I2 => \tmp_product__12_carry_n_6\,
      I3 => \^o\(0),
      I4 => \tmp_product__0_carry_i_8__16_n_0\,
      I5 => trunc_ln404_2_reg_3540(1),
      O => \trunc_ln404_2_reg_3540_reg[0]_0\(3)
    );
\tmp_product__0_carry_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m156_reg_3492(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m156_reg_3492(1),
      I4 => m156_reg_3492(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__32_n_0\
    );
\tmp_product__0_carry_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln404_2_reg_3540(2),
      I1 => \^o\(0),
      I2 => \tmp_product__0_carry_n_6\,
      I3 => trunc_ln404_2_reg_3540(1),
      I4 => trunc_ln404_2_reg_3540(0),
      I5 => \tmp_product__12_carry_n_7\,
      O => \trunc_ln404_2_reg_3540_reg[0]_0\(2)
    );
\tmp_product__0_carry_i_6__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m156_reg_3492(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => m156_reg_3492(1),
      O => \tmp_product__0_carry_i_6__32_n_0\
    );
\tmp_product__0_carry_i_6__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln404_2_reg_3540(0),
      I1 => \tmp_product__0_carry_n_6\,
      I2 => \^o\(0),
      I3 => trunc_ln404_2_reg_3540(1),
      O => \trunc_ln404_2_reg_3540_reg[0]_0\(1)
    );
\tmp_product__0_carry_i_7__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m156_reg_3492(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__31_n_0\
    );
\tmp_product__0_carry_i_7__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln404_2_reg_3540(0),
      I1 => \^o\(0),
      O => \trunc_ln404_2_reg_3540_reg[0]_0\(0)
    );
\tmp_product__0_carry_i_8__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m156_reg_3492(2),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_8__15_n_0\
    );
\tmp_product__0_carry_i_8__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln404_2_reg_3540(2),
      I1 => \tmp_product__0_carry_n_6\,
      O => \tmp_product__0_carry_i_8__16_n_0\
    );
\tmp_product__12_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__12_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__12_carry_n_2\,
      CO(0) => \tmp_product__12_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__12_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__12_carry_n_5\,
      O(1) => \tmp_product__12_carry_n_6\,
      O(0) => \tmp_product__12_carry_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__12_carry_i_1__1_n_0\,
      S(1) => \tmp_product__12_carry_i_2__1_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__12_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => m156_reg_3492(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => m156_reg_3492(3),
      O => \tmp_product__12_carry_i_1__1_n_0\
    );
\tmp_product__12_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \m174_reg_3615_reg[4]\(0),
      I1 => \tmp_product__0_carry_n_6\,
      I2 => trunc_ln404_2_reg_3540(3),
      I3 => \^o\(0),
      I4 => trunc_ln404_2_reg_3540(4),
      O => \trunc_ln404_2_reg_3540_reg[3]\(0)
    );
\tmp_product__12_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(0),
      I2 => m156_reg_3492(3),
      O => \tmp_product__12_carry_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_5 is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln404_2_reg_3540_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln404_2_reg_3540_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m174_reg_3615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__12_carry_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m156_reg_3492 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln404_2_reg_3540 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_5 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_5 is
  signal \tmp_product__0_carry__0_i_2__32_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__12_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__12_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => O(1 downto 0),
      S(3 downto 0) => \m174_reg_3615_reg[1]\(3 downto 0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \trunc_ln404_2_reg_3540_reg[0]\(0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__12_carry_i_1__2\(0)
    );
\tmp_product__0_carry__0_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__32_n_0\,
      I1 => m156_reg_3492(0),
      I2 => \tmp_product__0_carry__0_i_3__29_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9565A5A559959955"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => m156_reg_3492(2),
      I3 => m156_reg_3492(1),
      I4 => Q(0),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_2__32_n_0\
    );
\tmp_product__0_carry__0_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53935F5F"
    )
        port map (
      I0 => Q(2),
      I1 => m156_reg_3492(2),
      I2 => m156_reg_3492(1),
      I3 => Q(0),
      I4 => Q(1),
      O => \tmp_product__0_carry__0_i_3__29_n_0\
    );
\tmp_product__12_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__12_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__12_carry_n_2\,
      CO(0) => \tmp_product__12_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__12_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => \trunc_ln404_2_reg_3540_reg[3]\(2 downto 0),
      S(3) => '0',
      S(2) => \m174_reg_3615_reg[4]\(0),
      S(1) => \tmp_product__12_carry_i_2__2_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__12_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => trunc_ln404_2_reg_3540(0),
      I2 => \m174_reg_3615_reg[4]_0\(0),
      O => \tmp_product__12_carry_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_6 is
  port (
    \trunc_ln411_reg_3642_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln411_reg_3642_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_6 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_6 is
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal tmp_product_carry_n_5 : STD_LOGIC;
  signal tmp_product_carry_n_6 : STD_LOGIC;
  signal tmp_product_carry_n_7 : STD_LOGIC;
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => '0',
      O(3) => NLW_tmp_product_carry_O_UNCONNECTED(3),
      O(2) => tmp_product_carry_n_5,
      O(1) => tmp_product_carry_n_6,
      O(0) => tmp_product_carry_n_7,
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product_carry_n_7,
      I2 => Q(0),
      I3 => tmp_product_carry_n_6,
      O => \trunc_ln411_reg_3642_reg[1]\(0)
    );
\tmp_product_carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777D88878887888"
    )
        port map (
      I0 => tmp_product_carry_n_7,
      I1 => Q(2),
      I2 => tmp_product_carry_n_6,
      I3 => Q(1),
      I4 => tmp_product_carry_n_5,
      I5 => Q(0),
      O => \trunc_ln411_reg_3642_reg[2]\(2)
    );
\tmp_product_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product_carry_n_7,
      I2 => Q(0),
      I3 => tmp_product_carry_n_6,
      O => \trunc_ln411_reg_3642_reg[2]\(1)
    );
\tmp_product_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_carry_n_7,
      I1 => Q(0),
      O => \trunc_ln411_reg_3642_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m205_reg_3704_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m205_reg_3704_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln389_reg_3415 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln435_reg_3684 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_7 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_7 is
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m205_reg_3704_reg[4]\(0),
      DI(0) => '0',
      O(3) => NLW_tmp_product_carry_O_UNCONNECTED(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => \m205_reg_3704_reg[4]_0\(2 downto 0)
    );
\tmp_product_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => trunc_ln435_reg_3684(1),
      I2 => trunc_ln389_reg_3415(1),
      I3 => trunc_ln435_reg_3684(0),
      O => DI(0)
    );
\tmp_product_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27777888D8887888"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => trunc_ln435_reg_3684(2),
      I2 => trunc_ln389_reg_3415(1),
      I3 => trunc_ln435_reg_3684(1),
      I4 => trunc_ln435_reg_3684(0),
      I5 => trunc_ln389_reg_3415(2),
      O => S(2)
    );
\tmp_product_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => trunc_ln435_reg_3684(1),
      I2 => trunc_ln389_reg_3415(1),
      I3 => trunc_ln435_reg_3684(0),
      O => S(1)
    );
\tmp_product_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => trunc_ln435_reg_3684(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_8 is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln336_reg_2894_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_data_6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln336_reg_2894 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_6[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_8 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_8 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_product__0_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__12_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__12_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m97_reg_3003[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m97_reg_3003[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_data_6[0]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out_data_6[1]_INST_0\ : label is "soft_lutpair22";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  O(1 downto 0) <= \^o\(1 downto 0);
\m97_reg_3003[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => trunc_ln336_reg_2894(0),
      O => \trunc_ln336_reg_2894_reg[1]\(0)
    );
\m97_reg_3003[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => trunc_ln336_reg_2894(0),
      I2 => \^o\(0),
      I3 => \^o\(1),
      O => \trunc_ln336_reg_2894_reg[1]\(1)
    );
\m97_reg_3003[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A596965A965A965A"
    )
        port map (
      I0 => \^d\(0),
      I1 => trunc_ln336_reg_2894(1),
      I2 => trunc_ln336_reg_2894(2),
      I3 => \^o\(1),
      I4 => trunc_ln336_reg_2894(0),
      I5 => \^o\(0),
      O => \trunc_ln336_reg_2894_reg[1]\(2)
    );
\out_data_6[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_6[2]\(0),
      I1 => \^o\(0),
      O => out_data_6(0)
    );
\out_data_6[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \out_data_6[2]\(1),
      I1 => \^o\(0),
      I2 => \out_data_6[2]\(0),
      I3 => \^o\(1),
      O => out_data_6(1)
    );
\out_data_6[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"635F6CA06CA06CA0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \out_data_6[2]\(2),
      I2 => \out_data_6[2]\(0),
      I3 => \^o\(0),
      I4 => \out_data_6[2]\(1),
      I5 => \^o\(1),
      O => out_data_6(2)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__6_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__6_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => \^o\(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__6_n_0\,
      S(2) => \tmp_product__0_carry_i_5__6_n_0\,
      S(1) => \tmp_product__0_carry_i_6__6_n_0\,
      S(0) => \tmp_product__0_carry_i_7__5_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__0_carry__0_i_1__14_n_0\
    );
\tmp_product__0_carry__0_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(4),
      I2 => \tmp_product__0_carry__0_i_2__5_n_0\,
      O => \tmp_product__0_carry__0_i_1__14_n_0\
    );
\tmp_product__0_carry__0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B8F4B0FB37F33FF"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \tmp_product__0_carry__0_0\(1),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \tmp_product__0_carry__0_i_2__5_n_0\
    );
\tmp_product__0_carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_0\(1),
      I4 => \tmp_product__0_carry__0_0\(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__6_n_0\
    );
\tmp_product__0_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \tmp_product__0_carry__0_0\(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__6_n_0\
    );
\tmp_product__0_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__6_n_0\
    );
\tmp_product__0_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(2),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_0\(3),
      I3 => \tmp_product__0_carry__0_0\(0),
      I4 => \tmp_product__0_carry_i_8__1_n_0\,
      I5 => Q(1),
      O => \tmp_product__0_carry_i_4__6_n_0\
    );
\tmp_product__0_carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__0_carry__0_0\(0),
      I2 => \tmp_product__0_carry__0_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \tmp_product__0_carry_i_5__6_n_0\
    );
\tmp_product__0_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => \tmp_product__0_carry__0_0\(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__6_n_0\
    );
\tmp_product__0_carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__5_n_0\
    );
\tmp_product__0_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => Q(2),
      O => \tmp_product__0_carry_i_8__1_n_0\
    );
\tmp_product__12_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__12_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__12_carry_n_2\,
      CO(0) => \tmp_product__12_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__12_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(2 downto 0),
      S(3) => '0',
      S(2) => \tmp_product__12_carry_i_1_n_0\,
      S(1) => \tmp_product__12_carry_i_2_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__12_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => Q(4),
      I3 => \tmp_product__0_carry__0_0\(0),
      I4 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__12_carry_i_1_n_0\
    );
\tmp_product__12_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__12_carry_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_9 : entity is "case_1_mul_5s_5s_5_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_9 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_product__0_carry__0_i_1__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_6\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__12_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__12_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_data_14[3]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out_data_14[4]_INST_0\ : label is "soft_lutpair23";
begin
  D(0) <= \^d\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
\out_data_14[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(0),
      O => out_data_14(0)
    );
\out_data_14[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^d\(0),
      I2 => \^o\(1),
      O => out_data_14(1)
    );
\out_data_14[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A22"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^o\(1),
      I2 => \tmp_product__12_carry_n_6\,
      I3 => \^o\(0),
      O => out_data_14(2)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__26_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__25_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__25_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => \^o\(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__25_n_0\,
      S(2) => \tmp_product__0_carry_i_5__25_n_0\,
      S(1) => \tmp_product__0_carry_i_6__25_n_0\,
      S(0) => \tmp_product__0_carry_i_7__24_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__0_carry__0_i_1__27_n_0\
    );
\tmp_product__0_carry__0_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(4),
      I2 => \tmp_product__0_carry__0_i_2__27_n_0\,
      O => \tmp_product__0_carry__0_i_1__27_n_0\
    );
\tmp_product__0_carry__0_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A8FCF0F807FFFFF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_0\(3),
      I3 => \tmp_product__0_carry__0_0\(2),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_2__27_n_0\
    );
\tmp_product__0_carry_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(3),
      I2 => \tmp_product__0_carry__0_0\(2),
      I3 => \tmp_product__0_carry__0_0\(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__26_n_0\
    );
\tmp_product__0_carry_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__0_carry_i_2__25_n_0\
    );
\tmp_product__0_carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__25_n_0\
    );
\tmp_product__0_carry_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__26_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_0\(0),
      I4 => \tmp_product__0_carry__0_0\(1),
      O => \tmp_product__0_carry_i_4__25_n_0\
    );
\tmp_product__0_carry_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => Q(2),
      I2 => \tmp_product__0_carry__0_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_0\(2),
      O => \tmp_product__0_carry_i_5__25_n_0\
    );
\tmp_product__0_carry_i_6__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_0\(1),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__0_carry_i_6__25_n_0\
    );
\tmp_product__0_carry_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__24_n_0\
    );
\tmp_product__12_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__12_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__12_carry_n_2\,
      CO(0) => \tmp_product__12_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__12_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__12_carry_n_5\,
      O(1) => \tmp_product__12_carry_n_6\,
      O(0) => \^d\(0),
      S(3) => '0',
      S(2) => \tmp_product__12_carry_i_1__0_n_0\,
      S(1) => \tmp_product__12_carry_i_2__0_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__12_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => Q(4),
      I4 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__12_carry_i_1__0_n_0\
    );
\tmp_product__12_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__12_carry_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1 is
  port (
    out_data_18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_data_18[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1 is
  signal \tmp_product__0_carry_i_1__33_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__39_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__39_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__7_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__7_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__7_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__7_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__7_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__7_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__7_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__7_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__0_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry_i_1__33_n_0\,
      DI(0) => \tmp_product__0_carry_i_2__34_n_0\,
      O(3) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry_n_5\,
      O(1) => \tmp_product__0_carry_n_6\,
      O(0) => \tmp_product__0_carry_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry_i_3__39_n_0\,
      S(1) => \tmp_product__0_carry_i_4__39_n_0\,
      S(0) => \tmp_product__0_carry_i_5__34_n_0\
    );
\tmp_product__0_carry_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => O(0),
      I1 => \out_data_18[5]\(0),
      I2 => Q(1),
      I3 => \out_data_18[5]\(1),
      O => \tmp_product__0_carry_i_1__33_n_0\
    );
\tmp_product__0_carry_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \out_data_18[5]\(0),
      I1 => O(0),
      I2 => \out_data_18[5]\(1),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_2__34_n_0\
    );
\tmp_product__0_carry_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BF3F3F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => \out_data_18[5]\(1),
      I3 => O(2),
      I4 => \out_data_18[5]\(0),
      O => \tmp_product__0_carry_i_3__39_n_0\
    );
\tmp_product__0_carry_i_4__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \out_data_18[5]\(1),
      I3 => O(1),
      I4 => \out_data_18[5]\(0),
      O => \tmp_product__0_carry_i_4__39_n_0\
    );
\tmp_product__0_carry_i_5__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => O(0),
      I1 => Q(1),
      I2 => \out_data_18[5]\(0),
      I3 => Q(0),
      I4 => \out_data_18[5]\(1),
      O => \tmp_product__0_carry_i_5__34_n_0\
    );
\tmp_product__7_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__7_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__7_carry_n_2\,
      CO(0) => \tmp_product__7_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__7_carry_i_1_n_0\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__7_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_18(2 downto 0),
      S(3) => '0',
      S(2) => \tmp_product__7_carry_i_2__0_n_0\,
      S(1) => \tmp_product__7_carry_i_3_n_0\,
      S(0) => \tmp_product__7_carry_i_4__0_n_0\
    );
\tmp_product__7_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \out_data_18[5]\(2),
      I1 => Q(0),
      I2 => \tmp_product__0_carry_n_7\,
      O => \tmp_product__7_carry_i_1_n_0\
    );
\tmp_product__7_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695566AA"
    )
        port map (
      I0 => \tmp_product__0_carry_n_5\,
      I1 => O(0),
      I2 => Q(1),
      I3 => \out_data_18[5]\(2),
      I4 => \tmp_product__0_carry_n_6\,
      O => \tmp_product__7_carry_i_2__0_n_0\
    );
\tmp_product__7_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4F0F0"
    )
        port map (
      I0 => \tmp_product__0_carry_n_7\,
      I1 => Q(0),
      I2 => \tmp_product__0_carry_n_6\,
      I3 => Q(1),
      I4 => \out_data_18[5]\(2),
      O => \tmp_product__7_carry_i_3_n_0\
    );
\tmp_product__7_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_data_18[5]\(2),
      I1 => Q(0),
      I2 => \tmp_product__0_carry_n_7\,
      O => \tmp_product__7_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__7_carry_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__7_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1_10 : entity is "case_1_mul_6s_4s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1_10 is
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__7_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__7_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__7_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__7_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__0_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_product__7_carry_i_4\(1 downto 0),
      O(3) => \NLW_tmp_product__0_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => O(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => \tmp_product__7_carry_i_4_0\(2 downto 0)
    );
\tmp_product__7_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__7_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__7_carry_n_2\,
      CO(0) => \tmp_product__7_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \b_reg_reg[5]\(0),
      DI(0) => '0',
      O(3) => \NLW_tmp_product__7_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => D(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => \b_reg_reg[5]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln324_reg_3052 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1 is
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__20_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__18_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__18_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => D(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__18_n_0\,
      S(2) => \tmp_product__0_carry_i_5__18_n_0\,
      S(1) => \tmp_product__0_carry_i_6__18_n_0\,
      S(0) => \tmp_product__0_carry_i_7__17_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\tmp_product__0_carry_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln324_reg_3052(3),
      I2 => trunc_ln324_reg_3052(2),
      I3 => trunc_ln324_reg_3052(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__20_n_0\
    );
\tmp_product__0_carry_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln324_reg_3052(1),
      I2 => Q(2),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__0_carry_i_2__18_n_0\
    );
\tmp_product__0_carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__18_n_0\
    );
\tmp_product__0_carry_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => trunc_ln324_reg_3052(2),
      I1 => \tmp_product__0_carry_i_8__5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => trunc_ln324_reg_3052(0),
      I5 => trunc_ln324_reg_3052(1),
      O => \tmp_product__0_carry_i_4__18_n_0\
    );
\tmp_product__0_carry_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => Q(2),
      I2 => trunc_ln324_reg_3052(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__0_carry_i_5__18_n_0\
    );
\tmp_product__0_carry_i_6__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln324_reg_3052(1),
      I2 => Q(1),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__0_carry_i_6__18_n_0\
    );
\tmp_product__0_carry_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__17_n_0\
    );
\tmp_product__0_carry_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln324_reg_3052(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8__5_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__15_carry_n_1\,
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__15_carry_i_1__1_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(5 downto 2),
      S(3) => \tmp_product__15_carry_i_2__1_n_0\,
      S(2) => \tmp_product__15_carry_i_3__1_n_0\,
      S(1) => \tmp_product__15_carry_i_4__1_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__15_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => Q(4),
      I2 => trunc_ln324_reg_3052(0),
      O => \tmp_product__15_carry_i_1__1_n_0\
    );
\tmp_product__15_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__15_carry_i_5_n_0\,
      I1 => trunc_ln324_reg_3052(1),
      I2 => Q(4),
      I3 => \tmp_product__0_carry__0_n_6\,
      I4 => Q(3),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__15_carry_i_2__1_n_0\
    );
\tmp_product__15_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => Q(4),
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => Q(3),
      I4 => trunc_ln324_reg_3052(1),
      O => \tmp_product__15_carry_i_3__1_n_0\
    );
\tmp_product__15_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => trunc_ln324_reg_3052(0),
      O => \tmp_product__15_carry_i_4__1_n_0\
    );
\tmp_product__15_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => Q(4),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__15_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_11 is
  port (
    B : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_11 : entity is "case_1_mul_6s_5s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_11 is
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__19_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__20_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__20_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => B(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__20_n_0\,
      S(2) => \tmp_product__0_carry_i_5__20_n_0\,
      S(1) => \tmp_product__0_carry_i_6__20_n_0\,
      S(0) => \tmp_product__0_carry_i_7__19_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\tmp_product__0_carry_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(3),
      I2 => tmp_product(2),
      I3 => tmp_product(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__19_n_0\
    );
\tmp_product__0_carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(1),
      I2 => Q(2),
      I3 => tmp_product(0),
      O => \tmp_product__0_carry_i_2__20_n_0\
    );
\tmp_product__0_carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__20_n_0\
    );
\tmp_product__0_carry_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_product(2),
      I1 => \tmp_product__0_carry_i_8__7_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => tmp_product(0),
      I5 => tmp_product(1),
      O => \tmp_product__0_carry_i_4__20_n_0\
    );
\tmp_product__0_carry_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(2),
      I2 => tmp_product(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_product(2),
      O => \tmp_product__0_carry_i_5__20_n_0\
    );
\tmp_product__0_carry_i_6__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(1),
      I2 => Q(1),
      I3 => tmp_product(0),
      O => \tmp_product__0_carry_i_6__20_n_0\
    );
\tmp_product__0_carry_i_7__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__19_n_0\
    );
\tmp_product__0_carry_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_product(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8__7_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__15_carry_n_1\,
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__15_carry_i_1__2_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => B(5 downto 2),
      S(3) => \tmp_product__15_carry_i_2__2_n_0\,
      S(2) => \tmp_product__15_carry_i_3__2_n_0\,
      S(1) => \tmp_product__15_carry_i_4__2_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__15_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => tmp_product(0),
      I2 => Q(4),
      O => \tmp_product__15_carry_i_1__2_n_0\
    );
\tmp_product__15_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__15_carry_i_5__0_n_0\,
      I1 => Q(4),
      I2 => tmp_product(1),
      I3 => \tmp_product__0_carry__0_n_6\,
      I4 => tmp_product(2),
      I5 => Q(3),
      O => \tmp_product__15_carry_i_2__2_n_0\
    );
\tmp_product__15_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_product(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => Q(3),
      I4 => tmp_product(1),
      O => \tmp_product__15_carry_i_3__2_n_0\
    );
\tmp_product__15_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => tmp_product(0),
      O => \tmp_product__15_carry_i_4__2_n_0\
    );
\tmp_product__15_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_product(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__15_carry_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m93_reg_2989_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln370_reg_3141_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_ln370_reg_3141_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__15_carry_i_5__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln370_reg_3141_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln370_reg_3141_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln347_reg_3072 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln370_reg_3141_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln370_reg_3141_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_12 : entity is "case_1_mul_6s_5s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_12 is
  signal \tmp_product__0_carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \mul_ln370_reg_3141_reg[1]\(2 downto 0),
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => D(1 downto 0),
      S(3 downto 0) => \mul_ln370_reg_3141_reg[1]_0\(3 downto 0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \m93_reg_2989_reg[2]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \tmp_product__15_carry_i_5__1\(1 downto 0)
    );
\tmp_product__0_carry__0_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln347_reg_3072(3),
      I2 => \tmp_product__0_carry__0_i_2__21_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43202FDFF05FAF5F"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln347_reg_3072(0),
      I2 => trunc_ln347_reg_3072(2),
      I3 => Q(1),
      I4 => trunc_ln347_reg_3072(1),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_2__21_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__15_carry_n_1\,
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_ln370_reg_3141_reg[5]\(0),
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(5 downto 2),
      S(3 downto 2) => \mul_ln370_reg_3141_reg[5]_0\(1 downto 0),
      S(1) => \tmp_product__15_carry_i_4__3_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__15_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \mul_ln370_reg_3141_reg[5]_1\(0),
      I2 => \mul_ln370_reg_3141_reg[5]_2\(0),
      O => \tmp_product__15_carry_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_9_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m126_reg_3308_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_9_1_1 is
  signal \tmp_product__0_carry__0_i_10__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__23_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__23_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__23_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__23_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__23_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__23_carry__0_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__23_carry__0_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__13\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_product__23_carry__0_i_11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_product__23_carry__0_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_product__23_carry__0_i_7\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_product__23_carry__0_i_8\ : label is "soft_lutpair25";
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__18_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__23_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__23_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => B(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4__23_n_0\,
      S(2) => \tmp_product__0_carry_i_5__23_n_0\,
      S(1) => \tmp_product__0_carry_i_6__23_n_0\,
      S(0) => \tmp_product__0_carry_i_7__22_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__20_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__18_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__17_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__17_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__22_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__19_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__17_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__14_n_0\
    );
\tmp_product__0_carry__0_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m126_reg_3308_reg(4),
      I2 => m126_reg_3308_reg(3),
      I3 => m126_reg_3308_reg(2),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_10__8_n_0\
    );
\tmp_product__0_carry__0_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40C0"
    )
        port map (
      I0 => m126_reg_3308_reg(5),
      I1 => m126_reg_3308_reg(4),
      I2 => Q(2),
      I3 => Q(1),
      O => \tmp_product__0_carry__0_i_1__20_n_0\
    );
\tmp_product__0_carry__0_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770770070700000"
    )
        port map (
      I0 => Q(0),
      I1 => m126_reg_3308_reg(5),
      I2 => Q(2),
      I3 => Q(1),
      I4 => m126_reg_3308_reg(3),
      I5 => m126_reg_3308_reg(4),
      O => \tmp_product__0_carry__0_i_2__18_n_0\
    );
\tmp_product__0_carry__0_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(1),
      I1 => m126_reg_3308_reg(3),
      I2 => m126_reg_3308_reg(4),
      I3 => Q(2),
      I4 => m126_reg_3308_reg(2),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_3__17_n_0\
    );
\tmp_product__0_carry__0_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(1),
      I1 => m126_reg_3308_reg(2),
      I2 => m126_reg_3308_reg(3),
      I3 => Q(0),
      I4 => m126_reg_3308_reg(1),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_4__17_n_0\
    );
\tmp_product__0_carry__0_i_5__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F3F"
    )
        port map (
      I0 => Q(1),
      I1 => m126_reg_3308_reg(4),
      I2 => Q(2),
      I3 => m126_reg_3308_reg(5),
      O => \tmp_product__0_carry__0_i_5__22_n_0\
    );
\tmp_product__0_carry__0_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42F52DA5300FFFFF"
    )
        port map (
      I0 => m126_reg_3308_reg(3),
      I1 => Q(0),
      I2 => m126_reg_3308_reg(4),
      I3 => m126_reg_3308_reg(5),
      I4 => Q(1),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_6__19_n_0\
    );
\tmp_product__0_carry__0_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999A55596665AAA"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__17_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => m126_reg_3308_reg(3),
      I4 => m126_reg_3308_reg(4),
      I5 => \tmp_product__0_carry__0_i_9__13_n_0\,
      O => \tmp_product__0_carry__0_i_7__17_n_0\
    );
\tmp_product__0_carry__0_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F7F7F78F080808"
    )
        port map (
      I0 => Q(2),
      I1 => m126_reg_3308_reg(1),
      I2 => \tmp_product__0_carry_i_8__10_n_0\,
      I3 => m126_reg_3308_reg(2),
      I4 => Q(1),
      I5 => \tmp_product__0_carry__0_i_10__8_n_0\,
      O => \tmp_product__0_carry__0_i_8__14_n_0\
    );
\tmp_product__0_carry__0_i_9__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m126_reg_3308_reg(5),
      I1 => Q(0),
      O => \tmp_product__0_carry__0_i_9__13_n_0\
    );
\tmp_product__0_carry_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => Q(0),
      I1 => m126_reg_3308_reg(3),
      I2 => m126_reg_3308_reg(2),
      I3 => m126_reg_3308_reg(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__18_n_0\
    );
\tmp_product__0_carry_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m126_reg_3308_reg(1),
      I2 => Q(2),
      I3 => m126_reg_3308_reg(0),
      O => \tmp_product__0_carry_i_2__23_n_0\
    );
\tmp_product__0_carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m126_reg_3308_reg(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__23_n_0\
    );
\tmp_product__0_carry_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => m126_reg_3308_reg(2),
      I1 => \tmp_product__0_carry_i_8__10_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => m126_reg_3308_reg(0),
      I5 => m126_reg_3308_reg(1),
      O => \tmp_product__0_carry_i_4__23_n_0\
    );
\tmp_product__0_carry_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m126_reg_3308_reg(0),
      I1 => Q(2),
      I2 => m126_reg_3308_reg(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => m126_reg_3308_reg(2),
      O => \tmp_product__0_carry_i_5__23_n_0\
    );
\tmp_product__0_carry_i_6__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => m126_reg_3308_reg(1),
      I2 => Q(1),
      I3 => m126_reg_3308_reg(0),
      O => \tmp_product__0_carry_i_6__23_n_0\
    );
\tmp_product__0_carry_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m126_reg_3308_reg(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__22_n_0\
    );
\tmp_product__0_carry_i_8__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m126_reg_3308_reg(3),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_8__10_n_0\
    );
\tmp_product__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__23_carry_n_0\,
      CO(2) => \tmp_product__23_carry_n_1\,
      CO(1) => \tmp_product__23_carry_n_2\,
      CO(0) => \tmp_product__23_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__23_carry_i_1_n_0\,
      DI(2) => \tmp_product__23_carry_i_2_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => B(5 downto 2),
      S(3) => \tmp_product__23_carry_i_3_n_0\,
      S(2) => \tmp_product__23_carry_i_4_n_0\,
      S(1) => \tmp_product__23_carry_i_5_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__23_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__23_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__23_carry__0_n_2\,
      CO(0) => \tmp_product__23_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__23_carry__0_i_1_n_0\,
      DI(0) => \tmp_product__23_carry__0_i_2_n_0\,
      O(3) => \NLW_tmp_product__23_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => B(8 downto 6),
      S(3) => '0',
      S(2) => \tmp_product__23_carry__0_i_3_n_0\,
      S(1) => \tmp_product__23_carry__0_i_4_n_0\,
      S(0) => \tmp_product__23_carry__0_i_5_n_0\
    );
\tmp_product__23_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0000FBF0FBFB000"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => m126_reg_3308_reg(1),
      I2 => Q(4),
      I3 => m126_reg_3308_reg(2),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__23_carry__0_i_6_n_0\,
      O => \tmp_product__23_carry__0_i_1_n_0\
    );
\tmp_product__23_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(4),
      I1 => m126_reg_3308_reg(1),
      I2 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__23_carry__0_i_10_n_0\
    );
\tmp_product__23_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => Q(3),
      I1 => m126_reg_3308_reg(3),
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => m126_reg_3308_reg(2),
      I4 => Q(4),
      O => \tmp_product__23_carry__0_i_11_n_0\
    );
\tmp_product__23_carry__0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__23_carry__0_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__23_carry__0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_product__23_carry__0_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_product__23_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => Q(3),
      I1 => m126_reg_3308_reg(2),
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => m126_reg_3308_reg(1),
      I4 => Q(4),
      O => \tmp_product__23_carry__0_i_2_n_0\
    );
\tmp_product__23_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \tmp_product__23_carry__0_i_7_n_0\,
      I1 => \tmp_product__23_carry__0_i_8_n_0\,
      I2 => \tmp_product__23_carry__0_i_9_n_0\,
      I3 => m126_reg_3308_reg(5),
      I4 => Q(3),
      O => \tmp_product__23_carry__0_i_3_n_0\
    );
\tmp_product__23_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63333999C6666333"
    )
        port map (
      I0 => \tmp_product__23_carry__0_i_10_n_0\,
      I1 => \tmp_product__23_carry__0_i_7_n_0\,
      I2 => Q(4),
      I3 => m126_reg_3308_reg(2),
      I4 => \tmp_product__23_carry__0_i_6_n_0\,
      I5 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__23_carry__0_i_4_n_0\
    );
\tmp_product__23_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F878787780F0F0F"
    )
        port map (
      I0 => m126_reg_3308_reg(2),
      I1 => Q(3),
      I2 => \tmp_product__23_carry__0_i_11_n_0\,
      I3 => Q(4),
      I4 => m126_reg_3308_reg(1),
      I5 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__23_carry__0_i_5_n_0\
    );
\tmp_product__23_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m126_reg_3308_reg(3),
      I1 => Q(3),
      O => \tmp_product__23_carry__0_i_6_n_0\
    );
\tmp_product__23_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => Q(3),
      I1 => m126_reg_3308_reg(4),
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => m126_reg_3308_reg(3),
      I4 => Q(4),
      O => \tmp_product__23_carry__0_i_7_n_0\
    );
\tmp_product__23_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777000"
    )
        port map (
      I0 => Q(4),
      I1 => m126_reg_3308_reg(2),
      I2 => m126_reg_3308_reg(3),
      I3 => Q(3),
      I4 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__23_carry__0_i_8_n_0\
    );
\tmp_product__23_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71F50A11EE55AA"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => Q(3),
      I2 => m126_reg_3308_reg(3),
      I3 => \tmp_product__23_carry__0_i_12_n_3\,
      I4 => m126_reg_3308_reg(4),
      I5 => Q(4),
      O => \tmp_product__23_carry__0_i_9_n_0\
    );
\tmp_product__23_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => Q(3),
      I1 => m126_reg_3308_reg(2),
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => m126_reg_3308_reg(1),
      I4 => Q(4),
      O => \tmp_product__23_carry_i_1_n_0\
    );
\tmp_product__23_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(4),
      I1 => m126_reg_3308_reg(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__23_carry_i_2_n_0\
    );
\tmp_product__23_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966996963C3C3C3C"
    )
        port map (
      I0 => m126_reg_3308_reg(1),
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => \tmp_product__23_carry_i_6_n_0\,
      I3 => \tmp_product__0_carry__0_n_7\,
      I4 => m126_reg_3308_reg(0),
      I5 => Q(4),
      O => \tmp_product__23_carry_i_3_n_0\
    );
\tmp_product__23_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => m126_reg_3308_reg(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => m126_reg_3308_reg(1),
      O => \tmp_product__23_carry_i_4_n_0\
    );
\tmp_product__23_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(3),
      I2 => m126_reg_3308_reg(0),
      O => \tmp_product__23_carry_i_5_n_0\
    );
\tmp_product__23_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m126_reg_3308_reg(2),
      I1 => Q(3),
      O => \tmp_product__23_carry_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_ln380_reg_3365_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln389_reg_3415_reg[4]\ : in STD_LOGIC;
    trunc_ln384_reg_3333 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln389_reg_3415_reg[4]_0\ : in STD_LOGIC;
    mul_ln376_reg_3323 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln389_reg_3415_reg[4]_1\ : in STD_LOGIC;
    \tmp_product__1_carry__0_i_1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_product__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__1_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  O(2 downto 0) <= \^o\(2 downto 0);
\tmp_product__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__1_carry_n_0\,
      CO(2) => \tmp_product__1_carry_n_1\,
      CO(1) => \tmp_product__1_carry_n_2\,
      CO(0) => \tmp_product__1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__1_carry_i_1_n_0\,
      DI(2) => \tmp_product__1_carry_i_2_n_0\,
      DI(1) => \tmp_product__1_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_tmp_product__1_carry_O_UNCONNECTED\(0),
      S(3) => \tmp_product__1_carry_i_4_n_0\,
      S(2) => \tmp_product__1_carry_i_5_n_0\,
      S(1) => \tmp_product__1_carry_i_6_n_0\,
      S(0) => '0'
    );
\tmp_product__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__1_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \mul_ln380_reg_3365_reg[1]\(0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__1_carry__0_i_1_n_0\
    );
\tmp_product__1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \tmp_product__1_carry__0_i_2_n_0\,
      I1 => \trunc_ln389_reg_3415_reg[4]\,
      I2 => trunc_ln384_reg_3333(2),
      I3 => \trunc_ln389_reg_3415_reg[4]_0\,
      I4 => mul_ln376_reg_3323(0),
      O => \tmp_product__1_carry__0_i_1_n_0\
    );
\tmp_product__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5800A7FF0FFF0FFF"
    )
        port map (
      I0 => \trunc_ln389_reg_3415_reg[4]\,
      I1 => \trunc_ln389_reg_3415_reg[4]_0\,
      I2 => \trunc_ln389_reg_3415_reg[4]_1\,
      I3 => trunc_ln384_reg_3333(1),
      I4 => \tmp_product__1_carry__0_i_1_0\,
      I5 => trunc_ln384_reg_3333(0),
      O => \tmp_product__1_carry__0_i_2_n_0\
    );
\tmp_product__1_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => \trunc_ln389_reg_3415_reg[4]_0\,
      I1 => \trunc_ln389_reg_3415_reg[4]\,
      I2 => trunc_ln384_reg_3333(1),
      I3 => \trunc_ln389_reg_3415_reg[4]_1\,
      I4 => trunc_ln384_reg_3333(0),
      O => \tmp_product__1_carry_i_1_n_0\
    );
\tmp_product__1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => \trunc_ln389_reg_3415_reg[4]\,
      I2 => trunc_ln384_reg_3333(1),
      I3 => \trunc_ln389_reg_3415_reg[4]_0\,
      O => \tmp_product__1_carry_i_2_n_0\
    );
\tmp_product__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln389_reg_3415_reg[4]_0\,
      I1 => trunc_ln384_reg_3333(0),
      O => \tmp_product__1_carry_i_3_n_0\
    );
\tmp_product__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777D88878887888"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => \trunc_ln389_reg_3415_reg[4]_1\,
      I2 => trunc_ln384_reg_3333(1),
      I3 => \trunc_ln389_reg_3415_reg[4]\,
      I4 => trunc_ln384_reg_3333(2),
      I5 => \trunc_ln389_reg_3415_reg[4]_0\,
      O => \tmp_product__1_carry_i_4_n_0\
    );
\tmp_product__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => \trunc_ln389_reg_3415_reg[4]\,
      I2 => trunc_ln384_reg_3333(1),
      I3 => \trunc_ln389_reg_3415_reg[4]_0\,
      O => \tmp_product__1_carry_i_5_n_0\
    );
\tmp_product__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln389_reg_3415_reg[4]_0\,
      I1 => trunc_ln384_reg_3333(0),
      O => \tmp_product__1_carry_i_6_n_0\
    );
\tmp_product_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(0),
      I2 => Q(0),
      I3 => \^o\(1),
      O => DI(0)
    );
\tmp_product_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777D88878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(2),
      I2 => \^o\(1),
      I3 => Q(1),
      I4 => \^o\(2),
      I5 => Q(0),
      O => S(2)
    );
\tmp_product_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(0),
      I2 => Q(0),
      I3 => \^o\(1),
      O => S(1)
    );
\tmp_product_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_i_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_i_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_0 : in STD_LOGIC;
    tmp_product_i_3_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_13 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_13 is
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal tmp_product_i_11_n_0 : STD_LOGIC;
  signal tmp_product_i_12_n_0 : STD_LOGIC;
  signal \tmp_product_i_13__2_n_0\ : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal tmp_product_i_17_n_2 : STD_LOGIC;
  signal tmp_product_i_17_n_3 : STD_LOGIC;
  signal tmp_product_i_17_n_5 : STD_LOGIC;
  signal tmp_product_i_17_n_6 : STD_LOGIC;
  signal tmp_product_i_17_n_7 : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_6 : STD_LOGIC;
  signal tmp_product_i_3_n_7 : STD_LOGIC;
  signal \tmp_product_i_4__2_n_0\ : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal \tmp_product_i_7__1_n_0\ : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal \tmp_product_i_9__0_n_0\ : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_17 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_1_n_2,
      CO(0) => tmp_product_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_3_n_7,
      DI(0) => tmp_product_i_2_n_4,
      O(3) => NLW_tmp_product_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => dout(5 downto 3),
      S(3) => '0',
      S(2) => \tmp_product_i_4__2_n_0\,
      S(1) => tmp_product_i_5_n_0,
      S(0) => tmp_product_i_6_n_0
    );
tmp_product_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => tmp_product(2),
      I1 => Q(0),
      I2 => tmp_product(3),
      I3 => tmp_product(0),
      I4 => tmp_product_0,
      I5 => Q(1),
      O => tmp_product_i_10_n_0
    );
tmp_product_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product(0),
      I2 => tmp_product(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_product(2),
      O => tmp_product_i_11_n_0
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(1),
      I2 => tmp_product(0),
      I3 => Q(1),
      O => tmp_product_i_12_n_0
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(0),
      O => \tmp_product_i_13__2_n_0\
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => tmp_product(2),
      I1 => tmp_product_0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tmp_product(3),
      I5 => tmp_product_i_3_0,
      O => tmp_product_i_16_n_0
    );
tmp_product_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_i_17_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_17_n_2,
      CO(0) => tmp_product_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_6_0(0),
      DI(0) => '0',
      O(3) => NLW_tmp_product_i_17_O_UNCONNECTED(3),
      O(2) => tmp_product_i_17_n_5,
      O(1) => tmp_product_i_17_n_6,
      O(0) => tmp_product_i_17_n_7,
      S(3) => '0',
      S(2) => tmp_product_i_6_1(1),
      S(1) => tmp_product_i_24_n_0,
      S(0) => tmp_product_i_6_1(0)
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_i_7__1_n_0\,
      DI(2) => tmp_product_i_8_n_0,
      DI(1) => \tmp_product_i_9__0_n_0\,
      DI(0) => '0',
      O(3) => tmp_product_i_2_n_4,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => tmp_product_i_10_n_0,
      S(2) => tmp_product_i_11_n_0,
      S(1) => tmp_product_i_12_n_0,
      S(0) => \tmp_product_i_13__2_n_0\
    );
tmp_product_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_product(1),
      I2 => tmp_product(0),
      I3 => Q(4),
      O => tmp_product_i_24_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 1) => NLW_tmp_product_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => NLW_tmp_product_i_3_O_UNCONNECTED(3 downto 2),
      O(1) => tmp_product_i_3_n_6,
      O(0) => tmp_product_i_3_n_7,
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => tmp_product_i_16_n_0
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_6,
      I1 => tmp_product_i_17_n_5,
      O => \tmp_product_i_4__2_n_0\
    );
tmp_product_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_7,
      I1 => tmp_product_i_17_n_6,
      O => tmp_product_i_5_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_2_n_4,
      I1 => tmp_product_i_17_n_7,
      O => tmp_product_i_6_n_0
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_product(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => tmp_product(2),
      I4 => tmp_product(1),
      I5 => Q(2),
      O => \tmp_product_i_7__1_n_0\
    );
tmp_product_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(1),
      I2 => tmp_product(0),
      I3 => Q(2),
      O => tmp_product_i_8_n_0
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product(1),
      I1 => Q(0),
      O => \tmp_product_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    in_data_7 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_14 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_14 is
  signal \mul_ln284_reg_2680[2]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[2]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_10_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_11_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_12_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_13_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_14_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_15_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_16_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680[5]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_9_n_2\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_9_n_3\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_9_n_6\ : STD_LOGIC;
  signal \mul_ln284_reg_2680_reg[5]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_reg_2680_reg[5]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_reg_2680_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_reg_2680_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_reg_2680_reg[5]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_reg_2680_reg[5]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
\mul_ln284_reg_2680[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_7(3),
      I1 => P(0),
      I2 => P(1),
      I3 => in_data_7(2),
      I4 => in_data_7(1),
      I5 => P(2),
      O => \mul_ln284_reg_2680[2]_i_2_n_0\
    );
\mul_ln284_reg_2680[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(1),
      I1 => in_data_7(1),
      I2 => in_data_7(0),
      I3 => P(2),
      O => \mul_ln284_reg_2680[2]_i_3_n_0\
    );
\mul_ln284_reg_2680[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_7(1),
      I1 => P(0),
      O => \mul_ln284_reg_2680[2]_i_4_n_0\
    );
\mul_ln284_reg_2680[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => in_data_7(2),
      I1 => P(0),
      I2 => in_data_7(3),
      I3 => in_data_7(0),
      I4 => \mul_ln284_reg_2680[2]_i_9_n_0\,
      I5 => P(1),
      O => \mul_ln284_reg_2680[2]_i_5_n_0\
    );
\mul_ln284_reg_2680[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(2),
      I1 => in_data_7(0),
      I2 => in_data_7(1),
      I3 => P(1),
      I4 => P(0),
      I5 => in_data_7(2),
      O => \mul_ln284_reg_2680[2]_i_6_n_0\
    );
\mul_ln284_reg_2680[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(0),
      I1 => in_data_7(1),
      I2 => in_data_7(0),
      I3 => P(1),
      O => \mul_ln284_reg_2680[2]_i_7_n_0\
    );
\mul_ln284_reg_2680[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_7(0),
      I1 => P(0),
      O => \mul_ln284_reg_2680[2]_i_8_n_0\
    );
\mul_ln284_reg_2680[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_7(1),
      I1 => P(2),
      O => \mul_ln284_reg_2680[2]_i_9_n_0\
    );
\mul_ln284_reg_2680[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => in_data_7(5),
      I1 => in_data_7(4),
      I2 => P(2),
      I3 => in_data_7(2),
      I4 => P(1),
      I5 => in_data_7(3),
      O => \mul_ln284_reg_2680[5]_i_10_n_0\
    );
\mul_ln284_reg_2680[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => in_data_7(4),
      I1 => P(2),
      I2 => in_data_7(2),
      I3 => P(1),
      I4 => in_data_7(3),
      O => \mul_ln284_reg_2680[5]_i_11_n_0\
    );
\mul_ln284_reg_2680[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_7(4),
      I1 => P(0),
      I2 => P(1),
      I3 => in_data_7(3),
      I4 => P(2),
      I5 => in_data_7(2),
      O => \mul_ln284_reg_2680[5]_i_12_n_0\
    );
\mul_ln284_reg_2680[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_7(1),
      I1 => P(3),
      O => \mul_ln284_reg_2680[5]_i_13_n_0\
    );
\mul_ln284_reg_2680[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => in_data_7(2),
      I1 => P(3),
      I2 => P(5),
      I3 => in_data_7(0),
      I4 => in_data_7(1),
      I5 => P(4),
      O => \mul_ln284_reg_2680[5]_i_14_n_0\
    );
\mul_ln284_reg_2680[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => P(3),
      I1 => in_data_7(1),
      I2 => in_data_7(0),
      I3 => P(4),
      O => \mul_ln284_reg_2680[5]_i_15_n_0\
    );
\mul_ln284_reg_2680[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_7(0),
      I1 => P(3),
      O => \mul_ln284_reg_2680[5]_i_16_n_0\
    );
\mul_ln284_reg_2680[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_reg_2680_reg[5]_i_2_n_6\,
      I1 => \mul_ln284_reg_2680_reg[5]_i_9_n_5\,
      O => \mul_ln284_reg_2680[5]_i_3_n_0\
    );
\mul_ln284_reg_2680[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_reg_2680_reg[5]_i_2_n_7\,
      I1 => \mul_ln284_reg_2680_reg[5]_i_9_n_6\,
      O => \mul_ln284_reg_2680[5]_i_4_n_0\
    );
\mul_ln284_reg_2680[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_reg_2680_reg[2]_i_1_n_4\,
      I1 => \mul_ln284_reg_2680_reg[5]_i_9_n_7\,
      O => \mul_ln284_reg_2680[5]_i_5_n_0\
    );
\mul_ln284_reg_2680[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => in_data_7(3),
      I1 => P(0),
      I2 => P(1),
      I3 => in_data_7(1),
      I4 => P(2),
      I5 => in_data_7(2),
      O => \mul_ln284_reg_2680[5]_i_6_n_0\
    );
\mul_ln284_reg_2680[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mul_ln284_reg_2680[5]_i_10_n_0\,
      I1 => P(0),
      I2 => \mul_ln284_reg_2680[5]_i_11_n_0\,
      O => \mul_ln284_reg_2680[5]_i_7_n_0\
    );
\mul_ln284_reg_2680[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => in_data_7(2),
      I1 => \mul_ln284_reg_2680[2]_i_9_n_0\,
      I2 => P(1),
      I3 => P(0),
      I4 => in_data_7(3),
      I5 => \mul_ln284_reg_2680[5]_i_12_n_0\,
      O => \mul_ln284_reg_2680[5]_i_8_n_0\
    );
\mul_ln284_reg_2680_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln284_reg_2680_reg[2]_i_1_n_0\,
      CO(2) => \mul_ln284_reg_2680_reg[2]_i_1_n_1\,
      CO(1) => \mul_ln284_reg_2680_reg[2]_i_1_n_2\,
      CO(0) => \mul_ln284_reg_2680_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln284_reg_2680[2]_i_2_n_0\,
      DI(2) => \mul_ln284_reg_2680[2]_i_3_n_0\,
      DI(1) => \mul_ln284_reg_2680[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mul_ln284_reg_2680_reg[2]_i_1_n_4\,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => \mul_ln284_reg_2680[2]_i_5_n_0\,
      S(2) => \mul_ln284_reg_2680[2]_i_6_n_0\,
      S(1) => \mul_ln284_reg_2680[2]_i_7_n_0\,
      S(0) => \mul_ln284_reg_2680[2]_i_8_n_0\
    );
\mul_ln284_reg_2680_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_mul_ln284_reg_2680_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln284_reg_2680_reg[5]_i_1_n_2\,
      CO(0) => \mul_ln284_reg_2680_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln284_reg_2680_reg[5]_i_2_n_7\,
      DI(0) => \mul_ln284_reg_2680_reg[2]_i_1_n_4\,
      O(3) => \NLW_mul_ln284_reg_2680_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => dout(5 downto 3),
      S(3) => '0',
      S(2) => \mul_ln284_reg_2680[5]_i_3_n_0\,
      S(1) => \mul_ln284_reg_2680[5]_i_4_n_0\,
      S(0) => \mul_ln284_reg_2680[5]_i_5_n_0\
    );
\mul_ln284_reg_2680_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln284_reg_2680_reg[2]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mul_ln284_reg_2680_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln284_reg_2680_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln284_reg_2680[5]_i_6_n_0\,
      O(3 downto 2) => \NLW_mul_ln284_reg_2680_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln284_reg_2680_reg[5]_i_2_n_6\,
      O(0) => \mul_ln284_reg_2680_reg[5]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \mul_ln284_reg_2680[5]_i_7_n_0\,
      S(0) => \mul_ln284_reg_2680[5]_i_8_n_0\
    );
\mul_ln284_reg_2680_reg[5]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_mul_ln284_reg_2680_reg[5]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln284_reg_2680_reg[5]_i_9_n_2\,
      CO(0) => \mul_ln284_reg_2680_reg[5]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln284_reg_2680[5]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \NLW_mul_ln284_reg_2680_reg[5]_i_9_O_UNCONNECTED\(3),
      O(2) => \mul_ln284_reg_2680_reg[5]_i_9_n_5\,
      O(1) => \mul_ln284_reg_2680_reg[5]_i_9_n_6\,
      O(0) => \mul_ln284_reg_2680_reg[5]_i_9_n_7\,
      S(3) => '0',
      S(2) => \mul_ln284_reg_2680[5]_i_14_n_0\,
      S(1) => \mul_ln284_reg_2680[5]_i_15_n_0\,
      S(0) => \mul_ln284_reg_2680[5]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    in_data_15 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_15 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_15 is
  signal \mul_ln284_1_reg_2685[2]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[2]_i_9_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_10_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_11_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_12_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_13_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_14_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_15_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_16_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685[5]_i_8_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_9_n_2\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_9_n_3\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_9_n_6\ : STD_LOGIC;
  signal \mul_ln284_1_reg_2685_reg[5]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln284_1_reg_2685_reg[5]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_1_reg_2685_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_1_reg_2685_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_1_reg_2685_reg[5]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln284_1_reg_2685_reg[5]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
\mul_ln284_1_reg_2685[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_15(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_data_15(2),
      I4 => in_data_15(1),
      I5 => Q(2),
      O => \mul_ln284_1_reg_2685[2]_i_2_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => in_data_15(1),
      I2 => in_data_15(0),
      I3 => Q(2),
      O => \mul_ln284_1_reg_2685[2]_i_3_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_15(1),
      I1 => Q(0),
      O => \mul_ln284_1_reg_2685[2]_i_4_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => in_data_15(2),
      I1 => Q(0),
      I2 => in_data_15(3),
      I3 => in_data_15(0),
      I4 => \mul_ln284_1_reg_2685[2]_i_9_n_0\,
      I5 => Q(1),
      O => \mul_ln284_1_reg_2685[2]_i_5_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => in_data_15(0),
      I2 => in_data_15(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => in_data_15(2),
      O => \mul_ln284_1_reg_2685[2]_i_6_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => in_data_15(1),
      I2 => in_data_15(0),
      I3 => Q(1),
      O => \mul_ln284_1_reg_2685[2]_i_7_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_15(0),
      I1 => Q(0),
      O => \mul_ln284_1_reg_2685[2]_i_8_n_0\
    );
\mul_ln284_1_reg_2685[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_15(1),
      I1 => Q(2),
      O => \mul_ln284_1_reg_2685[2]_i_9_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => in_data_15(5),
      I1 => in_data_15(4),
      I2 => Q(2),
      I3 => in_data_15(2),
      I4 => Q(1),
      I5 => in_data_15(3),
      O => \mul_ln284_1_reg_2685[5]_i_10_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => in_data_15(4),
      I1 => Q(2),
      I2 => in_data_15(2),
      I3 => Q(1),
      I4 => in_data_15(3),
      O => \mul_ln284_1_reg_2685[5]_i_11_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_15(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_data_15(3),
      I4 => Q(2),
      I5 => in_data_15(2),
      O => \mul_ln284_1_reg_2685[5]_i_12_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_15(1),
      I1 => Q(3),
      O => \mul_ln284_1_reg_2685[5]_i_13_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => in_data_15(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => in_data_15(0),
      I4 => in_data_15(1),
      I5 => Q(4),
      O => \mul_ln284_1_reg_2685[5]_i_14_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => in_data_15(1),
      I2 => in_data_15(0),
      I3 => Q(4),
      O => \mul_ln284_1_reg_2685[5]_i_15_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_15(0),
      I1 => Q(3),
      O => \mul_ln284_1_reg_2685[5]_i_16_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_1_reg_2685_reg[5]_i_2_n_6\,
      I1 => \mul_ln284_1_reg_2685_reg[5]_i_9_n_5\,
      O => \mul_ln284_1_reg_2685[5]_i_3_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_1_reg_2685_reg[5]_i_2_n_7\,
      I1 => \mul_ln284_1_reg_2685_reg[5]_i_9_n_6\,
      O => \mul_ln284_1_reg_2685[5]_i_4_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln284_1_reg_2685_reg[2]_i_1_n_4\,
      I1 => \mul_ln284_1_reg_2685_reg[5]_i_9_n_7\,
      O => \mul_ln284_1_reg_2685[5]_i_5_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => in_data_15(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_data_15(1),
      I4 => Q(2),
      I5 => in_data_15(2),
      O => \mul_ln284_1_reg_2685[5]_i_6_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mul_ln284_1_reg_2685[5]_i_10_n_0\,
      I1 => Q(0),
      I2 => \mul_ln284_1_reg_2685[5]_i_11_n_0\,
      O => \mul_ln284_1_reg_2685[5]_i_7_n_0\
    );
\mul_ln284_1_reg_2685[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => in_data_15(2),
      I1 => \mul_ln284_1_reg_2685[2]_i_9_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => in_data_15(3),
      I5 => \mul_ln284_1_reg_2685[5]_i_12_n_0\,
      O => \mul_ln284_1_reg_2685[5]_i_8_n_0\
    );
\mul_ln284_1_reg_2685_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_0\,
      CO(2) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_1\,
      CO(1) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_2\,
      CO(0) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mul_ln284_1_reg_2685[2]_i_2_n_0\,
      DI(2) => \mul_ln284_1_reg_2685[2]_i_3_n_0\,
      DI(1) => \mul_ln284_1_reg_2685[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_4\,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => \mul_ln284_1_reg_2685[2]_i_5_n_0\,
      S(2) => \mul_ln284_1_reg_2685[2]_i_6_n_0\,
      S(1) => \mul_ln284_1_reg_2685[2]_i_7_n_0\,
      S(0) => \mul_ln284_1_reg_2685[2]_i_8_n_0\
    );
\mul_ln284_1_reg_2685_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln284_1_reg_2685_reg[5]_i_1_n_2\,
      CO(0) => \mul_ln284_1_reg_2685_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln284_1_reg_2685_reg[5]_i_2_n_7\,
      DI(0) => \mul_ln284_1_reg_2685_reg[2]_i_1_n_4\,
      O(3) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => dout(5 downto 3),
      S(3) => '0',
      S(2) => \mul_ln284_1_reg_2685[5]_i_3_n_0\,
      S(1) => \mul_ln284_1_reg_2685[5]_i_4_n_0\,
      S(0) => \mul_ln284_1_reg_2685[5]_i_5_n_0\
    );
\mul_ln284_1_reg_2685_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln284_1_reg_2685_reg[2]_i_1_n_0\,
      CO(3 downto 1) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln284_1_reg_2685_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln284_1_reg_2685[5]_i_6_n_0\,
      O(3 downto 2) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln284_1_reg_2685_reg[5]_i_2_n_6\,
      O(0) => \mul_ln284_1_reg_2685_reg[5]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \mul_ln284_1_reg_2685[5]_i_7_n_0\,
      S(0) => \mul_ln284_1_reg_2685[5]_i_8_n_0\
    );
\mul_ln284_1_reg_2685_reg[5]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln284_1_reg_2685_reg[5]_i_9_n_2\,
      CO(0) => \mul_ln284_1_reg_2685_reg[5]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln284_1_reg_2685[5]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \NLW_mul_ln284_1_reg_2685_reg[5]_i_9_O_UNCONNECTED\(3),
      O(2) => \mul_ln284_1_reg_2685_reg[5]_i_9_n_5\,
      O(1) => \mul_ln284_1_reg_2685_reg[5]_i_9_n_6\,
      O(0) => \mul_ln284_1_reg_2685_reg[5]_i_9_n_7\,
      S(3) => '0',
      S(2) => \mul_ln284_1_reg_2685[5]_i_14_n_0\,
      S(1) => \mul_ln284_1_reg_2685[5]_i_15_n_0\,
      S(0) => \mul_ln284_1_reg_2685[5]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__21_carry_i_3__1_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__0_i_2__15_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m55_reg_2738_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_16 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_16 is
  signal \m55_reg_2738[3]_i_2_n_0\ : STD_LOGIC;
  signal \m55_reg_2738[3]_i_3_n_0\ : STD_LOGIC;
  signal \m55_reg_2738[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \^tmp_product__21_carry_i_3__1_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_product__21_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__21_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__21_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m55_reg_2738[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m55_reg_2738[1]_i_1\ : label is "soft_lutpair27";
begin
  \tmp_product__21_carry_i_3__1_0\(5 downto 0) <= \^tmp_product__21_carry_i_3__1_0\(5 downto 0);
\m55_reg_2738[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp_product__21_carry_i_3__1_0\(0),
      I1 => \m55_reg_2738_reg[3]\(0),
      O => D(0)
    );
\m55_reg_2738[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^tmp_product__21_carry_i_3__1_0\(1),
      I1 => \m55_reg_2738_reg[3]\(0),
      I2 => \m55_reg_2738_reg[3]\(1),
      I3 => \^tmp_product__21_carry_i_3__1_0\(0),
      O => D(1)
    );
\m55_reg_2738[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \^tmp_product__21_carry_i_3__1_0\(2),
      I1 => \m55_reg_2738_reg[3]\(0),
      I2 => \m55_reg_2738_reg[3]\(2),
      I3 => \^tmp_product__21_carry_i_3__1_0\(0),
      I4 => \^tmp_product__21_carry_i_3__1_0\(1),
      I5 => \m55_reg_2738_reg[3]\(1),
      O => D(2)
    );
\m55_reg_2738[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \m55_reg_2738[3]_i_2_n_0\,
      I1 => \^tmp_product__21_carry_i_3__1_0\(3),
      I2 => \m55_reg_2738[3]_i_3_n_0\,
      I3 => \m55_reg_2738_reg[3]\(0),
      I4 => \m55_reg_2738[3]_i_4_n_0\,
      O => D(3)
    );
\m55_reg_2738[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474748B74B877777"
    )
        port map (
      I0 => \m55_reg_2738_reg[3]\(3),
      I1 => \^tmp_product__21_carry_i_3__1_0\(0),
      I2 => \m55_reg_2738_reg[3]\(2),
      I3 => \m55_reg_2738_reg[3]\(1),
      I4 => \^tmp_product__21_carry_i_3__1_0\(1),
      I5 => \^tmp_product__21_carry_i_3__1_0\(2),
      O => \m55_reg_2738[3]_i_2_n_0\
    );
\m55_reg_2738[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B7B848B4887888"
    )
        port map (
      I0 => \m55_reg_2738_reg[3]\(3),
      I1 => \^tmp_product__21_carry_i_3__1_0\(0),
      I2 => \m55_reg_2738_reg[3]\(2),
      I3 => \^tmp_product__21_carry_i_3__1_0\(1),
      I4 => \m55_reg_2738_reg[3]\(1),
      I5 => \^tmp_product__21_carry_i_3__1_0\(2),
      O => \m55_reg_2738[3]_i_3_n_0\
    );
\m55_reg_2738[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777888B8887888"
    )
        port map (
      I0 => \m55_reg_2738_reg[3]\(3),
      I1 => \^tmp_product__21_carry_i_3__1_0\(0),
      I2 => \^tmp_product__21_carry_i_3__1_0\(1),
      I3 => \m55_reg_2738_reg[3]\(2),
      I4 => \m55_reg_2738_reg[3]\(1),
      I5 => \^tmp_product__21_carry_i_3__1_0\(2),
      O => \m55_reg_2738[3]_i_4_n_0\
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__15_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__15_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__15_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => \^tmp_product__21_carry_i_3__1_0\(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__15_n_0\,
      S(2) => \tmp_product__0_carry_i_5__15_n_0\,
      S(1) => \tmp_product__0_carry_i_6__15_n_0\,
      S(0) => \tmp_product__0_carry_i_7__14_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__0_i_1__15_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__0_carry__0_i_2__15_n_0\,
      S(0) => \tmp_product__0_carry__0_i_3__14_n_0\
    );
\tmp_product__0_carry__0_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I4 => Q(2),
      I5 => \tmp_product__0_carry__0_i_2__15_0\(2),
      O => \tmp_product__0_carry__0_i_1__15_n_0\
    );
\tmp_product__0_carry__0_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__14_n_0\,
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_i_5__14_n_0\,
      O => \tmp_product__0_carry__0_i_2__15_n_0\
    );
\tmp_product__0_carry__0_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I1 => \tmp_product__0_carry_i_8__4_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_product__0_carry__0_i_2__15_0\(3),
      I5 => \tmp_product__0_carry__0_i_6__14_n_0\,
      O => \tmp_product__0_carry__0_i_3__14_n_0\
    );
\tmp_product__0_carry__0_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(5),
      I1 => \tmp_product__0_carry__0_i_2__15_0\(4),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I4 => Q(1),
      I5 => \tmp_product__0_carry__0_i_2__15_0\(3),
      O => \tmp_product__0_carry__0_i_4__14_n_0\
    );
\tmp_product__0_carry__0_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(4),
      I1 => Q(2),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I3 => Q(1),
      I4 => \tmp_product__0_carry__0_i_2__15_0\(3),
      O => \tmp_product__0_carry__0_i_5__14_n_0\
    );
\tmp_product__0_carry__0_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_i_2__15_0\(3),
      I4 => Q(2),
      I5 => \tmp_product__0_carry__0_i_2__15_0\(2),
      O => \tmp_product__0_carry__0_i_6__14_n_0\
    );
\tmp_product__0_carry_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I4 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_1__15_n_0\
    );
\tmp_product__0_carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__15_n_0\
    );
\tmp_product__0_carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__15_n_0\
    );
\tmp_product__0_carry_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(3),
      I3 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I4 => \tmp_product__0_carry_i_8__4_n_0\,
      I5 => Q(1),
      O => \tmp_product__0_carry_i_4__15_n_0\
    );
\tmp_product__0_carry_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_i_2__15_0\(2),
      O => \tmp_product__0_carry_i_5__15_n_0\
    );
\tmp_product__0_carry_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__15_n_0\
    );
\tmp_product__0_carry_i_7__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__14_n_0\
    );
\tmp_product__0_carry_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I1 => Q(2),
      O => \tmp_product__0_carry_i_8__4_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__15_carry_i_1__0_n_0\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__15_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__15_carry_n_5\,
      O(1) => \tmp_product__15_carry_n_6\,
      O(0) => \tmp_product__15_carry_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__15_carry_i_2__0_n_0\,
      S(1) => \tmp_product__15_carry_i_3__0_n_0\,
      S(0) => \tmp_product__15_carry_i_4__0_n_0\
    );
\tmp_product__15_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I1 => Q(3),
      O => \tmp_product__15_carry_i_1__0_n_0\
    );
\tmp_product__15_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(2),
      I1 => Q(3),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I3 => Q(5),
      I4 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I5 => Q(4),
      O => \tmp_product__15_carry_i_2__0_n_0\
    );
\tmp_product__15_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__0_carry__0_i_2__15_0\(1),
      I2 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I3 => Q(4),
      O => \tmp_product__15_carry_i_3__0_n_0\
    );
\tmp_product__15_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__15_0\(0),
      I1 => Q(3),
      O => \tmp_product__15_carry_i_4__0_n_0\
    );
\tmp_product__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__21_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__21_carry_n_2\,
      CO(0) => \tmp_product__21_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3) => \NLW_tmp_product__21_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => \^tmp_product__21_carry_i_3__1_0\(5 downto 3),
      S(3) => '0',
      S(2) => \tmp_product__21_carry_i_1__1_n_0\,
      S(1) => \tmp_product__21_carry_i_2__1_n_0\,
      S(0) => \tmp_product__21_carry_i_3__1_n_0\
    );
\tmp_product__21_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__15_carry_n_5\,
      O => \tmp_product__21_carry_i_1__1_n_0\
    );
\tmp_product__21_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__15_carry_n_6\,
      O => \tmp_product__21_carry_i_2__1_n_0\
    );
\tmp_product__21_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__15_carry_n_7\,
      O => \tmp_product__21_carry_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_17 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_product__21_carry_i_3__0_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m70_reg_2836_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_17 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_17 is
  signal \tmp_product__0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__21_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__21_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__2_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__2_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__2_n_0\,
      S(2) => \tmp_product__0_carry_i_5__2_n_0\,
      S(1) => \tmp_product__0_carry_i_6__2_n_0\,
      S(0) => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__0_i_1__2_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__0_carry__0_i_2__14_n_0\,
      S(0) => \tmp_product__0_carry__0_i_3__13_n_0\
    );
\tmp_product__0_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(1),
      I1 => D(2),
      I2 => D(0),
      I3 => D(1),
      I4 => \m70_reg_2836_reg[2]\(3),
      I5 => \m70_reg_2836_reg[2]\(2),
      O => \tmp_product__0_carry__0_i_1__2_n_0\
    );
\tmp_product__0_carry__0_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(1),
      I1 => D(0),
      I2 => \tmp_product__0_carry__0_i_5__1_n_0\,
      O => \tmp_product__0_carry__0_i_2__14_n_0\
    );
\tmp_product__0_carry__0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__2_n_0\,
      I1 => \tmp_product__0_carry__0_i_6__1_n_0\,
      I2 => \tmp_product__0_carry__0_0\(0),
      I3 => D(0),
      I4 => D(2),
      I5 => \m70_reg_2836_reg[2]\(2),
      O => \tmp_product__0_carry__0_i_3__13_n_0\
    );
\tmp_product__0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B43870FB3B3FFFF"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(2),
      I1 => D(2),
      I2 => D(1),
      I3 => D(0),
      I4 => \m70_reg_2836_reg[2]\(3),
      I5 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__0_carry__0_i_5__1_n_0\
    );
\tmp_product__0_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(1),
      I1 => \m70_reg_2836_reg[2]\(3),
      O => \tmp_product__0_carry__0_i_6__1_n_0\
    );
\tmp_product__0_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => D(0),
      I1 => \m70_reg_2836_reg[2]\(3),
      I2 => \m70_reg_2836_reg[2]\(2),
      I3 => D(1),
      I4 => D(2),
      I5 => \m70_reg_2836_reg[2]\(1),
      O => \tmp_product__0_carry_i_1__2_n_0\
    );
\tmp_product__0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(1),
      I1 => D(1),
      I2 => \m70_reg_2836_reg[2]\(0),
      I3 => D(2),
      O => \tmp_product__0_carry_i_2__2_n_0\
    );
\tmp_product__0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(0),
      I1 => \m70_reg_2836_reg[2]\(1),
      O => \tmp_product__0_carry_i_3__2_n_0\
    );
\tmp_product__0_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__2_n_0\,
      I1 => \m70_reg_2836_reg[2]\(0),
      I2 => D(1),
      I3 => \m70_reg_2836_reg[2]\(1),
      I4 => D(2),
      O => \tmp_product__0_carry_i_4__2_n_0\
    );
\tmp_product__0_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => D(2),
      I1 => \m70_reg_2836_reg[2]\(0),
      I2 => D(1),
      I3 => \m70_reg_2836_reg[2]\(1),
      I4 => \m70_reg_2836_reg[2]\(2),
      I5 => D(0),
      O => \tmp_product__0_carry_i_5__2_n_0\
    );
\tmp_product__0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(1),
      I1 => D(0),
      I2 => \m70_reg_2836_reg[2]\(0),
      I3 => D(1),
      O => \tmp_product__0_carry_i_6__2_n_0\
    );
\tmp_product__0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(0),
      I1 => \m70_reg_2836_reg[2]\(0),
      O => \tmp_product__0_carry_i_7__1_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__15_carry_i_1_n_0\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__15_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__15_carry_n_5\,
      O(1) => \tmp_product__15_carry_n_6\,
      O(0) => \tmp_product__15_carry_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__15_carry_i_2_n_0\,
      S(1) => \tmp_product__15_carry_i_3_n_0\,
      S(0) => \tmp_product__15_carry_i_4_n_0\
    );
\tmp_product__15_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(3),
      I1 => \m70_reg_2836_reg[2]\(1),
      O => \tmp_product__15_carry_i_1_n_0\
    );
\tmp_product__15_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(2),
      I1 => D(3),
      I2 => \m70_reg_2836_reg[2]\(1),
      I3 => D(4),
      I4 => \m70_reg_2836_reg[2]\(0),
      I5 => D(5),
      O => \tmp_product__15_carry_i_2_n_0\
    );
\tmp_product__15_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \m70_reg_2836_reg[2]\(1),
      I1 => D(3),
      I2 => \m70_reg_2836_reg[2]\(0),
      I3 => D(4),
      O => \tmp_product__15_carry_i_3_n_0\
    );
\tmp_product__15_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(3),
      I1 => \m70_reg_2836_reg[2]\(0),
      O => \tmp_product__15_carry_i_4_n_0\
    );
\tmp_product__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__21_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__21_carry_n_2\,
      CO(0) => \tmp_product__21_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3) => \NLW_tmp_product__21_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => \tmp_product__21_carry_i_3__0_0\(2 downto 0),
      S(3) => '0',
      S(2) => \tmp_product__21_carry_i_1__0_n_0\,
      S(1) => \tmp_product__21_carry_i_2__0_n_0\,
      S(0) => \tmp_product__21_carry_i_3__0_n_0\
    );
\tmp_product__21_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__15_carry_n_5\,
      O => \tmp_product__21_carry_i_1__0_n_0\
    );
\tmp_product__21_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__15_carry_n_6\,
      O => \tmp_product__21_carry_i_2__0_n_0\
    );
\tmp_product__21_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__15_carry_n_7\,
      O => \tmp_product__21_carry_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_18 is
  port (
    B : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_i_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_i_6_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_i_17_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC;
    tmp_product_i_3_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_18 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_18 is
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal tmp_product_i_11_n_0 : STD_LOGIC;
  signal tmp_product_i_12_n_0 : STD_LOGIC;
  signal \tmp_product_i_13__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal tmp_product_i_17_n_2 : STD_LOGIC;
  signal tmp_product_i_17_n_3 : STD_LOGIC;
  signal tmp_product_i_17_n_5 : STD_LOGIC;
  signal tmp_product_i_17_n_6 : STD_LOGIC;
  signal tmp_product_i_17_n_7 : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_6 : STD_LOGIC;
  signal tmp_product_i_3_n_7 : STD_LOGIC;
  signal \tmp_product_i_4__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal \tmp_product_i_7__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_17 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 6x6}}";
begin
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_1_n_2,
      CO(0) => tmp_product_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_3_n_7,
      DI(0) => tmp_product_i_2_n_4,
      O(3) => NLW_tmp_product_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => B(5 downto 3),
      S(3) => '0',
      S(2) => \tmp_product_i_4__0_n_0\,
      S(1) => tmp_product_i_5_n_0,
      S(0) => tmp_product_i_6_n_0
    );
tmp_product_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product_i_17_0(0),
      I2 => Q(3),
      I3 => Q(0),
      I4 => tmp_product,
      I5 => tmp_product_i_17_0(1),
      O => tmp_product_i_10_n_0
    );
tmp_product_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_product_i_17_0(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => tmp_product_i_17_0(1),
      I4 => tmp_product_i_17_0(0),
      I5 => Q(2),
      O => tmp_product_i_11_n_0
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_product_i_17_0(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_17_0(1),
      O => tmp_product_i_12_n_0
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product_i_17_0(0),
      O => \tmp_product_i_13__0_n_0\
    );
tmp_product_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product,
      I2 => tmp_product_i_17_0(1),
      I3 => tmp_product_i_17_0(0),
      I4 => Q(3),
      I5 => tmp_product_i_3_0,
      O => tmp_product_i_16_n_0
    );
tmp_product_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_product_i_17_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_17_n_2,
      CO(0) => tmp_product_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_product_i_6_0(0),
      DI(0) => '0',
      O(3) => NLW_tmp_product_i_17_O_UNCONNECTED(3),
      O(2) => tmp_product_i_17_n_5,
      O(1) => tmp_product_i_17_n_6,
      O(0) => tmp_product_i_17_n_7,
      S(3) => '0',
      S(2) => tmp_product_i_6_1(1),
      S(1) => tmp_product_i_24_n_0,
      S(0) => tmp_product_i_6_1(0)
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_i_7__0_n_0\,
      DI(2) => tmp_product_i_8_n_0,
      DI(1) => tmp_product_i_9_n_0,
      DI(0) => '0',
      O(3) => tmp_product_i_2_n_4,
      O(2 downto 0) => B(2 downto 0),
      S(3) => tmp_product_i_10_n_0,
      S(2) => tmp_product_i_11_n_0,
      S(1) => tmp_product_i_12_n_0,
      S(0) => \tmp_product_i_13__0_n_0\
    );
tmp_product_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_product_i_17_0(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_17_0(4),
      O => tmp_product_i_24_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 1) => NLW_tmp_product_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => NLW_tmp_product_i_3_O_UNCONNECTED(3 downto 2),
      O(1) => tmp_product_i_3_n_6,
      O(0) => tmp_product_i_3_n_7,
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => tmp_product_i_16_n_0
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_6,
      I1 => tmp_product_i_17_n_5,
      O => \tmp_product_i_4__0_n_0\
    );
tmp_product_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_7,
      I1 => tmp_product_i_17_n_6,
      O => tmp_product_i_5_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_2_n_4,
      I1 => tmp_product_i_17_n_7,
      O => tmp_product_i_6_n_0
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_product_i_17_0(0),
      I2 => tmp_product_i_17_0(1),
      I3 => Q(2),
      I4 => Q(1),
      I5 => tmp_product_i_17_0(2),
      O => \tmp_product_i_7__0_n_0\
    );
tmp_product_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_product_i_17_0(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tmp_product_i_17_0(2),
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product_i_17_0(0),
      O => tmp_product_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_19 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m106_reg_3025 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln354_1_reg_3040 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_19 : entity is "case_1_mul_6s_6s_6_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_19 is
  signal \tmp_product__0_carry__0_i_1__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__15_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__15_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__21_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__21_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__28_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__29_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__29_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__29_n_0\,
      S(2) => \tmp_product__0_carry_i_5__29_n_0\,
      S(1) => \tmp_product__0_carry_i_6__29_n_0\,
      S(0) => \tmp_product__0_carry_i_7__28_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__0_i_1__29_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__0_carry__0_i_2__29_n_0\,
      S(0) => \tmp_product__0_carry__0_i_3__27_n_0\
    );
\tmp_product__0_carry__0_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m106_reg_3025(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => m106_reg_3025(2),
      I4 => Q(1),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_1__29_n_0\
    );
\tmp_product__0_carry__0_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => Q(5),
      I2 => \tmp_product__0_carry__0_i_4__26_n_0\,
      O => \tmp_product__0_carry__0_i_2__29_n_0\
    );
\tmp_product__0_carry__0_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__29_n_0\,
      I1 => m106_reg_3025(2),
      I2 => Q(2),
      I3 => m106_reg_3025(1),
      I4 => Q(3),
      I5 => \tmp_product__0_carry__0_i_5__26_n_0\,
      O => \tmp_product__0_carry__0_i_3__27_n_0\
    );
\tmp_product__0_carry__0_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18C0AFFF87FF0FFF"
    )
        port map (
      I0 => Q(2),
      I1 => m106_reg_3025(0),
      I2 => Q(3),
      I3 => m106_reg_3025(2),
      I4 => Q(4),
      I5 => m106_reg_3025(1),
      O => \tmp_product__0_carry__0_i_4__26_n_0\
    );
\tmp_product__0_carry__0_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_5__26_n_0\
    );
\tmp_product__0_carry_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => m106_reg_3025(1),
      I4 => m106_reg_3025(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__28_n_0\
    );
\tmp_product__0_carry_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m106_reg_3025(1),
      I1 => Q(1),
      I2 => m106_reg_3025(2),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_2__29_n_0\
    );
\tmp_product__0_carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => m106_reg_3025(0),
      O => \tmp_product__0_carry_i_3__29_n_0\
    );
\tmp_product__0_carry_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => m106_reg_3025(0),
      I3 => \tmp_product__0_carry_i_8__13_n_0\,
      I4 => Q(0),
      I5 => m106_reg_3025(1),
      O => \tmp_product__0_carry_i_4__29_n_0\
    );
\tmp_product__0_carry_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => m106_reg_3025(2),
      I2 => Q(1),
      I3 => m106_reg_3025(1),
      I4 => m106_reg_3025(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__29_n_0\
    );
\tmp_product__0_carry_i_6__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => Q(1),
      I2 => m106_reg_3025(1),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_6__29_n_0\
    );
\tmp_product__0_carry_i_7__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => m106_reg_3025(0),
      O => \tmp_product__0_carry_i_7__28_n_0\
    );
\tmp_product__0_carry_i_8__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m106_reg_3025(2),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_8__13_n_0\
    );
\tmp_product__15_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__15_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__15_carry_n_2\,
      CO(0) => \tmp_product__15_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__15_carry_i_1__4_n_0\,
      DI(0) => '0',
      O(3) => \NLW_tmp_product__15_carry_O_UNCONNECTED\(3),
      O(2) => \tmp_product__15_carry_n_5\,
      O(1) => \tmp_product__15_carry_n_6\,
      O(0) => \tmp_product__15_carry_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__15_carry_i_2__4_n_0\,
      S(1) => \tmp_product__15_carry_i_3__4_n_0\,
      S(0) => \tmp_product__15_carry_i_4__4_n_0\
    );
\tmp_product__15_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__15_carry_i_1__4_n_0\
    );
\tmp_product__15_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln354_1_reg_3040(0),
      I2 => trunc_ln354_1_reg_3040(1),
      I3 => Q(1),
      I4 => trunc_ln354_1_reg_3040(2),
      I5 => Q(0),
      O => \tmp_product__15_carry_i_2__4_n_0\
    );
\tmp_product__15_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln354_1_reg_3040(0),
      I1 => Q(1),
      I2 => trunc_ln354_1_reg_3040(1),
      I3 => Q(0),
      O => \tmp_product__15_carry_i_3__4_n_0\
    );
\tmp_product__15_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__15_carry_i_4__4_n_0\
    );
\tmp_product__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_tmp_product__21_carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__21_carry_n_2\,
      CO(0) => \tmp_product__21_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3) => \NLW_tmp_product__21_carry_O_UNCONNECTED\(3),
      O(2 downto 0) => dout(5 downto 3),
      S(3) => '0',
      S(2) => \tmp_product__21_carry_i_1__2_n_0\,
      S(1) => \tmp_product__21_carry_i_2__2_n_0\,
      S(0) => \tmp_product__21_carry_i_3__2_n_0\
    );
\tmp_product__21_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__15_carry_n_5\,
      O => \tmp_product__21_carry_i_1__2_n_0\
    );
\tmp_product__21_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__15_carry_n_6\,
      O => \tmp_product__21_carry_i_2__2_n_0\
    );
\tmp_product__21_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__15_carry_n_7\,
      O => \tmp_product__21_carry_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_9_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m70_reg_2836 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_9_1_1 is
  signal \tmp_product__0_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__18_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__27_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__8_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__8_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__8_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__8_n_0\,
      S(2) => \tmp_product__0_carry_i_5__8_n_0\,
      S(1) => \tmp_product__0_carry_i_6__8_n_0\,
      S(0) => \tmp_product__0_carry_i_7__7_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__7_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__7_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__9_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__10_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__7_n_0\
    );
\tmp_product__0_carry__0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => m70_reg_2836(4),
      I1 => Q(0),
      I2 => m70_reg_2836(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => m70_reg_2836(3),
      O => \tmp_product__0_carry__0_i_1__7_n_0\
    );
\tmp_product__0_carry__0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => m70_reg_2836(3),
      I1 => Q(0),
      I2 => m70_reg_2836(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => m70_reg_2836(2),
      O => \tmp_product__0_carry__0_i_2__7_n_0\
    );
\tmp_product__0_carry__0_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4230F50F2DFFA5FF"
    )
        port map (
      I0 => m70_reg_2836(3),
      I1 => Q(0),
      I2 => m70_reg_2836(4),
      I3 => Q(2),
      I4 => m70_reg_2836(5),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_3__9_n_0\
    );
\tmp_product__0_carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__7_n_0\,
      I1 => \tmp_product__0_carry__0_i_6__3_n_0\,
      O => \tmp_product__0_carry__0_i_4__10_n_0\
    );
\tmp_product__0_carry__0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__7_n_0\,
      I1 => \tmp_product__0_carry__0_i_7__3_n_0\,
      O => \tmp_product__0_carry__0_i_5__7_n_0\
    );
\tmp_product__0_carry__0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(0),
      I1 => m70_reg_2836(5),
      I2 => Q(2),
      I3 => m70_reg_2836(3),
      I4 => m70_reg_2836(4),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_6__3_n_0\
    );
\tmp_product__0_carry__0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m70_reg_2836(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => m70_reg_2836(3),
      I4 => Q(2),
      I5 => m70_reg_2836(2),
      O => \tmp_product__0_carry__0_i_7__3_n_0\
    );
\tmp_product__0_carry_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => m70_reg_2836(3),
      I2 => m70_reg_2836(1),
      I3 => Q(2),
      I4 => m70_reg_2836(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__8_n_0\
    );
\tmp_product__0_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m70_reg_2836(1),
      I1 => Q(1),
      I2 => m70_reg_2836(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__8_n_0\
    );
\tmp_product__0_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__8_n_0\
    );
\tmp_product__0_carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__8_n_0\,
      I1 => m70_reg_2836(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => m70_reg_2836(1),
      O => \tmp_product__0_carry_i_4__8_n_0\
    );
\tmp_product__0_carry_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => m70_reg_2836(0),
      I2 => Q(1),
      I3 => m70_reg_2836(1),
      I4 => Q(0),
      I5 => m70_reg_2836(2),
      O => \tmp_product__0_carry_i_5__8_n_0\
    );
\tmp_product__0_carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => m70_reg_2836(1),
      I2 => m70_reg_2836(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__8_n_0\
    );
\tmp_product__0_carry_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__7_n_0\
    );
\tmp_product__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__18_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__18_carry_n_1\,
      CO(1) => \tmp_product__18_carry_n_2\,
      CO(0) => \tmp_product__18_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__18_carry_i_1__0_n_0\,
      DI(1) => \tmp_product__18_carry_i_2__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__18_carry_n_4\,
      O(2) => \tmp_product__18_carry_n_5\,
      O(1) => \tmp_product__18_carry_n_6\,
      O(0) => \tmp_product__18_carry_n_7\,
      S(3) => \tmp_product__18_carry_i_3__0_n_0\,
      S(2) => \tmp_product__18_carry_i_4__0_n_0\,
      S(1) => \tmp_product__18_carry_i_5__0_n_0\,
      S(0) => \tmp_product__18_carry_i_6_n_0\
    );
\tmp_product__18_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(4),
      I1 => m70_reg_2836(1),
      I2 => m70_reg_2836(0),
      I3 => Q(5),
      O => \tmp_product__18_carry_i_1__0_n_0\
    );
\tmp_product__18_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(1),
      I1 => Q(3),
      O => \tmp_product__18_carry_i_2__0_n_0\
    );
\tmp_product__18_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7770888"
    )
        port map (
      I0 => Q(4),
      I1 => m70_reg_2836(1),
      I2 => m70_reg_2836(0),
      I3 => Q(5),
      I4 => \tmp_product__18_carry_i_7_n_0\,
      O => \tmp_product__18_carry_i_3__0_n_0\
    );
\tmp_product__18_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(5),
      I1 => m70_reg_2836(0),
      I2 => m70_reg_2836(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => m70_reg_2836(2),
      O => \tmp_product__18_carry_i_4__0_n_0\
    );
\tmp_product__18_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => m70_reg_2836(1),
      I2 => m70_reg_2836(0),
      I3 => Q(4),
      O => \tmp_product__18_carry_i_5__0_n_0\
    );
\tmp_product__18_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => m70_reg_2836(0),
      O => \tmp_product__18_carry_i_6_n_0\
    );
\tmp_product__18_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(3),
      I1 => m70_reg_2836(3),
      I2 => Q(4),
      I3 => m70_reg_2836(2),
      I4 => Q(5),
      I5 => m70_reg_2836(1),
      O => \tmp_product__18_carry_i_7_n_0\
    );
\tmp_product__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__27_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__27_carry_n_1\,
      CO(1) => \tmp_product__27_carry_n_2\,
      CO(0) => \tmp_product__27_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \tmp_product__27_carry_i_1__0_n_0\,
      S(2) => \tmp_product__27_carry_i_2__0_n_0\,
      S(1) => \tmp_product__27_carry_i_3__0_n_0\,
      S(0) => \tmp_product__27_carry_i_4_n_0\
    );
\tmp_product__27_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \tmp_product__18_carry_n_4\,
      O => \tmp_product__27_carry_i_1__0_n_0\
    );
\tmp_product__27_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__18_carry_n_5\,
      O => \tmp_product__27_carry_i_2__0_n_0\
    );
\tmp_product__27_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__18_carry_n_6\,
      O => \tmp_product__27_carry_i_3__0_n_0\
    );
\tmp_product__27_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__18_carry_n_7\,
      O => \tmp_product__27_carry_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_2s_9_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_2s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_2s_9_1_1 is
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__17_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__16_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__17_n_0\,
      DI(0) => '0',
      O(3 downto 0) => B(3 downto 0),
      S(3) => \tmp_product__0_carry_i_4__17_n_0\,
      S(2) => \tmp_product__0_carry_i_5__17_n_0\,
      S(1) => \tmp_product__0_carry_i_6__17_n_0\,
      S(0) => \tmp_product__0_carry_i_7__16_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => B(7 downto 4),
      S(3) => '1',
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__0_carry_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(2),
      I2 => Q(0),
      I3 => tmp_product(3),
      O => \tmp_product__0_carry_i_1__17_n_0\
    );
\tmp_product__0_carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(1),
      I2 => Q(0),
      I3 => tmp_product(2),
      O => \tmp_product__0_carry_i_2__16_n_0\
    );
\tmp_product__0_carry_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(0),
      I2 => Q(0),
      I3 => tmp_product(1),
      O => \tmp_product__0_carry_i_3__17_n_0\
    );
\tmp_product__0_carry_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"903FCF3F"
    )
        port map (
      I0 => tmp_product(2),
      I1 => tmp_product(4),
      I2 => Q(0),
      I3 => tmp_product(3),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__17_n_0\
    );
\tmp_product__0_carry_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"903FCF3F"
    )
        port map (
      I0 => tmp_product(1),
      I1 => tmp_product(3),
      I2 => Q(0),
      I3 => tmp_product(2),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_5__17_n_0\
    );
\tmp_product__0_carry_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"356AC0C0"
    )
        port map (
      I0 => tmp_product(0),
      I1 => tmp_product(2),
      I2 => Q(0),
      I3 => tmp_product(1),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_6__17_n_0\
    );
\tmp_product__0_carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(1),
      I2 => Q(1),
      I3 => tmp_product(0),
      O => \tmp_product__0_carry_i_7__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1 is
  port (
    out_data_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1 is
  signal \tmp_product__14_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_3\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_7\ : STD_LOGIC;
  signal tmp_product_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_product_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal tmp_product_carry_n_4 : STD_LOGIC;
  signal tmp_product_carry_n_5 : STD_LOGIC;
  signal \NLW_tmp_product__14_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\tmp_product__14_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__14_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__14_carry_n_1\,
      CO(1) => \tmp_product__14_carry_n_2\,
      CO(0) => \tmp_product__14_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__14_carry_i_1_n_0\,
      DI(1) => \tmp_product__14_carry_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => out_data_0(5 downto 2),
      S(3) => \tmp_product__14_carry_i_3_n_0\,
      S(2) => \tmp_product__14_carry_i_4_n_0\,
      S(1) => \tmp_product__14_carry_i_5_n_0\,
      S(0) => \tmp_product__14_carry_i_6_n_0\
    );
\tmp_product__14_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A2AAAAA"
    )
        port map (
      I0 => tmp_product_carry_n_4,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => P(1),
      O => \tmp_product__14_carry_i_1_n_0\
    );
\tmp_product__14_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFBFFFFF"
    )
        port map (
      I0 => tmp_product_carry_n_5,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => P(0),
      O => \tmp_product__14_carry_i_2_n_0\
    );
\tmp_product__14_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"525DADA2"
    )
        port map (
      I0 => \tmp_product_carry__0_n_7\,
      I1 => P(2),
      I2 => \tmp_product__14_carry_i_7_n_0\,
      I3 => P(3),
      I4 => \tmp_product_carry__0_n_6\,
      O => \tmp_product__14_carry_i_3_n_0\
    );
\tmp_product__14_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCB4334B"
    )
        port map (
      I0 => P(1),
      I1 => tmp_product_carry_n_4,
      I2 => P(2),
      I3 => \tmp_product__14_carry_i_7_n_0\,
      I4 => \tmp_product_carry__0_n_7\,
      O => \tmp_product__14_carry_i_4_n_0\
    );
\tmp_product__14_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FD0D02"
    )
        port map (
      I0 => P(0),
      I1 => tmp_product_carry_n_5,
      I2 => \tmp_product__14_carry_i_7_n_0\,
      I3 => P(1),
      I4 => tmp_product_carry_n_4,
      O => \tmp_product__14_carry_i_5_n_0\
    );
\tmp_product__14_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A6AAAAA"
    )
        port map (
      I0 => tmp_product_carry_n_5,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => P(0),
      O => \tmp_product__14_carry_i_6_n_0\
    );
\tmp_product__14_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \tmp_product__14_carry_i_7_n_0\
    );
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_carry_n_0,
      CO(2) => tmp_product_carry_n_1,
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_carry_i_1_n_0,
      DI(2) => tmp_product_carry_i_2_n_0,
      DI(1) => tmp_product_carry_i_3_n_0,
      DI(0) => '0',
      O(3) => tmp_product_carry_n_4,
      O(2) => tmp_product_carry_n_5,
      O(1 downto 0) => out_data_0(1 downto 0),
      S(3) => tmp_product_carry_i_4_n_0,
      S(2) => tmp_product_carry_i_5_n_0,
      S(1) => tmp_product_carry_i_6_n_0,
      S(0) => tmp_product_carry_i_7_n_0
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_carry_n_0,
      CO(3 downto 1) => \NLW_tmp_product_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product_carry__0_n_6\,
      O(0) => \tmp_product_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp_product_carry__0_i_2_n_0\,
      S(0) => \tmp_product_carry__0_i_3_n_0\
    );
\tmp_product_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(5),
      O => \tmp_product_carry__0_i_1_n_0\
    );
\tmp_product_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => Q(1),
      I1 => P(4),
      I2 => P(6),
      I3 => Q(0),
      O => \tmp_product_carry__0_i_2_n_0\
    );
\tmp_product_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => P(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => P(3),
      O => \tmp_product_carry__0_i_3_n_0\
    );
tmp_product_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(4),
      O => tmp_product_carry_i_1_n_0
    );
tmp_product_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(3),
      O => tmp_product_carry_i_2_n_0
    );
tmp_product_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(2),
      O => tmp_product_carry_i_3_n_0
    );
tmp_product_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => P(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => P(2),
      O => tmp_product_carry_i_4_n_0
    );
tmp_product_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => P(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => P(1),
      O => tmp_product_carry_i_5_n_0
    );
tmp_product_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => P(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => P(0),
      O => tmp_product_carry_i_6_n_0
    );
tmp_product_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => P(1),
      O => tmp_product_carry_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln319_reg_2863 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m58_reg_2820 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m66_reg_2831 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1_20 : entity is "case_1_mul_7s_4s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1_20 is
  signal \tmp_product__0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__18_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__18_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__7_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__7_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__7_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => D(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__7_n_0\,
      S(2) => \tmp_product__0_carry_i_5__7_n_0\,
      S(1) => \tmp_product__0_carry_i_6__7_n_0\,
      S(0) => \tmp_product__0_carry_i_7__6_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__6_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__6_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__8_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__9_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__6_n_0\
    );
\tmp_product__0_carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(4),
      I2 => trunc_ln319_reg_2863(1),
      I3 => m58_reg_2820(3),
      I4 => trunc_ln319_reg_2863(2),
      I5 => m58_reg_2820(2),
      O => \tmp_product__0_carry__0_i_1__6_n_0\
    );
\tmp_product__0_carry__0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln319_reg_2863(1),
      I1 => m58_reg_2820(2),
      I2 => trunc_ln319_reg_2863(2),
      I3 => m58_reg_2820(3),
      I4 => trunc_ln319_reg_2863(0),
      I5 => m58_reg_2820(1),
      O => \tmp_product__0_carry__0_i_2__6_n_0\
    );
\tmp_product__0_carry__0_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m58_reg_2820(6),
      I1 => trunc_ln319_reg_2863(0),
      I2 => \tmp_product__0_carry__0_i_6__2_n_0\,
      O => \tmp_product__0_carry__0_i_3__8_n_0\
    );
\tmp_product__0_carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__6_n_0\,
      I1 => \tmp_product__0_carry__0_i_7__2_n_0\,
      O => \tmp_product__0_carry__0_i_4__9_n_0\
    );
\tmp_product__0_carry__0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => \tmp_product__0_carry__0_i_8__22_n_0\,
      I2 => trunc_ln319_reg_2863(2),
      I3 => m58_reg_2820(2),
      I4 => trunc_ln319_reg_2863(1),
      I5 => \tmp_product__0_carry__0_i_9__4_n_0\,
      O => \tmp_product__0_carry__0_i_5__6_n_0\
    );
\tmp_product__0_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B8F4B0FB37F33FF"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(5),
      I2 => trunc_ln319_reg_2863(2),
      I3 => trunc_ln319_reg_2863(1),
      I4 => m58_reg_2820(3),
      I5 => m58_reg_2820(4),
      O => \tmp_product__0_carry__0_i_6__2_n_0\
    );
\tmp_product__0_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(5),
      I2 => trunc_ln319_reg_2863(1),
      I3 => m58_reg_2820(4),
      I4 => m58_reg_2820(3),
      I5 => trunc_ln319_reg_2863(2),
      O => \tmp_product__0_carry__0_i_7__2_n_0\
    );
\tmp_product__0_carry__0_i_8__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => trunc_ln319_reg_2863(0),
      O => \tmp_product__0_carry__0_i_8__22_n_0\
    );
\tmp_product__0_carry__0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(4),
      I2 => trunc_ln319_reg_2863(2),
      I3 => m58_reg_2820(2),
      I4 => m58_reg_2820(3),
      I5 => trunc_ln319_reg_2863(1),
      O => \tmp_product__0_carry__0_i_9__4_n_0\
    );
\tmp_product__0_carry_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => trunc_ln319_reg_2863(0),
      I2 => m58_reg_2820(1),
      I3 => trunc_ln319_reg_2863(2),
      I4 => m58_reg_2820(2),
      I5 => trunc_ln319_reg_2863(1),
      O => \tmp_product__0_carry_i_1__7_n_0\
    );
\tmp_product__0_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln319_reg_2863(1),
      I1 => m58_reg_2820(1),
      I2 => m58_reg_2820(0),
      I3 => trunc_ln319_reg_2863(2),
      O => \tmp_product__0_carry_i_2__7_n_0\
    );
\tmp_product__0_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(1),
      O => \tmp_product__0_carry_i_3__7_n_0\
    );
\tmp_product__0_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => m58_reg_2820(2),
      I1 => trunc_ln319_reg_2863(0),
      I2 => m58_reg_2820(3),
      I3 => m58_reg_2820(0),
      I4 => \tmp_product__0_carry_i_8__2_n_0\,
      I5 => trunc_ln319_reg_2863(1),
      O => \tmp_product__0_carry_i_4__7_n_0\
    );
\tmp_product__0_carry_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln319_reg_2863(2),
      I1 => m58_reg_2820(0),
      I2 => m58_reg_2820(1),
      I3 => trunc_ln319_reg_2863(1),
      I4 => m58_reg_2820(2),
      I5 => trunc_ln319_reg_2863(0),
      O => \tmp_product__0_carry_i_5__7_n_0\
    );
\tmp_product__0_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => trunc_ln319_reg_2863(0),
      I2 => m58_reg_2820(0),
      I3 => trunc_ln319_reg_2863(1),
      O => \tmp_product__0_carry_i_6__7_n_0\
    );
\tmp_product__0_carry_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln319_reg_2863(0),
      I1 => m58_reg_2820(0),
      O => \tmp_product__0_carry_i_7__6_n_0\
    );
\tmp_product__0_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln319_reg_2863(2),
      I1 => m58_reg_2820(1),
      O => \tmp_product__0_carry_i_8__2_n_0\
    );
\tmp_product__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__18_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__18_carry_n_1\,
      CO(1) => \tmp_product__18_carry_n_2\,
      CO(0) => \tmp_product__18_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__18_carry_i_1_n_0\,
      DI(1) => \tmp_product__18_carry_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(6 downto 3),
      S(3) => \tmp_product__18_carry_i_3_n_0\,
      S(2) => \tmp_product__18_carry_i_4_n_0\,
      S(1) => \tmp_product__18_carry_i_5_n_0\,
      S(0) => \tmp_product__18_carry_i_6__0_n_0\
    );
\tmp_product__18_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => m66_reg_2831(0),
      I2 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__18_carry_i_1_n_0\
    );
\tmp_product__18_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m58_reg_2820(0),
      I1 => m66_reg_2831(0),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__18_carry_i_2_n_0\
    );
\tmp_product__18_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"25D5DA2A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => m58_reg_2820(2),
      I2 => m66_reg_2831(0),
      I3 => m58_reg_2820(3),
      I4 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__18_carry_i_3_n_0\
    );
\tmp_product__18_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2AA2D55"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => m58_reg_2820(1),
      I2 => m58_reg_2820(2),
      I3 => m66_reg_2831(0),
      I4 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__18_carry_i_4_n_0\
    );
\tmp_product__18_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FBFB040"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => m58_reg_2820(0),
      I2 => m66_reg_2831(0),
      I3 => m58_reg_2820(1),
      I4 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__18_carry_i_5_n_0\
    );
\tmp_product__18_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m58_reg_2820(0),
      I1 => m66_reg_2831(0),
      I2 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__18_carry_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_10_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m198_reg_3740_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__26_carry_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__26_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__26_carry__0_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__26_carry__0_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m198_reg_3740_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m198_reg_3740_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m198_reg_3740_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m198_reg_3740_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_10_1_1 is
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__26_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__26_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__26_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__26_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__26_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__26_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \m198_reg_3740_reg[1]\(2 downto 0),
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => D(1 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_product__26_carry_i_4\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => \tmp_product__26_carry_i_4_0\(3 downto 0)
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__26_carry__0_i_11\(0),
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_reg_reg[6]\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__26_carry__0_i_11_0\(0)
    );
\tmp_product__26_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__26_carry_n_0\,
      CO(2) => \tmp_product__26_carry_n_1\,
      CO(1) => \tmp_product__26_carry_n_2\,
      CO(0) => \tmp_product__26_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \m198_reg_3740_reg[5]\(1 downto 0),
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => D(5 downto 2),
      S(3 downto 2) => \m198_reg_3740_reg[5]_0\(1 downto 0),
      S(1) => \tmp_product__26_carry_i_5_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__26_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__26_carry_n_0\,
      CO(3) => \NLW_tmp_product__26_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__26_carry__0_n_1\,
      CO(1) => \tmp_product__26_carry__0_n_2\,
      CO(0) => \tmp_product__26_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \m198_reg_3740_reg[9]\(2 downto 0),
      O(3 downto 0) => D(9 downto 6),
      S(3 downto 0) => \m198_reg_3740_reg[9]_0\(3 downto 0)
    );
\tmp_product__26_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => m174_reg_3615(0),
      I2 => Q(0),
      O => \tmp_product__26_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_12_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data_25 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    factor_fu_2240_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_12_1_1 is
  signal \^b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_product__21_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_3\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__2_n_0\ : STD_LOGIC;
  signal tmp_product_carry_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal tmp_product_carry_n_4 : STD_LOGIC;
  signal tmp_product_carry_n_5 : STD_LOGIC;
  signal \NLW_tmp_product__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__21_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_product_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_data_25[1]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out_data_25[2]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_product_carry__0_i_11__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_product_carry__0_i_9__1\ : label is "soft_lutpair29";
begin
  B(7 downto 0) <= \^b\(7 downto 0);
\out_data_25[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b\(0),
      I1 => factor_fu_2240_p3(0),
      O => out_data_25(0)
    );
\out_data_25[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^b\(1),
      I1 => factor_fu_2240_p3(0),
      I2 => factor_fu_2240_p3(1),
      I3 => \^b\(0),
      O => out_data_25(1)
    );
\out_data_25[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777B88878887888"
    )
        port map (
      I0 => factor_fu_2240_p3(2),
      I1 => \^b\(0),
      I2 => factor_fu_2240_p3(1),
      I3 => \^b\(1),
      I4 => \^b\(2),
      I5 => factor_fu_2240_p3(0),
      O => out_data_25(2)
    );
\tmp_product__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__21_carry_n_0\,
      CO(2) => \tmp_product__21_carry_n_1\,
      CO(1) => \tmp_product__21_carry_n_2\,
      CO(0) => \tmp_product__21_carry_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \tmp_product_carry__0_n_7\,
      DI(1) => tmp_product_carry_n_4,
      DI(0) => '0',
      O(3 downto 0) => \^b\(4 downto 1),
      S(3) => \tmp_product__21_carry_i_1__3_n_0\,
      S(2) => \tmp_product__21_carry_i_2__3_n_0\,
      S(1) => tmp_product_carry_n_4,
      S(0) => tmp_product_carry_n_5
    );
\tmp_product__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__21_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__21_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__21_carry__0_n_2\,
      CO(0) => \tmp_product__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__21_carry__0_i_1__0_n_0\,
      DI(0) => \tmp_product__21_carry__0_i_2__0_n_0\,
      O(3) => \NLW_tmp_product__21_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^b\(7 downto 5),
      S(3) => '0',
      S(2) => \tmp_product__21_carry__0_i_3__0_n_0\,
      S(1) => \tmp_product__21_carry__0_i_4__0_n_0\,
      S(0) => \tmp_product__21_carry__0_i_5_n_0\
    );
\tmp_product__21_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => Q(2),
      I2 => \tmp_product_carry__0_n_5\,
      I3 => m174_reg_3615(4),
      I4 => Q(1),
      O => \tmp_product__21_carry__0_i_1__0_n_0\
    );
\tmp_product__21_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => Q(2),
      I2 => \tmp_product_carry__0_n_5\,
      I3 => m174_reg_3615(4),
      I4 => Q(1),
      O => \tmp_product__21_carry__0_i_2__0_n_0\
    );
\tmp_product__21_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => \tmp_product__21_carry__0_i_6_n_0\,
      I1 => \tmp_product__21_carry__0_i_7_n_0\,
      I2 => \tmp_product__21_carry__0_i_8_n_0\,
      I3 => Q(4),
      I4 => m174_reg_3615(3),
      O => \tmp_product__21_carry__0_i_3__0_n_0\
    );
\tmp_product__21_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F878787780F0F0F"
    )
        port map (
      I0 => Q(2),
      I1 => m174_reg_3615(3),
      I2 => \tmp_product__21_carry__0_i_6_n_0\,
      I3 => Q(1),
      I4 => m174_reg_3615(4),
      I5 => \tmp_product_carry__0_n_5\,
      O => \tmp_product__21_carry__0_i_4__0_n_0\
    );
\tmp_product__21_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA566656665666"
    )
        port map (
      I0 => \tmp_product__21_carry__0_i_2__0_n_0\,
      I1 => \tmp_product_carry__0_n_6\,
      I2 => m174_reg_3615(3),
      I3 => Q(1),
      I4 => m174_reg_3615(4),
      I5 => Q(0),
      O => \tmp_product__21_carry__0_i_5_n_0\
    );
\tmp_product__21_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => Q(3),
      I2 => \tmp_product_carry__0_n_4\,
      I3 => m174_reg_3615(4),
      I4 => Q(2),
      O => \tmp_product__21_carry__0_i_6_n_0\
    );
\tmp_product__21_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(1),
      I1 => m174_reg_3615(4),
      I2 => \tmp_product_carry__0_n_5\,
      O => \tmp_product__21_carry__0_i_7_n_0\
    );
\tmp_product__21_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E7111EEF50A55AA"
    )
        port map (
      I0 => \tmp_product_carry__0_n_4\,
      I1 => m174_reg_3615(3),
      I2 => Q(2),
      I3 => \tmp_product_carry__1_n_7\,
      I4 => m174_reg_3615(4),
      I5 => Q(3),
      O => \tmp_product__21_carry__0_i_8_n_0\
    );
\tmp_product__21_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => Q(1),
      I2 => \tmp_product_carry__0_n_6\,
      I3 => m174_reg_3615(4),
      I4 => Q(0),
      O => \tmp_product__21_carry_i_1__3_n_0\
    );
\tmp_product__21_carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product_carry__0_n_7\,
      I1 => m174_reg_3615(3),
      I2 => Q(0),
      O => \tmp_product__21_carry_i_2__3_n_0\
    );
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_carry_n_0,
      CO(2) => tmp_product_carry_n_1,
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_carry_i_1__3_n_0\,
      DI(2) => \tmp_product_carry_i_2__3_n_0\,
      DI(1) => \tmp_product_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3) => tmp_product_carry_n_4,
      O(2) => tmp_product_carry_n_5,
      O(1) => \^b\(0),
      O(0) => NLW_tmp_product_carry_O_UNCONNECTED(0),
      S(3) => \tmp_product_carry_i_4__5_n_0\,
      S(2) => \tmp_product_carry_i_5__2_n_0\,
      S(1) => \tmp_product_carry_i_6__2_n_0\,
      S(0) => '0'
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_carry_n_0,
      CO(3) => \tmp_product_carry__0_n_0\,
      CO(2) => \tmp_product_carry__0_n_1\,
      CO(1) => \tmp_product_carry__0_n_2\,
      CO(0) => \tmp_product_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product_carry__0_i_1__2_n_0\,
      DI(2) => \tmp_product_carry__0_i_2__2_n_0\,
      DI(1) => \tmp_product_carry__0_i_3__2_n_0\,
      DI(0) => \tmp_product_carry__0_i_4__1_n_0\,
      O(3) => \tmp_product_carry__0_n_4\,
      O(2) => \tmp_product_carry__0_n_5\,
      O(1) => \tmp_product_carry__0_n_6\,
      O(0) => \tmp_product_carry__0_n_7\,
      S(3) => \tmp_product_carry__0_i_5__1_n_0\,
      S(2) => \tmp_product_carry__0_i_6__1_n_0\,
      S(1) => \tmp_product_carry__0_i_7__1_n_0\,
      S(0) => \tmp_product_carry__0_i_8__1_n_0\
    );
\tmp_product_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \tmp_product_carry__0_i_10__1_n_0\
    );
\tmp_product_carry__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => m174_reg_3615(0),
      O => \tmp_product_carry__0_i_11__0_n_0\
    );
\tmp_product_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F770770070700000"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => Q(5),
      I2 => m174_reg_3615(2),
      I3 => m174_reg_3615(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \tmp_product_carry__0_i_1__2_n_0\
    );
\tmp_product_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => m174_reg_3615(0),
      I4 => Q(4),
      I5 => m174_reg_3615(2),
      O => \tmp_product_carry__0_i_2__2_n_0\
    );
\tmp_product_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => m174_reg_3615(0),
      I4 => Q(1),
      I5 => m174_reg_3615(2),
      O => \tmp_product_carry__0_i_3__2_n_0\
    );
\tmp_product_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => m174_reg_3615(0),
      I4 => Q(0),
      I5 => m174_reg_3615(2),
      O => \tmp_product_carry__0_i_4__1_n_0\
    );
\tmp_product_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42F52DA5300FFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => m174_reg_3615(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => m174_reg_3615(1),
      I5 => m174_reg_3615(2),
      O => \tmp_product_carry__0_i_5__1_n_0\
    );
\tmp_product_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999A55596665AAA"
    )
        port map (
      I0 => \tmp_product_carry__0_i_2__2_n_0\,
      I1 => m174_reg_3615(1),
      I2 => m174_reg_3615(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \tmp_product_carry__0_i_9__1_n_0\,
      O => \tmp_product_carry__0_i_6__1_n_0\
    );
\tmp_product_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_carry__0_i_3__2_n_0\,
      I1 => \tmp_product_carry__0_i_10__1_n_0\,
      O => \tmp_product_carry__0_i_7__1_n_0\
    );
\tmp_product_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96665AAA6999A555"
    )
        port map (
      I0 => \tmp_product_carry__0_i_4__1_n_0\,
      I1 => m174_reg_3615(1),
      I2 => m174_reg_3615(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_product_carry__0_i_11__0_n_0\,
      O => \tmp_product_carry__0_i_8__1_n_0\
    );
\tmp_product_carry__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => m174_reg_3615(0),
      O => \tmp_product_carry__0_i_9__1_n_0\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \tmp_product_carry_i_1__3_n_0\
    );
\tmp_product_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => m174_reg_3615(1),
      O => \tmp_product_carry_i_2__3_n_0\
    );
\tmp_product_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => m174_reg_3615(0),
      O => \tmp_product_carry_i_3__3_n_0\
    );
\tmp_product_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \tmp_product_carry_i_4__5_n_0\
    );
\tmp_product_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m174_reg_3615(1),
      I1 => Q(0),
      I2 => m174_reg_3615(0),
      I3 => Q(1),
      O => \tmp_product_carry_i_5__2_n_0\
    );
\tmp_product_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => m174_reg_3615(0),
      O => \tmp_product_carry_i_6__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_7_1_1 is
  port (
    out_data_30 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    P : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_7_1_1 is
  signal \tmp_product_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__2_n_0\ : STD_LOGIC;
  signal tmp_product_carry_n_0 : STD_LOGIC;
  signal tmp_product_carry_n_1 : STD_LOGIC;
  signal tmp_product_carry_n_2 : STD_LOGIC;
  signal tmp_product_carry_n_3 : STD_LOGIC;
  signal \NLW_tmp_product_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_carry__0_i_2__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_product_carry__0_i_3__3\ : label is "soft_lutpair30";
begin
tmp_product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_carry_n_0,
      CO(2) => tmp_product_carry_n_1,
      CO(1) => tmp_product_carry_n_2,
      CO(0) => tmp_product_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_carry_i_1__6_n_0\,
      DI(2) => \tmp_product_carry_i_2__6_n_0\,
      DI(1) => \tmp_product_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => out_data_30(3 downto 0),
      S(3) => \tmp_product_carry_i_4__6_n_0\,
      S(2) => \tmp_product_carry_i_5__3_n_0\,
      S(1) => \tmp_product_carry_i_6__3_n_0\,
      S(0) => \tmp_product_carry_i_7__2_n_0\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_carry_n_0,
      CO(3 downto 0) => \NLW_tmp_product_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => out_data_30(4),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product_carry__0_i_1__3_n_0\
    );
\tmp_product_carry__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99566AA6A6AAAAA"
    )
        port map (
      I0 => \tmp_product_carry__0_i_2__3_n_0\,
      I1 => \tmp_product_carry__0_i_3__3_n_0\,
      I2 => P(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => P(3),
      O => \tmp_product_carry__0_i_1__3_n_0\
    );
\tmp_product_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"953F"
    )
        port map (
      I0 => P(2),
      I1 => Q(0),
      I2 => P(4),
      I3 => Q(2),
      O => \tmp_product_carry__0_i_2__3_n_0\
    );
\tmp_product_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(1),
      I1 => Q(2),
      O => \tmp_product_carry__0_i_3__3_n_0\
    );
\tmp_product_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Q(2),
      I1 => P(0),
      I2 => Q(0),
      I3 => P(2),
      O => \tmp_product_carry_i_1__6_n_0\
    );
\tmp_product_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(2),
      I1 => P(0),
      I2 => Q(0),
      I3 => P(2),
      O => \tmp_product_carry_i_2__6_n_0\
    );
\tmp_product_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => Q(0),
      O => \tmp_product_carry_i_3__6_n_0\
    );
\tmp_product_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product_carry_i_1__6_n_0\,
      I1 => Q(0),
      I2 => P(3),
      I3 => \tmp_product_carry__0_i_3__3_n_0\,
      I4 => Q(1),
      I5 => P(2),
      O => \tmp_product_carry_i_4__6_n_0\
    );
\tmp_product_carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(2),
      I1 => Q(0),
      I2 => P(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => P(1),
      O => \tmp_product_carry_i_5__3_n_0\
    );
\tmp_product_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(1),
      I2 => Q(1),
      I3 => P(0),
      O => \tmp_product_carry_i_6__3_n_0\
    );
\tmp_product_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => Q(0),
      O => \tmp_product_carry_i_7__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_6s_7_1_1 is
  port (
    tmp_product : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__19_carry_i_4__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__19_carry_i_4__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_6s_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_6s_7_1_1 is
  signal \^tmp_product\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__10_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__10_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__10_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__10_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__19_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  tmp_product(3 downto 0) <= \^tmp_product\(3 downto 0);
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__0_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_reg_reg(2 downto 0),
      O(3 downto 0) => \^tmp_product\(3 downto 0),
      S(3 downto 0) => p_reg_reg_0(3 downto 0)
    );
\tmp_product__10_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__10_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__10_carry_n_1\,
      CO(1) => \tmp_product__10_carry_n_2\,
      CO(0) => \tmp_product__10_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \tmp_product__19_carry_i_4__3\(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp_product_0(3 downto 0),
      S(3 downto 0) => \tmp_product__19_carry_i_4__3_0\(3 downto 0)
    );
\tmp_product__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__19_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__19_carry_n_1\,
      CO(1) => \tmp_product__19_carry_n_2\,
      CO(0) => \tmp_product__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tmp_product\(2 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => p_reg_reg_1(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_11_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m106_reg_3025_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m106_reg_3025_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    P : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m106_reg_3025 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln354_1_reg_3040 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_11_1_1 is
  signal \tmp_product__0_carry__0_i_10__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__27_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__27_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__50_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__50_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__50_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__50_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__50_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__27_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__50_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__14\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11__13\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__17\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__14\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_product__27_carry__0_i_8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_product__27_carry__0_i_9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_product__27_carry_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_product__50_carry__0_i_11\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_product__50_carry__0_i_12\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_product__50_carry__0_i_13\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_product__50_carry__0_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_product__50_carry__0_i_9\ : label is "soft_lutpair31";
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__29_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__30_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__30_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__30_n_0\,
      S(2) => \tmp_product__0_carry_i_5__30_n_0\,
      S(1) => \tmp_product__0_carry_i_6__30_n_0\,
      S(0) => \tmp_product__0_carry_i_7__29_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__30_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__30_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__26_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__27_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__27_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__23_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__21_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__18_n_0\
    );
\tmp_product__0_carry__0_i_10__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(3),
      I1 => m106_reg_3025(2),
      O => \tmp_product__0_carry__0_i_10__14_n_0\
    );
\tmp_product__0_carry__0_i_11__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(3),
      I1 => m106_reg_3025(1),
      O => \tmp_product__0_carry__0_i_11__13_n_0\
    );
\tmp_product__0_carry__0_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777700070007000"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => P(6),
      I2 => P(5),
      I3 => m106_reg_3025(1),
      I4 => P(4),
      I5 => m106_reg_3025(2),
      O => \tmp_product__0_carry__0_i_1__30_n_0\
    );
\tmp_product__0_carry__0_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(4),
      I1 => m106_reg_3025(1),
      I2 => P(3),
      I3 => m106_reg_3025(2),
      I4 => P(5),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_2__30_n_0\
    );
\tmp_product__0_carry__0_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m106_reg_3025(1),
      I1 => P(3),
      I2 => P(4),
      I3 => m106_reg_3025(2),
      I4 => P(2),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_3__26_n_0\
    );
\tmp_product__0_carry__0_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(2),
      I1 => m106_reg_3025(1),
      I2 => P(1),
      I3 => m106_reg_3025(2),
      I4 => P(3),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_4__27_n_0\
    );
\tmp_product__0_carry__0_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43202FDFF05FAF5F"
    )
        port map (
      I0 => P(4),
      I1 => m106_reg_3025(0),
      I2 => m106_reg_3025(2),
      I3 => P(5),
      I4 => m106_reg_3025(1),
      I5 => P(6),
      O => \tmp_product__0_carry__0_i_5__27_n_0\
    );
\tmp_product__0_carry__0_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__30_n_0\,
      I1 => m106_reg_3025(2),
      I2 => P(4),
      I3 => \tmp_product__0_carry__0_i_9__17_n_0\,
      I4 => P(6),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_6__23_n_0\
    );
\tmp_product__0_carry__0_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__26_n_0\,
      I1 => m106_reg_3025(1),
      I2 => P(4),
      I3 => \tmp_product__0_carry__0_i_10__14_n_0\,
      I4 => P(5),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_7__21_n_0\
    );
\tmp_product__0_carry__0_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__27_n_0\,
      I1 => m106_reg_3025(2),
      I2 => P(2),
      I3 => \tmp_product__0_carry__0_i_11__13_n_0\,
      I4 => P(4),
      I5 => m106_reg_3025(0),
      O => \tmp_product__0_carry__0_i_8__18_n_0\
    );
\tmp_product__0_carry__0_i_9__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(5),
      I1 => m106_reg_3025(1),
      O => \tmp_product__0_carry__0_i_9__17_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__1_n_2\,
      CO(0) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__0_carry__1_i_1__6_n_0\,
      O(3 downto 1) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_product__0_carry__1_i_2__7_n_0\
    );
\tmp_product__0_carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => m106_reg_3025(1),
      I1 => P(6),
      I2 => m106_reg_3025(2),
      I3 => P(5),
      O => \tmp_product__0_carry__1_i_1__6_n_0\
    );
\tmp_product__0_carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => P(5),
      I1 => m106_reg_3025(1),
      I2 => m106_reg_3025(2),
      I3 => P(6),
      O => \tmp_product__0_carry__1_i_2__7_n_0\
    );
\tmp_product__0_carry_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => P(3),
      I2 => P(1),
      I3 => m106_reg_3025(2),
      I4 => P(2),
      I5 => m106_reg_3025(1),
      O => \tmp_product__0_carry_i_1__29_n_0\
    );
\tmp_product__0_carry_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m106_reg_3025(1),
      I1 => P(1),
      I2 => m106_reg_3025(2),
      I3 => P(0),
      O => \tmp_product__0_carry_i_2__30_n_0\
    );
\tmp_product__0_carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => m106_reg_3025(0),
      O => \tmp_product__0_carry_i_3__30_n_0\
    );
\tmp_product__0_carry_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => m106_reg_3025(0),
      I3 => \tmp_product__0_carry_i_8__14_n_0\,
      I4 => P(0),
      I5 => m106_reg_3025(1),
      O => \tmp_product__0_carry_i_4__30_n_0\
    );
\tmp_product__0_carry_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(0),
      I1 => m106_reg_3025(2),
      I2 => P(1),
      I3 => m106_reg_3025(1),
      I4 => m106_reg_3025(0),
      I5 => P(2),
      O => \tmp_product__0_carry_i_5__30_n_0\
    );
\tmp_product__0_carry_i_6__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m106_reg_3025(0),
      I1 => P(1),
      I2 => m106_reg_3025(1),
      I3 => P(0),
      O => \tmp_product__0_carry_i_6__30_n_0\
    );
\tmp_product__0_carry_i_7__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => m106_reg_3025(0),
      O => \tmp_product__0_carry_i_7__29_n_0\
    );
\tmp_product__0_carry_i_8__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(1),
      I1 => m106_reg_3025(2),
      O => \tmp_product__0_carry_i_8__14_n_0\
    );
\tmp_product__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__27_carry_n_0\,
      CO(2) => \tmp_product__27_carry_n_1\,
      CO(1) => \tmp_product__27_carry_n_2\,
      CO(0) => \tmp_product__27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__27_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__27_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__27_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__27_carry_n_4\,
      O(2) => \tmp_product__27_carry_n_5\,
      O(1) => \tmp_product__27_carry_n_6\,
      O(0) => \tmp_product__27_carry_n_7\,
      S(3) => \tmp_product__27_carry_i_4__1_n_0\,
      S(2) => \tmp_product__27_carry_i_5__0_n_0\,
      S(1) => \tmp_product__27_carry_i_6__0_n_0\,
      S(0) => \tmp_product__27_carry_i_7__0_n_0\
    );
\tmp_product__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__27_carry_n_0\,
      CO(3) => \NLW_tmp_product__27_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__27_carry__0_n_1\,
      CO(1) => \tmp_product__27_carry__0_n_2\,
      CO(0) => \tmp_product__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__27_carry__0_i_1__0_n_0\,
      DI(1) => \tmp_product__27_carry__0_i_2__0_n_0\,
      DI(0) => \tmp_product__27_carry__0_i_3__0_n_0\,
      O(3) => \tmp_product__27_carry__0_n_4\,
      O(2) => \tmp_product__27_carry__0_n_5\,
      O(1) => \tmp_product__27_carry__0_n_6\,
      O(0) => \tmp_product__27_carry__0_n_7\,
      S(3) => \tmp_product__27_carry__0_i_4__0_n_0\,
      S(2) => \tmp_product__27_carry__0_i_5__0_n_0\,
      S(1) => \tmp_product__27_carry__0_i_6_n_0\,
      S(0) => \tmp_product__27_carry__0_i_7_n_0\
    );
\tmp_product__27_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(3),
      I1 => trunc_ln354_1_reg_3040(1),
      O => \tmp_product__27_carry__0_i_10_n_0\
    );
\tmp_product__27_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(4),
      I1 => trunc_ln354_1_reg_3040(1),
      I2 => P(3),
      I3 => trunc_ln354_1_reg_3040(2),
      I4 => P(5),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_1__0_n_0\
    );
\tmp_product__27_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln354_1_reg_3040(1),
      I1 => P(3),
      I2 => P(4),
      I3 => trunc_ln354_1_reg_3040(2),
      I4 => P(2),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_2__0_n_0\
    );
\tmp_product__27_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => P(2),
      I1 => trunc_ln354_1_reg_3040(1),
      I2 => P(1),
      I3 => trunc_ln354_1_reg_3040(2),
      I4 => P(3),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_3__0_n_0\
    );
\tmp_product__27_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F302AFF250FD5FF"
    )
        port map (
      I0 => P(4),
      I1 => trunc_ln354_1_reg_3040(0),
      I2 => P(6),
      I3 => trunc_ln354_1_reg_3040(2),
      I4 => trunc_ln354_1_reg_3040(1),
      I5 => P(5),
      O => \tmp_product__27_carry__0_i_4__0_n_0\
    );
\tmp_product__27_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__27_carry__0_i_1__0_n_0\,
      I1 => trunc_ln354_1_reg_3040(2),
      I2 => P(4),
      I3 => \tmp_product__27_carry__0_i_8_n_0\,
      I4 => P(6),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_5__0_n_0\
    );
\tmp_product__27_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__27_carry__0_i_2__0_n_0\,
      I1 => trunc_ln354_1_reg_3040(1),
      I2 => P(4),
      I3 => \tmp_product__27_carry__0_i_9_n_0\,
      I4 => P(5),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_6_n_0\
    );
\tmp_product__27_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__27_carry__0_i_3__0_n_0\,
      I1 => trunc_ln354_1_reg_3040(2),
      I2 => P(2),
      I3 => \tmp_product__27_carry__0_i_10_n_0\,
      I4 => P(4),
      I5 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry__0_i_7_n_0\
    );
\tmp_product__27_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(5),
      I1 => trunc_ln354_1_reg_3040(1),
      O => \tmp_product__27_carry__0_i_8_n_0\
    );
\tmp_product__27_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(3),
      I1 => trunc_ln354_1_reg_3040(2),
      O => \tmp_product__27_carry__0_i_9_n_0\
    );
\tmp_product__27_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln354_1_reg_3040(0),
      I1 => P(3),
      I2 => P(1),
      I3 => trunc_ln354_1_reg_3040(2),
      I4 => P(2),
      I5 => trunc_ln354_1_reg_3040(1),
      O => \tmp_product__27_carry_i_1__1_n_0\
    );
\tmp_product__27_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln354_1_reg_3040(1),
      I1 => P(1),
      I2 => trunc_ln354_1_reg_3040(2),
      I3 => P(0),
      O => \tmp_product__27_carry_i_2__1_n_0\
    );
\tmp_product__27_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry_i_3__1_n_0\
    );
\tmp_product__27_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => trunc_ln354_1_reg_3040(0),
      I3 => \tmp_product__27_carry_i_8_n_0\,
      I4 => P(0),
      I5 => trunc_ln354_1_reg_3040(1),
      O => \tmp_product__27_carry_i_4__1_n_0\
    );
\tmp_product__27_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => P(0),
      I1 => trunc_ln354_1_reg_3040(2),
      I2 => P(1),
      I3 => trunc_ln354_1_reg_3040(1),
      I4 => trunc_ln354_1_reg_3040(0),
      I5 => P(2),
      O => \tmp_product__27_carry_i_5__0_n_0\
    );
\tmp_product__27_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln354_1_reg_3040(0),
      I1 => P(1),
      I2 => trunc_ln354_1_reg_3040(1),
      I3 => P(0),
      O => \tmp_product__27_carry_i_6__0_n_0\
    );
\tmp_product__27_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => trunc_ln354_1_reg_3040(0),
      O => \tmp_product__27_carry_i_7__0_n_0\
    );
\tmp_product__27_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(1),
      I1 => trunc_ln354_1_reg_3040(2),
      O => \tmp_product__27_carry_i_8_n_0\
    );
\tmp_product__50_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__50_carry_n_0\,
      CO(2) => \tmp_product__50_carry_n_1\,
      CO(1) => \tmp_product__50_carry_n_2\,
      CO(0) => \tmp_product__50_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__50_carry_i_1_n_0\,
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => \m106_reg_3025_reg[6]\(3 downto 0),
      S(3) => \tmp_product__50_carry_i_2_n_0\,
      S(2) => \tmp_product__50_carry_i_3_n_0\,
      S(1) => \tmp_product__50_carry_i_4_n_0\,
      S(0) => \tmp_product__50_carry_i_5_n_0\
    );
\tmp_product__50_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__50_carry_n_0\,
      CO(3) => \NLW_tmp_product__50_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__50_carry__0_n_1\,
      CO(1) => \tmp_product__50_carry__0_n_2\,
      CO(0) => \tmp_product__50_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__50_carry__0_i_1_n_0\,
      DI(1) => \tmp_product__50_carry__0_i_2_n_0\,
      DI(0) => \tmp_product__50_carry__0_i_3_n_0\,
      O(3 downto 0) => \m106_reg_3025_reg[6]_0\(3 downto 0),
      S(3) => \tmp_product__50_carry__0_i_4_n_0\,
      S(2) => \tmp_product__50_carry__0_i_5_n_0\,
      S(1) => \tmp_product__50_carry__0_i_6_n_0\,
      S(0) => \tmp_product__50_carry__0_i_7_n_0\
    );
\tmp_product__50_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => \tmp_product__27_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => m106_reg_3025(3),
      I3 => P(1),
      I4 => \tmp_product__50_carry__0_i_8_n_0\,
      O => \tmp_product__50_carry__0_i_1_n_0\
    );
\tmp_product__50_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => m106_reg_3025(3),
      I1 => P(4),
      I2 => \tmp_product__27_carry__0_n_4\,
      O => \tmp_product__50_carry__0_i_10_n_0\
    );
\tmp_product__50_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => P(1),
      I1 => m106_reg_3025(3),
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => \tmp_product__27_carry_n_4\,
      O => \tmp_product__50_carry__0_i_11_n_0\
    );
\tmp_product__50_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \tmp_product__27_carry__0_n_5\,
      I1 => \tmp_product__0_carry__1_n_2\,
      I2 => m106_reg_3025(3),
      I3 => P(3),
      O => \tmp_product__50_carry__0_i_12_n_0\
    );
\tmp_product__50_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => P(2),
      I1 => m106_reg_3025(3),
      O => \tmp_product__50_carry__0_i_13_n_0\
    );
\tmp_product__50_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7770888"
    )
        port map (
      I0 => \tmp_product__27_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => m106_reg_3025(3),
      I3 => P(1),
      I4 => \tmp_product__50_carry__0_i_8_n_0\,
      O => \tmp_product__50_carry__0_i_2_n_0\
    );
\tmp_product__50_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \tmp_product__27_carry__0_n_7\,
      O => \tmp_product__50_carry__0_i_3_n_0\
    );
\tmp_product__50_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"366C933693369336"
    )
        port map (
      I0 => \tmp_product__50_carry__0_i_9_n_0\,
      I1 => \tmp_product__50_carry__0_i_10_n_0\,
      I2 => \tmp_product__27_carry__0_n_5\,
      I3 => \tmp_product__0_carry__1_n_2\,
      I4 => m106_reg_3025(3),
      I5 => P(3),
      O => \tmp_product__50_carry__0_i_4_n_0\
    );
\tmp_product__50_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"399963336333C666"
    )
        port map (
      I0 => \tmp_product__50_carry__0_i_11_n_0\,
      I1 => \tmp_product__50_carry__0_i_12_n_0\,
      I2 => m106_reg_3025(3),
      I3 => P(2),
      I4 => \tmp_product__27_carry__0_n_6\,
      I5 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__50_carry__0_i_5_n_0\
    );
\tmp_product__50_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \tmp_product__27_carry__0_n_6\,
      I1 => \tmp_product__0_carry__1_n_7\,
      I2 => \tmp_product__50_carry__0_i_13_n_0\,
      I3 => \tmp_product__50_carry__0_i_11_n_0\,
      I4 => \tmp_product__27_carry__0_n_7\,
      I5 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__50_carry__0_i_6_n_0\
    );
\tmp_product__50_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product__27_carry__0_n_7\,
      I1 => \tmp_product__0_carry__0_n_4\,
      I2 => m106_reg_3025(3),
      I3 => P(1),
      I4 => \tmp_product__27_carry_n_4\,
      I5 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__50_carry__0_i_7_n_0\
    );
\tmp_product__50_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \tmp_product__27_carry__0_n_6\,
      I1 => \tmp_product__0_carry__1_n_7\,
      I2 => m106_reg_3025(3),
      I3 => P(2),
      O => \tmp_product__50_carry__0_i_8_n_0\
    );
\tmp_product__50_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F770"
    )
        port map (
      I0 => m106_reg_3025(3),
      I1 => P(2),
      I2 => \tmp_product__27_carry__0_n_6\,
      I3 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__50_carry__0_i_9_n_0\
    );
\tmp_product__50_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \tmp_product__27_carry_n_4\,
      O => \tmp_product__50_carry_i_1_n_0\
    );
\tmp_product__50_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \tmp_product__27_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => m106_reg_3025(3),
      I3 => P(0),
      O => \tmp_product__50_carry_i_2_n_0\
    );
\tmp_product__50_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__27_carry_n_5\,
      O => \tmp_product__50_carry_i_3_n_0\
    );
\tmp_product__50_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__27_carry_n_6\,
      O => \tmp_product__50_carry_i_4_n_0\
    );
\tmp_product__50_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__27_carry_n_7\,
      O => \tmp_product__50_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_25 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_9 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1 is
  signal m39_reg_2616_reg_i_10_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_11_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_12_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_13_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_14_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_15_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_16_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_17_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_18_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_19_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_1_n_1 : STD_LOGIC;
  signal m39_reg_2616_reg_i_1_n_2 : STD_LOGIC;
  signal m39_reg_2616_reg_i_1_n_3 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_1 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_2 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_3 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_4 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_5 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_6 : STD_LOGIC;
  signal m39_reg_2616_reg_i_20_n_7 : STD_LOGIC;
  signal m39_reg_2616_reg_i_21_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_22_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_23_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_24_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_25_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_26_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_27_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_28_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_29_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_2_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_2_n_1 : STD_LOGIC;
  signal m39_reg_2616_reg_i_2_n_2 : STD_LOGIC;
  signal m39_reg_2616_reg_i_2_n_3 : STD_LOGIC;
  signal m39_reg_2616_reg_i_2_n_4 : STD_LOGIC;
  signal m39_reg_2616_reg_i_30_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_31_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_32_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_3_n_2 : STD_LOGIC;
  signal m39_reg_2616_reg_i_3_n_3 : STD_LOGIC;
  signal m39_reg_2616_reg_i_3_n_5 : STD_LOGIC;
  signal m39_reg_2616_reg_i_3_n_6 : STD_LOGIC;
  signal m39_reg_2616_reg_i_3_n_7 : STD_LOGIC;
  signal m39_reg_2616_reg_i_4_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_5_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_6_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_7_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_8_n_0 : STD_LOGIC;
  signal m39_reg_2616_reg_i_9_n_0 : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m39_reg_2616_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m39_reg_2616_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m39_reg_2616_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m39_reg_2616_reg_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of m39_reg_2616_reg_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of m39_reg_2616_reg_i_20 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m39_reg_2616_reg_i_21 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of m39_reg_2616_reg_i_24 : label is "soft_lutpair37";
  attribute METHODOLOGY_DRC_VIOS of m39_reg_2616_reg_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
begin
m39_reg_2616_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_m39_reg_2616_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => m39_reg_2616_reg_i_1_n_1,
      CO(1) => m39_reg_2616_reg_i_1_n_2,
      CO(0) => m39_reg_2616_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => m39_reg_2616_reg_i_3_n_6,
      DI(1) => m39_reg_2616_reg_i_3_n_7,
      DI(0) => m39_reg_2616_reg_i_2_n_4,
      O(3 downto 0) => dout(6 downto 3),
      S(3) => m39_reg_2616_reg_i_4_n_0,
      S(2) => m39_reg_2616_reg_i_5_n_0,
      S(1) => m39_reg_2616_reg_i_6_n_0,
      S(0) => m39_reg_2616_reg_i_7_n_0
    );
m39_reg_2616_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_9(0),
      I1 => in_data_25(1),
      O => m39_reg_2616_reg_i_10_n_0
    );
m39_reg_2616_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_data_25(2),
      I1 => m39_reg_2616_reg_i_21_n_0,
      I2 => in_data_25(1),
      I3 => in_data_9(1),
      I4 => in_data_25(0),
      I5 => in_data_9(2),
      O => m39_reg_2616_reg_i_11_n_0
    );
m39_reg_2616_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_25(0),
      I1 => in_data_9(2),
      I2 => in_data_25(1),
      I3 => in_data_9(1),
      I4 => in_data_9(0),
      I5 => in_data_25(2),
      O => m39_reg_2616_reg_i_12_n_0
    );
m39_reg_2616_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_9(0),
      I1 => in_data_25(1),
      I2 => in_data_9(1),
      I3 => in_data_25(0),
      O => m39_reg_2616_reg_i_13_n_0
    );
m39_reg_2616_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_25(0),
      I1 => in_data_9(0),
      O => m39_reg_2616_reg_i_14_n_0
    );
m39_reg_2616_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_9(2),
      I1 => in_data_25(2),
      I2 => in_data_9(1),
      I3 => in_data_25(3),
      I4 => in_data_9(0),
      I5 => in_data_25(4),
      O => m39_reg_2616_reg_i_15_n_0
    );
m39_reg_2616_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_9(2),
      I1 => in_data_25(1),
      I2 => in_data_9(1),
      I3 => in_data_25(2),
      I4 => in_data_9(0),
      I5 => in_data_25(3),
      O => m39_reg_2616_reg_i_16_n_0
    );
m39_reg_2616_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F7F7F78F080808"
    )
        port map (
      I0 => in_data_25(5),
      I1 => in_data_9(0),
      I2 => m39_reg_2616_reg_i_22_n_0,
      I3 => in_data_25(3),
      I4 => in_data_9(2),
      I5 => m39_reg_2616_reg_i_23_n_0,
      O => m39_reg_2616_reg_i_17_n_0
    );
m39_reg_2616_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => m39_reg_2616_reg_i_15_n_0,
      I1 => in_data_9(1),
      I2 => in_data_25(4),
      I3 => m39_reg_2616_reg_i_24_n_0,
      I4 => in_data_25(5),
      I5 => in_data_9(0),
      O => m39_reg_2616_reg_i_18_n_0
    );
m39_reg_2616_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => m39_reg_2616_reg_i_16_n_0,
      I1 => in_data_9(1),
      I2 => in_data_25(3),
      I3 => m39_reg_2616_reg_i_25_n_0,
      I4 => in_data_25(4),
      I5 => in_data_9(0),
      O => m39_reg_2616_reg_i_19_n_0
    );
m39_reg_2616_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m39_reg_2616_reg_i_2_n_0,
      CO(2) => m39_reg_2616_reg_i_2_n_1,
      CO(1) => m39_reg_2616_reg_i_2_n_2,
      CO(0) => m39_reg_2616_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => m39_reg_2616_reg_i_8_n_0,
      DI(2) => m39_reg_2616_reg_i_9_n_0,
      DI(1) => m39_reg_2616_reg_i_10_n_0,
      DI(0) => '0',
      O(3) => m39_reg_2616_reg_i_2_n_4,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => m39_reg_2616_reg_i_11_n_0,
      S(2) => m39_reg_2616_reg_i_12_n_0,
      S(1) => m39_reg_2616_reg_i_13_n_0,
      S(0) => m39_reg_2616_reg_i_14_n_0
    );
m39_reg_2616_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_m39_reg_2616_reg_i_20_CO_UNCONNECTED(3),
      CO(2) => m39_reg_2616_reg_i_20_n_1,
      CO(1) => m39_reg_2616_reg_i_20_n_2,
      CO(0) => m39_reg_2616_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => m39_reg_2616_reg_i_26_n_0,
      DI(1) => m39_reg_2616_reg_i_27_n_0,
      DI(0) => '0',
      O(3) => m39_reg_2616_reg_i_20_n_4,
      O(2) => m39_reg_2616_reg_i_20_n_5,
      O(1) => m39_reg_2616_reg_i_20_n_6,
      O(0) => m39_reg_2616_reg_i_20_n_7,
      S(3) => m39_reg_2616_reg_i_28_n_0,
      S(2) => m39_reg_2616_reg_i_29_n_0,
      S(1) => m39_reg_2616_reg_i_30_n_0,
      S(0) => m39_reg_2616_reg_i_31_n_0
    );
m39_reg_2616_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_25(3),
      I1 => in_data_9(0),
      O => m39_reg_2616_reg_i_21_n_0
    );
m39_reg_2616_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_25(4),
      I1 => in_data_9(1),
      O => m39_reg_2616_reg_i_22_n_0
    );
m39_reg_2616_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => in_data_9(0),
      I1 => in_data_25(6),
      I2 => in_data_25(4),
      I3 => in_data_9(2),
      I4 => in_data_25(5),
      I5 => in_data_9(1),
      O => m39_reg_2616_reg_i_23_n_0
    );
m39_reg_2616_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_25(3),
      I1 => in_data_9(2),
      O => m39_reg_2616_reg_i_24_n_0
    );
m39_reg_2616_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_25(2),
      I1 => in_data_9(2),
      O => m39_reg_2616_reg_i_25_n_0
    );
m39_reg_2616_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_9(4),
      I1 => in_data_25(1),
      I2 => in_data_9(5),
      I3 => in_data_25(0),
      O => m39_reg_2616_reg_i_26_n_0
    );
m39_reg_2616_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_9(3),
      I1 => in_data_25(1),
      O => m39_reg_2616_reg_i_27_n_0
    );
m39_reg_2616_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => m39_reg_2616_reg_i_32_n_0,
      I1 => in_data_25(1),
      I2 => in_data_9(4),
      I3 => in_data_25(0),
      I4 => in_data_9(5),
      O => m39_reg_2616_reg_i_28_n_0
    );
m39_reg_2616_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_25(0),
      I1 => in_data_9(5),
      I2 => in_data_25(1),
      I3 => in_data_9(4),
      I4 => in_data_9(3),
      I5 => in_data_25(2),
      O => m39_reg_2616_reg_i_29_n_0
    );
m39_reg_2616_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => m39_reg_2616_reg_i_2_n_0,
      CO(3 downto 2) => NLW_m39_reg_2616_reg_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => m39_reg_2616_reg_i_3_n_2,
      CO(0) => m39_reg_2616_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => m39_reg_2616_reg_i_15_n_0,
      DI(0) => m39_reg_2616_reg_i_16_n_0,
      O(3) => NLW_m39_reg_2616_reg_i_3_O_UNCONNECTED(3),
      O(2) => m39_reg_2616_reg_i_3_n_5,
      O(1) => m39_reg_2616_reg_i_3_n_6,
      O(0) => m39_reg_2616_reg_i_3_n_7,
      S(3) => '0',
      S(2) => m39_reg_2616_reg_i_17_n_0,
      S(1) => m39_reg_2616_reg_i_18_n_0,
      S(0) => m39_reg_2616_reg_i_19_n_0
    );
m39_reg_2616_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_9(3),
      I1 => in_data_25(1),
      I2 => in_data_9(4),
      I3 => in_data_25(0),
      O => m39_reg_2616_reg_i_30_n_0
    );
m39_reg_2616_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_25(0),
      I1 => in_data_9(3),
      O => m39_reg_2616_reg_i_31_n_0
    );
m39_reg_2616_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => in_data_9(3),
      I1 => in_data_25(3),
      I2 => in_data_25(1),
      I3 => in_data_9(5),
      I4 => in_data_25(2),
      I5 => in_data_9(4),
      O => m39_reg_2616_reg_i_32_n_0
    );
m39_reg_2616_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => m39_reg_2616_reg_i_20_n_4,
      I1 => m39_reg_2616_reg_i_3_n_5,
      I2 => in_data_9(6),
      I3 => in_data_25(0),
      O => m39_reg_2616_reg_i_4_n_0
    );
m39_reg_2616_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m39_reg_2616_reg_i_3_n_6,
      I1 => m39_reg_2616_reg_i_20_n_5,
      O => m39_reg_2616_reg_i_5_n_0
    );
m39_reg_2616_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m39_reg_2616_reg_i_3_n_7,
      I1 => m39_reg_2616_reg_i_20_n_6,
      O => m39_reg_2616_reg_i_6_n_0
    );
m39_reg_2616_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m39_reg_2616_reg_i_2_n_4,
      I1 => m39_reg_2616_reg_i_20_n_7,
      O => m39_reg_2616_reg_i_7_n_0
    );
m39_reg_2616_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_9(1),
      I1 => in_data_25(2),
      I2 => in_data_9(2),
      I3 => in_data_25(1),
      I4 => in_data_25(3),
      I5 => in_data_9(0),
      O => m39_reg_2616_reg_i_8_n_0
    );
m39_reg_2616_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_9(1),
      I1 => in_data_25(1),
      I2 => in_data_9(2),
      I3 => in_data_25(0),
      O => m39_reg_2616_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_21 is
  port (
    out_data_28 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \empty_reg_3590_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    factor_fu_2240_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_21 : entity is "case_1_mul_7s_7s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_21 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^empty_reg_3590_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m211_fu_2422_p2_i_10_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_11_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_2_n_1 : STD_LOGIC;
  signal m211_fu_2422_p2_i_2_n_2 : STD_LOGIC;
  signal m211_fu_2422_p2_i_2_n_3 : STD_LOGIC;
  signal m211_fu_2422_p2_i_3_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_3_n_1 : STD_LOGIC;
  signal m211_fu_2422_p2_i_3_n_2 : STD_LOGIC;
  signal m211_fu_2422_p2_i_3_n_3 : STD_LOGIC;
  signal m211_fu_2422_p2_i_5_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_6_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_7_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_8_n_0 : STD_LOGIC;
  signal m211_fu_2422_p2_i_9_n_0 : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__29_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__37_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__33_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__19_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of m211_fu_2422_p2_i_2 : label is 35;
  attribute ADDER_THRESHOLD of m211_fu_2422_p2_i_3 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_7__23\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_8__20\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__17\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_product__19_carry_i_7__2\ : label is "soft_lutpair38";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \empty_reg_3590_reg[6]\(3 downto 0) <= \^empty_reg_3590_reg[6]\(3 downto 0);
m211_fu_2422_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(1),
      I1 => P(2),
      O => m211_fu_2422_p2_i_10_n_0
    );
m211_fu_2422_p2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(0),
      I1 => P(1),
      O => m211_fu_2422_p2_i_11_n_0
    );
m211_fu_2422_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => m211_fu_2422_p2_i_3_n_0,
      CO(3) => CO(0),
      CO(2) => m211_fu_2422_p2_i_2_n_1,
      CO(1) => m211_fu_2422_p2_i_2_n_2,
      CO(0) => m211_fu_2422_p2_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => factor_fu_2240_p3(6 downto 3),
      O(3 downto 0) => \^empty_reg_3590_reg[6]\(3 downto 0),
      S(3) => m211_fu_2422_p2_i_5_n_0,
      S(2) => m211_fu_2422_p2_i_6_n_0,
      S(1) => m211_fu_2422_p2_i_7_n_0,
      S(0) => m211_fu_2422_p2_i_8_n_0
    );
m211_fu_2422_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m211_fu_2422_p2_i_3_n_0,
      CO(2) => m211_fu_2422_p2_i_3_n_1,
      CO(1) => m211_fu_2422_p2_i_3_n_2,
      CO(0) => m211_fu_2422_p2_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => factor_fu_2240_p3(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => m211_fu_2422_p2_i_9_n_0,
      S(2) => m211_fu_2422_p2_i_10_n_0,
      S(1) => m211_fu_2422_p2_i_11_n_0,
      S(0) => P(0)
    );
m211_fu_2422_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(6),
      I1 => P(7),
      O => m211_fu_2422_p2_i_5_n_0
    );
m211_fu_2422_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(5),
      I1 => P(6),
      O => m211_fu_2422_p2_i_6_n_0
    );
m211_fu_2422_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(4),
      I1 => P(5),
      O => m211_fu_2422_p2_i_7_n_0
    );
m211_fu_2422_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(3),
      I1 => P(4),
      O => m211_fu_2422_p2_i_8_n_0
    );
m211_fu_2422_p2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(2),
      I1 => P(3),
      O => m211_fu_2422_p2_i_9_n_0
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__34_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__37_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__34_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => out_data_28(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__35_n_0\,
      S(2) => \tmp_product__0_carry_i_5__35_n_0\,
      S(1) => \tmp_product__0_carry_i_6__34_n_0\,
      S(0) => \tmp_product__0_carry_i_7__33_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__34_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__34_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__31_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__30_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__29_n_0\
    );
\tmp_product__0_carry__0_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \^o\(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^o\(2),
      I4 => Q(2),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_1__34_n_0\
    );
\tmp_product__0_carry__0_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \^o\(1),
      I2 => \^o\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_2__34_n_0\
    );
\tmp_product__0_carry__0_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(6),
      I2 => \tmp_product__0_carry__0_i_6__25_n_0\,
      O => \tmp_product__0_carry__0_i_3__31_n_0\
    );
\tmp_product__0_carry__0_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__34_n_0\,
      I1 => \^o\(2),
      I2 => Q(3),
      I3 => \tmp_product__0_carry__0_i_7__23_n_0\,
      I4 => Q(5),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_4__30_n_0\
    );
\tmp_product__0_carry__0_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__34_n_0\,
      I1 => \^o\(2),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_i_8__20_n_0\,
      I4 => Q(4),
      I5 => \^o\(0),
      O => \tmp_product__0_carry__0_i_5__29_n_0\
    );
\tmp_product__0_carry__0_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^o\(2),
      I4 => Q(5),
      I5 => \^o\(1),
      O => \tmp_product__0_carry__0_i_6__25_n_0\
    );
\tmp_product__0_carry__0_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^o\(1),
      O => \tmp_product__0_carry__0_i_7__23_n_0\
    );
\tmp_product__0_carry__0_i_8__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^o\(1),
      O => \tmp_product__0_carry__0_i_8__20_n_0\
    );
\tmp_product__0_carry_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(3),
      I2 => \^o\(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^o\(1),
      O => \tmp_product__0_carry_i_1__34_n_0\
    );
\tmp_product__0_carry_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(1),
      I1 => Q(1),
      I2 => \^o\(2),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_2__37_n_0\
    );
\tmp_product__0_carry_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(0),
      O => \tmp_product__0_carry_i_3__34_n_0\
    );
\tmp_product__0_carry_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \^o\(0),
      I3 => \tmp_product__0_carry_i_8__17_n_0\,
      I4 => Q(0),
      I5 => \^o\(1),
      O => \tmp_product__0_carry_i_4__35_n_0\
    );
\tmp_product__0_carry_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(2),
      I2 => Q(1),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__35_n_0\
    );
\tmp_product__0_carry_i_6__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(1),
      I2 => \^o\(1),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_6__34_n_0\
    );
\tmp_product__0_carry_i_7__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(0),
      O => \tmp_product__0_carry_i_7__33_n_0\
    );
\tmp_product__0_carry_i_8__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o\(2),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_8__17_n_0\
    );
\tmp_product__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__19_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__19_carry_n_1\,
      CO(1) => \tmp_product__19_carry_n_2\,
      CO(0) => \tmp_product__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__19_carry_i_1__3_n_0\,
      DI(1) => \tmp_product__19_carry_i_2__2_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__19_carry_n_4\,
      O(2) => \tmp_product__19_carry_n_5\,
      O(1) => \tmp_product__19_carry_n_6\,
      O(0) => \tmp_product__19_carry_n_7\,
      S(3) => \tmp_product__19_carry_i_3__2_n_0\,
      S(2) => \tmp_product__19_carry_i_4__2_n_0\,
      S(1) => \tmp_product__19_carry_i_5__2_n_0\,
      S(0) => \tmp_product__19_carry_i_6__2_n_0\
    );
\tmp_product__19_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^empty_reg_3590_reg[6]\(0),
      I1 => Q(1),
      I2 => \^empty_reg_3590_reg[6]\(1),
      I3 => Q(0),
      O => \tmp_product__19_carry_i_1__3_n_0\
    );
\tmp_product__19_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^o\(3),
      O => \tmp_product__19_carry_i_2__2_n_0\
    );
\tmp_product__19_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F48C0B7C0B7C0B7"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_reg_3590_reg[6]\(0),
      I2 => Q(2),
      I3 => \tmp_product__19_carry_i_7__2_n_0\,
      I4 => \^o\(3),
      I5 => Q(3),
      O => \tmp_product__19_carry_i_3__2_n_0\
    );
\tmp_product__19_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_reg_3590_reg[6]\(1),
      I2 => Q(1),
      I3 => \^empty_reg_3590_reg[6]\(0),
      I4 => \^o\(3),
      I5 => Q(2),
      O => \tmp_product__19_carry_i_4__2_n_0\
    );
\tmp_product__19_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^o\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^empty_reg_3590_reg[6]\(0),
      O => \tmp_product__19_carry_i_5__2_n_0\
    );
\tmp_product__19_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^o\(3),
      O => \tmp_product__19_carry_i_6__2_n_0\
    );
\tmp_product__19_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^empty_reg_3590_reg[6]\(1),
      I1 => Q(1),
      O => \tmp_product__19_carry_i_7__2_n_0\
    );
\tmp_product__28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__28_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__28_carry_n_1\,
      CO(1) => \tmp_product__28_carry_n_2\,
      CO(0) => \tmp_product__28_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => out_data_28(6 downto 3),
      S(3) => \tmp_product__28_carry_i_1__2_n_0\,
      S(2) => \tmp_product__28_carry_i_2__2_n_0\,
      S(1) => \tmp_product__28_carry_i_3__2_n_0\,
      S(0) => \tmp_product__28_carry_i_4__2_n_0\
    );
\tmp_product__28_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_reg_3590_reg[6]\(2),
      I2 => \tmp_product__19_carry_n_4\,
      I3 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__28_carry_i_1__2_n_0\
    );
\tmp_product__28_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__19_carry_n_5\,
      O => \tmp_product__28_carry_i_2__2_n_0\
    );
\tmp_product__28_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__19_carry_n_6\,
      O => \tmp_product__28_carry_i_3__2_n_0\
    );
\tmp_product__28_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__19_carry_n_7\,
      O => \tmp_product__28_carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln326_reg_2810_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln326_reg_2810_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln326_reg_2810 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_22 : entity is "case_1_mul_7s_7s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_22 is
  signal \tmp_product__0_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__8_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__8_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__8_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__3_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__3_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__3_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_3\ : STD_LOGIC;
  signal \^trunc_ln326_reg_2810_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^trunc_ln326_reg_2810_reg[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__0_carry__0_i_4__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_i_4__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__19_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__0_carry__0_i_4__8\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_8__23\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__19\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD of \tmp_product__0_carry_i_8__3\ : label is 35;
begin
  \trunc_ln326_reg_2810_reg[3]\(3 downto 0) <= \^trunc_ln326_reg_2810_reg[3]\(3 downto 0);
  \trunc_ln326_reg_2810_reg[5]\(1 downto 0) <= \^trunc_ln326_reg_2810_reg[5]\(1 downto 0);
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__10_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__10_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__10_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => D(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__10_n_0\,
      S(2) => \tmp_product__0_carry_i_5__10_n_0\,
      S(1) => \tmp_product__0_carry_i_6__10_n_0\,
      S(0) => \tmp_product__0_carry_i_7__9_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__9_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__9_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__11_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__12_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__9_n_0\
    );
\tmp_product__0_carry__0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I2 => Q(1),
      I3 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I4 => Q(0),
      I5 => \^trunc_ln326_reg_2810_reg[5]\(0),
      O => \tmp_product__0_carry__0_i_1__9_n_0\
    );
\tmp_product__0_carry__0_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I3 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_2__9_n_0\
    );
\tmp_product__0_carry__0_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__8_n_5\,
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_i_6__5_n_0\,
      O => \tmp_product__0_carry__0_i_3__11_n_0\
    );
\tmp_product__0_carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__9_n_0\,
      I1 => \tmp_product__0_carry__0_i_7__1_n_0\,
      O => \tmp_product__0_carry__0_i_4__12_n_0\
    );
\tmp_product__0_carry__0_i_4__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_i_8__3_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_i_4__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_i_4__8_n_2\,
      CO(0) => \tmp_product__0_carry__0_i_4__8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => trunc_ln326_reg_2810(5 downto 4),
      O(3) => \NLW_tmp_product__0_carry__0_i_4__8_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_i_4__8_n_5\,
      O(1 downto 0) => \^trunc_ln326_reg_2810_reg[5]\(1 downto 0),
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_7__6_n_0\,
      S(1) => \tmp_product__0_carry__0_i_8__7_n_0\,
      S(0) => \tmp_product__0_carry__0_i_9__9_n_0\
    );
\tmp_product__0_carry__0_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__0_carry__0_i_8__23_n_0\,
      I2 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I3 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I4 => Q(1),
      I5 => \tmp_product__0_carry__0_i_9__5_n_0\,
      O => \tmp_product__0_carry__0_i_5__9_n_0\
    );
\tmp_product__0_carry__0_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3480BBFFB37F33FF"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^trunc_ln326_reg_2810_reg[5]\(0),
      I4 => \^trunc_ln326_reg_2810_reg[5]\(1),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_6__5_n_0\
    );
\tmp_product__0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^trunc_ln326_reg_2810_reg[5]\(0),
      I4 => Q(0),
      I5 => \^trunc_ln326_reg_2810_reg[5]\(1),
      O => \tmp_product__0_carry__0_i_7__1_n_0\
    );
\tmp_product__0_carry__0_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(6),
      I1 => Q(6),
      O => \tmp_product__0_carry__0_i_7__6_n_0\
    );
\tmp_product__0_carry__0_i_8__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I1 => Q(0),
      O => \tmp_product__0_carry__0_i_8__23_n_0\
    );
\tmp_product__0_carry__0_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(5),
      I1 => Q(5),
      O => \tmp_product__0_carry__0_i_8__7_n_0\
    );
\tmp_product__0_carry__0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I2 => Q(0),
      I3 => \^trunc_ln326_reg_2810_reg[5]\(0),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_9__5_n_0\
    );
\tmp_product__0_carry__0_i_9__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(4),
      I1 => Q(4),
      O => \tmp_product__0_carry__0_i_9__9_n_0\
    );
\tmp_product__0_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(2),
      I1 => Q(2),
      O => \tmp_product__0_carry_i_10_n_0\
    );
\tmp_product__0_carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(1),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_11_n_0\
    );
\tmp_product__0_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_12_n_0\
    );
\tmp_product__0_carry_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__10_n_0\
    );
\tmp_product__0_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I1 => Q(1),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__10_n_0\
    );
\tmp_product__0_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(1),
      O => \tmp_product__0_carry_i_3__10_n_0\
    );
\tmp_product__0_carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC993399339933"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I1 => \tmp_product__0_carry_i_8__19_n_0\,
      I2 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I3 => Q(1),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_4__10_n_0\
    );
\tmp_product__0_carry_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I2 => Q(1),
      I3 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_5__10_n_0\
    );
\tmp_product__0_carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I1 => Q(0),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__10_n_0\
    );
\tmp_product__0_carry_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(0),
      O => \tmp_product__0_carry_i_7__9_n_0\
    );
\tmp_product__0_carry_i_8__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(3),
      O => \tmp_product__0_carry_i_8__19_n_0\
    );
\tmp_product__0_carry_i_8__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_i_8__3_n_0\,
      CO(2) => \tmp_product__0_carry_i_8__3_n_1\,
      CO(1) => \tmp_product__0_carry_i_8__3_n_2\,
      CO(0) => \tmp_product__0_carry_i_8__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln326_reg_2810(3 downto 0),
      O(3 downto 0) => \^trunc_ln326_reg_2810_reg[3]\(3 downto 0),
      S(3) => \tmp_product__0_carry_i_9_n_0\,
      S(2) => \tmp_product__0_carry_i_10_n_0\,
      S(1) => \tmp_product__0_carry_i_11_n_0\,
      S(0) => \tmp_product__0_carry_i_12_n_0\
    );
\tmp_product__0_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln326_reg_2810(3),
      I1 => Q(3),
      O => \tmp_product__0_carry_i_9_n_0\
    );
\tmp_product__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__19_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__19_carry_n_1\,
      CO(1) => \tmp_product__19_carry_n_2\,
      CO(0) => \tmp_product__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__19_carry_i_1__0_n_0\,
      DI(1) => \tmp_product__19_carry_i_2__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__19_carry_n_4\,
      O(2) => \tmp_product__19_carry_n_5\,
      O(1) => \tmp_product__19_carry_n_6\,
      O(0) => \tmp_product__19_carry_n_7\,
      S(3) => \tmp_product__19_carry_i_3__0_n_0\,
      S(2) => \tmp_product__19_carry_i_4__0_n_0\,
      S(1) => \tmp_product__19_carry_i_5__0_n_0\,
      S(0) => \tmp_product__19_carry_i_6__0_n_0\
    );
\tmp_product__19_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I3 => Q(5),
      O => \tmp_product__19_carry_i_1__0_n_0\
    );
\tmp_product__19_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(1),
      O => \tmp_product__19_carry_i_2__0_n_0\
    );
\tmp_product__19_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63339CCC3CCC3CCC"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I1 => \tmp_product__19_carry_i_7__0_n_0\,
      I2 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I3 => Q(5),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I5 => Q(4),
      O => \tmp_product__19_carry_i_3__0_n_0\
    );
\tmp_product__19_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I3 => Q(4),
      I4 => \^trunc_ln326_reg_2810_reg[3]\(2),
      I5 => Q(3),
      O => \tmp_product__19_carry_i_4__0_n_0\
    );
\tmp_product__19_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(1),
      I1 => Q(3),
      I2 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I3 => Q(4),
      O => \tmp_product__19_carry_i_5__0_n_0\
    );
\tmp_product__19_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(0),
      O => \tmp_product__19_carry_i_6__0_n_0\
    );
\tmp_product__19_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \^trunc_ln326_reg_2810_reg[3]\(3),
      O => \tmp_product__19_carry_i_7__0_n_0\
    );
\tmp_product__28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__28_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__28_carry_n_1\,
      CO(1) => \tmp_product__28_carry_n_2\,
      CO(0) => \tmp_product__28_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => D(6 downto 3),
      S(3) => \tmp_product__28_carry_i_1__0_n_0\,
      S(2) => \tmp_product__28_carry_i_2__0_n_0\,
      S(1) => \tmp_product__28_carry_i_3__0_n_0\,
      S(0) => \tmp_product__28_carry_i_4__0_n_0\
    );
\tmp_product__28_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^trunc_ln326_reg_2810_reg[3]\(0),
      I1 => Q(6),
      I2 => \tmp_product__19_carry_n_4\,
      I3 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__28_carry_i_1__0_n_0\
    );
\tmp_product__28_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__19_carry_n_5\,
      O => \tmp_product__28_carry_i_2__0_n_0\
    );
\tmp_product__28_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__19_carry_n_6\,
      O => \tmp_product__28_carry_i_3__0_n_0\
    );
\tmp_product__28_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__19_carry_n_7\,
      O => \tmp_product__28_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln319_reg_2863_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln336_reg_2894 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln319_reg_2863 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_23 : entity is "case_1_mul_7s_7s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_23 is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_product__0_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__19_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m89_reg_2952[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m89_reg_2952[1]_i_1\ : label is "soft_lutpair41";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
\m89_reg_2952[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => trunc_ln319_reg_2863(0),
      O => \trunc_ln319_reg_2863_reg[1]\(0)
    );
\m89_reg_2952[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => trunc_ln319_reg_2863(1),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => trunc_ln319_reg_2863(0),
      O => \trunc_ln319_reg_2863_reg[1]\(1)
    );
\m89_reg_2952[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5969696965A5A5A"
    )
        port map (
      I0 => \^d\(2),
      I1 => trunc_ln319_reg_2863(1),
      I2 => trunc_ln319_reg_2863(2),
      I3 => \^d\(0),
      I4 => trunc_ln319_reg_2863(0),
      I5 => \^d\(1),
      O => \trunc_ln319_reg_2863_reg[1]\(2)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__9_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__9_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__9_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => \^d\(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__9_n_0\,
      S(2) => \tmp_product__0_carry_i_5__9_n_0\,
      S(1) => \tmp_product__0_carry_i_6__9_n_0\,
      S(0) => \tmp_product__0_carry_i_7__8_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__8_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__8_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__10_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__11_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__8_n_0\
    );
\tmp_product__0_carry__0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln336_reg_2894(4),
      I1 => Q(0),
      I2 => trunc_ln336_reg_2894(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln336_reg_2894(3),
      O => \tmp_product__0_carry__0_i_1__8_n_0\
    );
\tmp_product__0_carry__0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln336_reg_2894(1),
      I2 => trunc_ln336_reg_2894(3),
      I3 => Q(1),
      I4 => trunc_ln336_reg_2894(2),
      I5 => Q(0),
      O => \tmp_product__0_carry__0_i_2__8_n_0\
    );
\tmp_product__0_carry__0_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln336_reg_2894(6),
      I2 => \tmp_product__0_carry__0_i_6__4_n_0\,
      O => \tmp_product__0_carry__0_i_3__10_n_0\
    );
\tmp_product__0_carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__8_n_0\,
      I1 => \tmp_product__0_carry__0_i_7__4_n_0\,
      O => \tmp_product__0_carry__0_i_4__11_n_0\
    );
\tmp_product__0_carry__0_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__8_n_0\,
      I1 => \tmp_product__0_carry__0_i_8__5_n_0\,
      O => \tmp_product__0_carry__0_i_5__8_n_0\
    );
\tmp_product__0_carry__0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln336_reg_2894(5),
      I2 => Q(2),
      I3 => trunc_ln336_reg_2894(3),
      I4 => Q(1),
      I5 => trunc_ln336_reg_2894(4),
      O => \tmp_product__0_carry__0_i_6__4_n_0\
    );
\tmp_product__0_carry__0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln336_reg_2894(5),
      I2 => Q(1),
      I3 => trunc_ln336_reg_2894(4),
      I4 => Q(2),
      I5 => trunc_ln336_reg_2894(3),
      O => \tmp_product__0_carry__0_i_7__4_n_0\
    );
\tmp_product__0_carry__0_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln336_reg_2894(3),
      I4 => Q(2),
      I5 => trunc_ln336_reg_2894(2),
      O => \tmp_product__0_carry__0_i_8__5_n_0\
    );
\tmp_product__0_carry_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln336_reg_2894(3),
      I2 => trunc_ln336_reg_2894(2),
      I3 => Q(1),
      I4 => trunc_ln336_reg_2894(1),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_1__9_n_0\
    );
\tmp_product__0_carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln336_reg_2894(0),
      O => \tmp_product__0_carry_i_2__9_n_0\
    );
\tmp_product__0_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln336_reg_2894(1),
      O => \tmp_product__0_carry_i_3__9_n_0\
    );
\tmp_product__0_carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__9_n_0\,
      I1 => trunc_ln336_reg_2894(1),
      I2 => trunc_ln336_reg_2894(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__9_n_0\
    );
\tmp_product__0_carry_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln336_reg_2894(1),
      I4 => Q(0),
      I5 => trunc_ln336_reg_2894(2),
      O => \tmp_product__0_carry_i_5__9_n_0\
    );
\tmp_product__0_carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln336_reg_2894(0),
      O => \tmp_product__0_carry_i_6__9_n_0\
    );
\tmp_product__0_carry_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln336_reg_2894(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__8_n_0\
    );
\tmp_product__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__19_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__19_carry_n_1\,
      CO(1) => \tmp_product__19_carry_n_2\,
      CO(0) => \tmp_product__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__19_carry_i_1_n_0\,
      DI(1) => \tmp_product__19_carry_i_2_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__19_carry_n_4\,
      O(2) => \tmp_product__19_carry_n_5\,
      O(1) => \tmp_product__19_carry_n_6\,
      O(0) => \tmp_product__19_carry_n_7\,
      S(3) => \tmp_product__19_carry_i_3_n_0\,
      S(2) => \tmp_product__19_carry_i_4_n_0\,
      S(1) => \tmp_product__19_carry_i_5_n_0\,
      S(0) => \tmp_product__19_carry_i_6_n_0\
    );
\tmp_product__19_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => trunc_ln336_reg_2894(0),
      O => \tmp_product__19_carry_i_1_n_0\
    );
\tmp_product__19_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln336_reg_2894(1),
      O => \tmp_product__19_carry_i_2_n_0\
    );
\tmp_product__19_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => Q(4),
      I2 => trunc_ln336_reg_2894(0),
      I3 => Q(5),
      I4 => \tmp_product__19_carry_i_7_n_0\,
      O => \tmp_product__19_carry_i_3_n_0\
    );
\tmp_product__19_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(0),
      I1 => Q(5),
      I2 => Q(4),
      I3 => trunc_ln336_reg_2894(1),
      I4 => trunc_ln336_reg_2894(2),
      I5 => Q(3),
      O => \tmp_product__19_carry_i_4_n_0\
    );
\tmp_product__19_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln336_reg_2894(1),
      I1 => Q(3),
      I2 => trunc_ln336_reg_2894(0),
      I3 => Q(4),
      O => \tmp_product__19_carry_i_5_n_0\
    );
\tmp_product__19_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln336_reg_2894(0),
      I1 => Q(3),
      O => \tmp_product__19_carry_i_6_n_0\
    );
\tmp_product__19_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln336_reg_2894(1),
      I2 => Q(3),
      I3 => trunc_ln336_reg_2894(3),
      I4 => Q(4),
      I5 => trunc_ln336_reg_2894(2),
      O => \tmp_product__19_carry_i_7_n_0\
    );
\tmp_product__28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__28_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__28_carry_n_1\,
      CO(1) => \tmp_product__28_carry_n_2\,
      CO(0) => \tmp_product__28_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => \^d\(6 downto 3),
      S(3) => \tmp_product__28_carry_i_1_n_0\,
      S(2) => \tmp_product__28_carry_i_2_n_0\,
      S(1) => \tmp_product__28_carry_i_3_n_0\,
      S(0) => \tmp_product__28_carry_i_4_n_0\
    );
\tmp_product__28_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => trunc_ln336_reg_2894(0),
      I1 => Q(6),
      I2 => \tmp_product__0_carry__0_n_5\,
      I3 => \tmp_product__19_carry_n_4\,
      O => \tmp_product__28_carry_i_1_n_0\
    );
\tmp_product__28_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__19_carry_n_5\,
      O => \tmp_product__28_carry_i_2_n_0\
    );
\tmp_product__28_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__19_carry_n_6\,
      O => \tmp_product__28_carry_i_3_n_0\
    );
\tmp_product__28_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__19_carry_n_7\,
      O => \tmp_product__28_carry_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_24 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m81_reg_2937_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln320_reg_2958 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_24 : entity is "case_1_mul_7s_7s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_24 is
  signal \tmp_product__0_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__19_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__28_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__19_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__14_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__14_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__14_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__14_n_0\,
      S(2) => \tmp_product__0_carry_i_5__14_n_0\,
      S(1) => \tmp_product__0_carry_i_6__14_n_0\,
      S(0) => \tmp_product__0_carry_i_7__13_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__0_i_1__13_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_2__13_n_0\,
      O(3) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \tmp_product__0_carry__0_i_3__12_n_0\,
      S(1) => \tmp_product__0_carry__0_i_4__13_n_0\,
      S(0) => \tmp_product__0_carry__0_i_5__13_n_0\
    );
\tmp_product__0_carry__0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln320_reg_2958(0),
      I2 => Q(3),
      I3 => trunc_ln320_reg_2958(2),
      I4 => trunc_ln320_reg_2958(1),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_1__13_n_0\
    );
\tmp_product__0_carry__0_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln320_reg_2958(2),
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(1),
      I4 => Q(3),
      I5 => trunc_ln320_reg_2958(0),
      O => \tmp_product__0_carry__0_i_2__13_n_0\
    );
\tmp_product__0_carry__0_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(6),
      I1 => trunc_ln320_reg_2958(0),
      I2 => \tmp_product__0_carry__0_i_6__6_n_0\,
      O => \tmp_product__0_carry__0_i_3__12_n_0\
    );
\tmp_product__0_carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__13_n_0\,
      I1 => \tmp_product__0_carry__0_i_7__5_n_0\,
      O => \tmp_product__0_carry__0_i_4__13_n_0\
    );
\tmp_product__0_carry__0_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__13_n_0\,
      I1 => \tmp_product__0_carry__0_i_8__6_n_0\,
      O => \tmp_product__0_carry__0_i_5__13_n_0\
    );
\tmp_product__0_carry__0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(5),
      I2 => trunc_ln320_reg_2958(2),
      I3 => Q(3),
      I4 => trunc_ln320_reg_2958(1),
      I5 => Q(4),
      O => \tmp_product__0_carry__0_i_6__6_n_0\
    );
\tmp_product__0_carry__0_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(5),
      I2 => trunc_ln320_reg_2958(1),
      I3 => Q(4),
      I4 => trunc_ln320_reg_2958(2),
      I5 => Q(3),
      O => \tmp_product__0_carry__0_i_7__5_n_0\
    );
\tmp_product__0_carry__0_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln320_reg_2958(0),
      I2 => trunc_ln320_reg_2958(2),
      I3 => Q(2),
      I4 => trunc_ln320_reg_2958(1),
      I5 => Q(3),
      O => \tmp_product__0_carry__0_i_8__6_n_0\
    );
\tmp_product__0_carry_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => trunc_ln320_reg_2958(1),
      I4 => Q(1),
      I5 => trunc_ln320_reg_2958(2),
      O => \tmp_product__0_carry_i_1__14_n_0\
    );
\tmp_product__0_carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln320_reg_2958(1),
      I2 => Q(0),
      I3 => trunc_ln320_reg_2958(2),
      O => \tmp_product__0_carry_i_2__14_n_0\
    );
\tmp_product__0_carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_3__14_n_0\
    );
\tmp_product__0_carry_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__14_n_0\,
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(1),
      I3 => trunc_ln320_reg_2958(2),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__14_n_0\
    );
\tmp_product__0_carry_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(2),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(1),
      I3 => Q(1),
      I4 => trunc_ln320_reg_2958(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__14_n_0\
    );
\tmp_product__0_carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln320_reg_2958(0),
      I2 => Q(0),
      I3 => trunc_ln320_reg_2958(1),
      O => \tmp_product__0_carry_i_6__14_n_0\
    );
\tmp_product__0_carry_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__13_n_0\
    );
\tmp_product__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__19_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__19_carry_n_1\,
      CO(1) => \tmp_product__19_carry_n_2\,
      CO(0) => \tmp_product__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__19_carry_i_1__1_n_0\,
      DI(1) => \tmp_product__19_carry_i_2__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__19_carry_n_4\,
      O(2) => \tmp_product__19_carry_n_5\,
      O(1) => \tmp_product__19_carry_n_6\,
      O(0) => \tmp_product__19_carry_n_7\,
      S(3) => \tmp_product__19_carry_i_3__1_n_0\,
      S(2) => \tmp_product__19_carry_i_4__1_n_0\,
      S(1) => \tmp_product__19_carry_i_5__1_n_0\,
      S(0) => \tmp_product__19_carry_i_6__1_n_0\
    );
\tmp_product__19_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln320_reg_2958(4),
      I2 => Q(0),
      I3 => trunc_ln320_reg_2958(5),
      O => \tmp_product__19_carry_i_1__1_n_0\
    );
\tmp_product__19_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(3),
      I1 => Q(1),
      O => \tmp_product__19_carry_i_2__1_n_0\
    );
\tmp_product__19_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln320_reg_2958(5),
      I2 => trunc_ln320_reg_2958(4),
      I3 => Q(1),
      I4 => \tmp_product__19_carry_i_7__1_n_0\,
      O => \tmp_product__19_carry_i_3__1_n_0\
    );
\tmp_product__19_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(5),
      I1 => Q(0),
      I2 => trunc_ln320_reg_2958(4),
      I3 => Q(1),
      I4 => trunc_ln320_reg_2958(3),
      I5 => Q(2),
      O => \tmp_product__19_carry_i_4__1_n_0\
    );
\tmp_product__19_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln320_reg_2958(3),
      I2 => Q(0),
      I3 => trunc_ln320_reg_2958(4),
      O => \tmp_product__19_carry_i_5__1_n_0\
    );
\tmp_product__19_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln320_reg_2958(3),
      I1 => Q(0),
      O => \tmp_product__19_carry_i_6__1_n_0\
    );
\tmp_product__19_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln320_reg_2958(5),
      I1 => Q(1),
      I2 => Q(3),
      I3 => trunc_ln320_reg_2958(3),
      I4 => Q(2),
      I5 => trunc_ln320_reg_2958(4),
      O => \tmp_product__19_carry_i_7__1_n_0\
    );
\tmp_product__28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__28_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__28_carry_n_1\,
      CO(1) => \tmp_product__28_carry_n_2\,
      CO(0) => \tmp_product__28_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => \m81_reg_2937_reg[0]\(3 downto 0),
      S(3) => \tmp_product__28_carry_i_1__1_n_0\,
      S(2) => \tmp_product__28_carry_i_2__1_n_0\,
      S(1) => \tmp_product__28_carry_i_3__1_n_0\,
      S(0) => \tmp_product__28_carry_i_4__1_n_0\
    );
\tmp_product__28_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln320_reg_2958(6),
      I2 => \tmp_product__19_carry_n_4\,
      I3 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__28_carry_i_1__1_n_0\
    );
\tmp_product__28_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__19_carry_n_5\,
      O => \tmp_product__28_carry_i_2__1_n_0\
    );
\tmp_product__28_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__19_carry_n_6\,
      O => \tmp_product__28_carry_i_3__1_n_0\
    );
\tmp_product__28_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__19_carry_n_7\,
      O => \tmp_product__28_carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_product_i_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_i_7_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_25 : entity is "case_1_mul_7s_7s_7_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_25 is
  signal \tmp_product_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_11__3_n_0\ : STD_LOGIC;
  signal \tmp_product_i_12__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_13__5_n_0\ : STD_LOGIC;
  signal \tmp_product_i_14__2_n_0\ : STD_LOGIC;
  signal tmp_product_i_1_n_1 : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_20_n_1 : STD_LOGIC;
  signal tmp_product_i_20_n_2 : STD_LOGIC;
  signal tmp_product_i_20_n_3 : STD_LOGIC;
  signal tmp_product_i_20_n_4 : STD_LOGIC;
  signal tmp_product_i_20_n_5 : STD_LOGIC;
  signal tmp_product_i_20_n_6 : STD_LOGIC;
  signal tmp_product_i_20_n_7 : STD_LOGIC;
  signal tmp_product_i_21_n_0 : STD_LOGIC;
  signal tmp_product_i_26_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_5 : STD_LOGIC;
  signal tmp_product_i_3_n_6 : STD_LOGIC;
  signal tmp_product_i_3_n_7 : STD_LOGIC;
  signal tmp_product_i_4_n_0 : STD_LOGIC;
  signal tmp_product_i_5_n_0 : STD_LOGIC;
  signal tmp_product_i_6_n_0 : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_20 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 7x7}}";
begin
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_product_i_1_CO_UNCONNECTED(3),
      CO(2) => tmp_product_i_1_n_1,
      CO(1) => tmp_product_i_1_n_2,
      CO(0) => tmp_product_i_1_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_product_i_3_n_6,
      DI(1) => tmp_product_i_3_n_7,
      DI(0) => tmp_product_i_2_n_4,
      O(3 downto 0) => D(6 downto 3),
      S(3) => tmp_product_i_4_n_0,
      S(2) => tmp_product_i_5_n_0,
      S(1) => tmp_product_i_6_n_0,
      S(0) => tmp_product_i_7_n_0
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(1),
      O => \tmp_product_i_10__0_n_0\
    );
\tmp_product_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => tmp_product(2),
      I1 => tmp_product_i_21_n_0,
      I2 => tmp_product(1),
      I3 => Q(1),
      I4 => tmp_product(0),
      I5 => Q(2),
      O => \tmp_product_i_11__3_n_0\
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(2),
      I2 => tmp_product(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tmp_product(2),
      O => \tmp_product_i_12__2_n_0\
    );
\tmp_product_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_product(1),
      I2 => Q(1),
      I3 => tmp_product(0),
      O => \tmp_product_i_13__5_n_0\
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product(0),
      I1 => Q(0),
      O => \tmp_product_i_14__2_n_0\
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_8_n_0,
      DI(2) => tmp_product_i_9_n_0,
      DI(1) => \tmp_product_i_10__0_n_0\,
      DI(0) => '0',
      O(3) => tmp_product_i_2_n_4,
      O(2 downto 0) => D(2 downto 0),
      S(3) => \tmp_product_i_11__3_n_0\,
      S(2) => \tmp_product_i_12__2_n_0\,
      S(1) => \tmp_product_i_13__5_n_0\,
      S(0) => \tmp_product_i_14__2_n_0\
    );
tmp_product_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_product_i_20_CO_UNCONNECTED(3),
      CO(2) => tmp_product_i_20_n_1,
      CO(1) => tmp_product_i_20_n_2,
      CO(0) => tmp_product_i_20_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_product_i_26_n_0,
      DI(1) => tmp_product_i_7_0(0),
      DI(0) => '0',
      O(3) => tmp_product_i_20_n_4,
      O(2) => tmp_product_i_20_n_5,
      O(1) => tmp_product_i_20_n_6,
      O(0) => tmp_product_i_20_n_7,
      S(3 downto 0) => tmp_product_i_7_1(3 downto 0)
    );
tmp_product_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_product(3),
      I1 => Q(0),
      O => tmp_product_i_21_n_0
    );
tmp_product_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_product(1),
      I2 => Q(4),
      I3 => tmp_product(0),
      O => tmp_product_i_26_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 2) => NLW_tmp_product_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3) => NLW_tmp_product_i_3_O_UNCONNECTED(3),
      O(2) => tmp_product_i_3_n_5,
      O(1) => tmp_product_i_3_n_6,
      O(0) => tmp_product_i_3_n_7,
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
tmp_product_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => tmp_product_i_20_n_4,
      I1 => tmp_product_i_3_n_5,
      I2 => Q(5),
      I3 => tmp_product(0),
      O => tmp_product_i_4_n_0
    );
tmp_product_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_6,
      I1 => tmp_product_i_20_n_5,
      O => tmp_product_i_5_n_0
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_7,
      I1 => tmp_product_i_20_n_6,
      O => tmp_product_i_6_n_0
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_2_n_4,
      I1 => tmp_product_i_20_n_7,
      O => tmp_product_i_7_n_0
    );
tmp_product_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(2),
      I2 => Q(2),
      I3 => tmp_product(1),
      I4 => tmp_product(3),
      I5 => Q(0),
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(1),
      I2 => Q(2),
      I3 => tmp_product(0),
      O => tmp_product_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_5s_8_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    in_data_20_1_sp_1 : out STD_LOGIC;
    in_data_18_1_sp_1 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_21 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_data_19 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    in_data_20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_data_18 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_5s_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_5s_8_1_1 is
  signal \^b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_data_18_1_sn_1 : STD_LOGIC;
  signal in_data_20_1_sn_1 : STD_LOGIC;
  signal \mul_ln267_reg_2659[2]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__21_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__21_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln267_reg_2659[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mul_ln267_reg_2659[2]_i_3\ : label is "soft_lutpair42";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_product__21_carry_i_1\ : label is "lutpair0";
  attribute HLUTNM of \tmp_product__21_carry_i_4\ : label is "lutpair0";
begin
  B(7 downto 0) <= \^b\(7 downto 0);
  in_data_18_1_sp_1 <= in_data_18_1_sn_1;
  in_data_20_1_sp_1 <= in_data_20_1_sn_1;
\mul_ln267_reg_2659[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b\(0),
      I1 => in_data_20(0),
      I2 => in_data_18(0),
      O => D(0)
    );
\mul_ln267_reg_2659[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D828A0A078880000"
    )
        port map (
      I0 => in_data_18(0),
      I1 => in_data_20(1),
      I2 => in_data_20(0),
      I3 => in_data_18(1),
      I4 => \^b\(0),
      I5 => \^b\(1),
      O => D(1)
    );
\mul_ln267_reg_2659[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D22D8DD2D222722"
    )
        port map (
      I0 => \^b\(0),
      I1 => in_data_20_1_sn_1,
      I2 => in_data_18_1_sn_1,
      I3 => \^b\(1),
      I4 => \mul_ln267_reg_2659[2]_i_4_n_0\,
      I5 => \^b\(2),
      O => D(2)
    );
\mul_ln267_reg_2659[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808877707F78777"
    )
        port map (
      I0 => in_data_20(1),
      I1 => in_data_18(1),
      I2 => in_data_18(0),
      I3 => in_data_20(2),
      I4 => in_data_20(0),
      I5 => in_data_18(2),
      O => in_data_20_1_sn_1
    );
\mul_ln267_reg_2659[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => in_data_18(1),
      I1 => in_data_20(0),
      I2 => in_data_20(1),
      I3 => in_data_18(0),
      O => in_data_18_1_sn_1
    );
\mul_ln267_reg_2659[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_data_18(0),
      I1 => in_data_20(0),
      O => \mul_ln267_reg_2659[2]_i_4_n_0\
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1 downto 0) => \^b\(1 downto 0),
      S(3) => \tmp_product__0_carry_i_4_n_0\,
      S(2) => \tmp_product__0_carry_i_5_n_0\,
      S(1) => \tmp_product__0_carry_i_6_n_0\,
      S(0) => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_21(3),
      I1 => in_data_19(0),
      I2 => in_data_21(2),
      I3 => in_data_19(1),
      I4 => in_data_21(1),
      I5 => in_data_19(2),
      O => \tmp_product__0_carry_i_1_n_0\
    );
\tmp_product__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_19(1),
      I1 => in_data_21(1),
      I2 => in_data_19(2),
      I3 => in_data_21(0),
      O => \tmp_product__0_carry_i_2__0_n_0\
    );
\tmp_product__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_21(0),
      I1 => in_data_19(1),
      O => \tmp_product__0_carry_i_3_n_0\
    );
\tmp_product__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A953F3F6A6AC0C0"
    )
        port map (
      I0 => in_data_21(2),
      I1 => in_data_19(0),
      I2 => in_data_21(3),
      I3 => in_data_21(0),
      I4 => in_data_19(1),
      I5 => \tmp_product__0_carry_i_8_n_0\,
      O => \tmp_product__0_carry_i_4_n_0\
    );
\tmp_product__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_data_21(0),
      I1 => in_data_19(2),
      I2 => in_data_21(1),
      I3 => in_data_19(1),
      I4 => in_data_21(2),
      I5 => in_data_19(0),
      O => \tmp_product__0_carry_i_5_n_0\
    );
\tmp_product__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => in_data_21(1),
      I1 => in_data_19(0),
      I2 => in_data_19(1),
      I3 => in_data_21(0),
      O => \tmp_product__0_carry_i_6_n_0\
    );
\tmp_product__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_19(0),
      I1 => in_data_21(0),
      O => \tmp_product__0_carry_i_7_n_0\
    );
\tmp_product__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_21(1),
      I1 => in_data_19(2),
      O => \tmp_product__0_carry_i_8_n_0\
    );
\tmp_product__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__21_carry_n_0\,
      CO(2) => \tmp_product__21_carry_n_1\,
      CO(1) => \tmp_product__21_carry_n_2\,
      CO(0) => \tmp_product__21_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__21_carry_i_1_n_0\,
      DI(2) => \tmp_product__21_carry_i_2_n_0\,
      DI(1) => \tmp_product__0_carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => \^b\(5 downto 2),
      S(3) => \tmp_product__21_carry_i_3_n_0\,
      S(2) => \tmp_product__21_carry_i_4_n_0\,
      S(1) => \tmp_product__21_carry_i_5_n_0\,
      S(0) => \tmp_product__0_carry_n_5\
    );
\tmp_product__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__21_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp_product__21_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_product__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_product__21_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_tmp_product__21_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^b\(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \tmp_product__21_carry__0_i_2_n_0\,
      S(0) => \tmp_product__21_carry__0_i_3_n_0\
    );
\tmp_product__21_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF0888"
    )
        port map (
      I0 => in_data_19(3),
      I1 => in_data_21(2),
      I2 => in_data_19(4),
      I3 => in_data_21(1),
      I4 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__21_carry__0_i_1_n_0\
    );
\tmp_product__21_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5BF2A2A2A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => in_data_21(2),
      I2 => in_data_19(4),
      I3 => in_data_21(3),
      I4 => in_data_19(3),
      I5 => \tmp_product__21_carry__0_i_4_n_0\,
      O => \tmp_product__21_carry__0_i_2_n_0\
    );
\tmp_product__21_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__21_carry__0_i_1_n_0\,
      I1 => in_data_19(3),
      I2 => in_data_21(3),
      I3 => in_data_19(4),
      I4 => in_data_21(2),
      I5 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__21_carry__0_i_3_n_0\
    );
\tmp_product__21_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => in_data_19(4),
      I1 => in_data_21(3),
      I2 => in_data_21(4),
      I3 => in_data_19(3),
      I4 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__21_carry__0_i_4_n_0\
    );
\tmp_product__21_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => in_data_19(4),
      I2 => in_data_21(0),
      O => \tmp_product__21_carry_i_1_n_0\
    );
\tmp_product__21_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => in_data_19(4),
      I2 => in_data_21(0),
      O => \tmp_product__21_carry_i_2_n_0\
    );
\tmp_product__21_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__21_carry_i_1_n_0\,
      I1 => in_data_19(3),
      I2 => in_data_21(2),
      I3 => in_data_19(4),
      I4 => in_data_21(1),
      I5 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__21_carry_i_3_n_0\
    );
\tmp_product__21_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => in_data_19(4),
      I2 => in_data_21(0),
      I3 => in_data_19(3),
      I4 => in_data_21(1),
      O => \tmp_product__21_carry_i_4_n_0\
    );
\tmp_product__21_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => in_data_19(3),
      I2 => in_data_21(0),
      O => \tmp_product__21_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln389_reg_3415 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m154_reg_3410 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1 is
  signal \tmp_product__0_carry__0_i_1__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__38_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__36_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__36_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__35_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__34_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__12_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__12_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__12_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__12_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__38_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__35_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__35_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2) => \tmp_product__0_carry_n_5\,
      O(1) => \tmp_product__0_carry_n_6\,
      O(0) => \tmp_product__0_carry_n_7\,
      S(3) => \tmp_product__0_carry_i_4__36_n_0\,
      S(2) => \tmp_product__0_carry_i_5__36_n_0\,
      S(1) => \tmp_product__0_carry_i_6__35_n_0\,
      S(0) => \tmp_product__0_carry_i_7__34_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__0_carry__0_i_1__35_n_0\
    );
\tmp_product__0_carry__0_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln389_reg_3415(1),
      I1 => Q(4),
      I2 => \tmp_product__0_carry__0_i_2__35_n_0\,
      O => \tmp_product__0_carry__0_i_1__35_n_0\
    );
\tmp_product__0_carry__0_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42302DFFF50FA5FF"
    )
        port map (
      I0 => trunc_ln389_reg_3415(1),
      I1 => Q(1),
      I2 => trunc_ln389_reg_3415(2),
      I3 => Q(3),
      I4 => Q(2),
      I5 => m154_reg_3410(0),
      O => \tmp_product__0_carry__0_i_2__35_n_0\
    );
\tmp_product__0_carry_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => trunc_ln389_reg_3415(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => m154_reg_3410(0),
      I4 => Q(2),
      I5 => trunc_ln389_reg_3415(2),
      O => \tmp_product__0_carry_i_1__38_n_0\
    );
\tmp_product__0_carry_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(0),
      I1 => m154_reg_3410(0),
      I2 => Q(1),
      I3 => trunc_ln389_reg_3415(2),
      O => \tmp_product__0_carry_i_2__35_n_0\
    );
\tmp_product__0_carry_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln389_reg_3415(1),
      O => \tmp_product__0_carry_i_3__35_n_0\
    );
\tmp_product__0_carry_i_4__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__38_n_0\,
      I1 => Q(1),
      I2 => trunc_ln389_reg_3415(2),
      I3 => Q(0),
      I4 => m154_reg_3410(0),
      O => \tmp_product__0_carry_i_4__36_n_0\
    );
\tmp_product__0_carry_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => trunc_ln389_reg_3415(2),
      I1 => Q(1),
      I2 => m154_reg_3410(0),
      I3 => Q(0),
      I4 => trunc_ln389_reg_3415(1),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__36_n_0\
    );
\tmp_product__0_carry_i_6__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln389_reg_3415(1),
      I1 => Q(1),
      I2 => trunc_ln389_reg_3415(2),
      I3 => Q(0),
      O => \tmp_product__0_carry_i_6__35_n_0\
    );
\tmp_product__0_carry_i_7__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln389_reg_3415(1),
      O => \tmp_product__0_carry_i_7__34_n_0\
    );
\tmp_product__12_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__12_carry_n_0\,
      CO(2) => \tmp_product__12_carry_n_1\,
      CO(1) => \tmp_product__12_carry_n_2\,
      CO(0) => \tmp_product__12_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_n_5\,
      DI(2) => \tmp_product__12_carry_i_1__3_n_0\,
      DI(1) => \tmp_product__0_carry_n_6\,
      DI(0) => \tmp_product__0_carry_n_7\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \tmp_product__12_carry_i_2__3_n_0\,
      S(2) => \tmp_product__12_carry_i_3_n_0\,
      S(1) => \tmp_product__12_carry_i_4_n_0\,
      S(0) => \tmp_product__12_carry_i_5_n_0\
    );
\tmp_product__12_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__12_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__12_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__12_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => D(4),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__12_carry__0_i_1_n_0\
    );
\tmp_product__12_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => Q(4),
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => Q(5),
      I4 => trunc_ln389_reg_3415(0),
      O => \tmp_product__12_carry__0_i_1_n_0\
    );
\tmp_product__12_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_carry_n_5\,
      O => \tmp_product__12_carry_i_1__3_n_0\
    );
\tmp_product__12_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__0_carry_n_5\,
      I1 => \tmp_product__0_carry_n_4\,
      I2 => trunc_ln389_reg_3415(0),
      I3 => Q(4),
      O => \tmp_product__12_carry_i_2__3_n_0\
    );
\tmp_product__12_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \tmp_product__0_carry_n_5\,
      I1 => trunc_ln389_reg_3415(0),
      I2 => Q(3),
      O => \tmp_product__12_carry_i_3_n_0\
    );
\tmp_product__12_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => Q(2),
      I2 => \tmp_product__0_carry_n_6\,
      O => \tmp_product__12_carry_i_4_n_0\
    );
\tmp_product__12_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln389_reg_3415(0),
      I1 => Q(1),
      I2 => \tmp_product__0_carry_n_7\,
      O => \tmp_product__12_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_26 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    m70_reg_2836 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m92_reg_2910_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_26 : entity is "case_1_mul_8s_6s_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_26 is
  signal \^b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m92_reg_2910[3]_i_2_n_0\ : STD_LOGIC;
  signal \m92_reg_2910[3]_i_3_n_0\ : STD_LOGIC;
  signal \m92_reg_2910[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__34_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__34_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  B(7 downto 0) <= \^b\(7 downto 0);
\m92_reg_2910[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \m92_reg_2910[3]_i_2_n_0\,
      I1 => \m92_reg_2910_reg[3]\(3),
      I2 => \m92_reg_2910[3]_i_3_n_0\,
      I3 => \^b\(0),
      I4 => \m92_reg_2910[3]_i_4_n_0\,
      O => D(0)
    );
\m92_reg_2910[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474748B74B877777"
    )
        port map (
      I0 => \^b\(3),
      I1 => \m92_reg_2910_reg[3]\(0),
      I2 => \^b\(2),
      I3 => \^b\(1),
      I4 => \m92_reg_2910_reg[3]\(1),
      I5 => \m92_reg_2910_reg[3]\(2),
      O => \m92_reg_2910[3]_i_2_n_0\
    );
\m92_reg_2910[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B7B848B4887888"
    )
        port map (
      I0 => \^b\(3),
      I1 => \m92_reg_2910_reg[3]\(0),
      I2 => \^b\(2),
      I3 => \m92_reg_2910_reg[3]\(1),
      I4 => \^b\(1),
      I5 => \m92_reg_2910_reg[3]\(2),
      O => \m92_reg_2910[3]_i_3_n_0\
    );
\m92_reg_2910[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777888B8887888"
    )
        port map (
      I0 => \^b\(3),
      I1 => \m92_reg_2910_reg[3]\(0),
      I2 => \m92_reg_2910_reg[3]\(1),
      I3 => \^b\(2),
      I4 => \^b\(1),
      I5 => \m92_reg_2910_reg[3]\(2),
      O => \m92_reg_2910[3]_i_4_n_0\
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__3_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__3_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => \^b\(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__3_n_0\,
      S(2) => \tmp_product__0_carry_i_5__3_n_0\,
      S(1) => \tmp_product__0_carry_i_6__3_n_0\,
      S(0) => \tmp_product__0_carry_i_7__2_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__3_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__2_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__3_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__5_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__3_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__8_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__8_n_0\
    );
\tmp_product__0_carry__0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => m70_reg_2836(0),
      I2 => m70_reg_2836(1),
      I3 => Q(4),
      I4 => m70_reg_2836(2),
      I5 => Q(3),
      O => \tmp_product__0_carry__0_i_10__2_n_0\
    );
\tmp_product__0_carry__0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => m70_reg_2836(0),
      I2 => m70_reg_2836(1),
      I3 => Q(3),
      I4 => m70_reg_2836(2),
      I5 => Q(2),
      O => \tmp_product__0_carry__0_i_11__2_n_0\
    );
\tmp_product__0_carry__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => Q(5),
      I1 => m70_reg_2836(0),
      I2 => Q(3),
      I3 => m70_reg_2836(1),
      I4 => m70_reg_2836(2),
      I5 => Q(4),
      O => \tmp_product__0_carry__0_i_1__3_n_0\
    );
\tmp_product__0_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => Q(4),
      I1 => m70_reg_2836(0),
      I2 => Q(2),
      I3 => m70_reg_2836(1),
      I4 => m70_reg_2836(2),
      I5 => Q(3),
      O => \tmp_product__0_carry__0_i_2__2_n_0\
    );
\tmp_product__0_carry__0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m70_reg_2836(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => m70_reg_2836(1),
      I4 => Q(2),
      I5 => m70_reg_2836(0),
      O => \tmp_product__0_carry__0_i_3__3_n_0\
    );
\tmp_product__0_carry__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(7),
      I1 => m70_reg_2836(0),
      I2 => \tmp_product__0_carry__0_i_8__3_n_0\,
      O => \tmp_product__0_carry__0_i_4__5_n_0\
    );
\tmp_product__0_carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__3_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__1_n_0\,
      O => \tmp_product__0_carry__0_i_5__3_n_0\
    );
\tmp_product__0_carry__0_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__2_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__2_n_0\,
      O => \tmp_product__0_carry__0_i_6__8_n_0\
    );
\tmp_product__0_carry__0_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__3_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__2_n_0\,
      O => \tmp_product__0_carry__0_i_7__8_n_0\
    );
\tmp_product__0_carry__0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(6),
      I2 => m70_reg_2836(2),
      I3 => Q(4),
      I4 => m70_reg_2836(1),
      I5 => Q(5),
      O => \tmp_product__0_carry__0_i_8__3_n_0\
    );
\tmp_product__0_carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(6),
      I2 => m70_reg_2836(1),
      I3 => Q(5),
      I4 => m70_reg_2836(2),
      I5 => Q(4),
      O => \tmp_product__0_carry__0_i_9__1_n_0\
    );
\tmp_product__0_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => m70_reg_2836(1),
      I4 => Q(1),
      I5 => m70_reg_2836(2),
      O => \tmp_product__0_carry_i_1__3_n_0\
    );
\tmp_product__0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m70_reg_2836(1),
      I2 => Q(0),
      I3 => m70_reg_2836(2),
      O => \tmp_product__0_carry_i_2__3_n_0\
    );
\tmp_product__0_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_3__3_n_0\
    );
\tmp_product__0_carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__3_n_0\,
      I1 => Q(0),
      I2 => m70_reg_2836(2),
      I3 => m70_reg_2836(1),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__3_n_0\
    );
\tmp_product__0_carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m70_reg_2836(2),
      I1 => Q(0),
      I2 => m70_reg_2836(1),
      I3 => Q(1),
      I4 => m70_reg_2836(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__3_n_0\
    );
\tmp_product__0_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m70_reg_2836(0),
      I2 => Q(0),
      I3 => m70_reg_2836(1),
      O => \tmp_product__0_carry_i_6__3_n_0\
    );
\tmp_product__0_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__2_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__2_n_0\,
      DI(2) => \tmp_product__22_carry_i_2_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__0_n_0\,
      S(2) => \tmp_product__22_carry_i_5__0_n_0\,
      S(1) => \tmp_product__22_carry_i_6__0_n_0\,
      S(0) => \tmp_product__22_carry_i_7__0_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\tmp_product__22_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => m70_reg_2836(3),
      I1 => Q(3),
      I2 => m70_reg_2836(4),
      I3 => Q(2),
      I4 => m70_reg_2836(5),
      I5 => Q(1),
      O => \tmp_product__22_carry_i_1__2_n_0\
    );
\tmp_product__22_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => m70_reg_2836(5),
      I1 => Q(0),
      I2 => m70_reg_2836(4),
      I3 => Q(1),
      O => \tmp_product__22_carry_i_2_n_0\
    );
\tmp_product__22_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(3),
      I1 => Q(1),
      O => \tmp_product__22_carry_i_3__0_n_0\
    );
\tmp_product__22_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6A6A"
    )
        port map (
      I0 => \tmp_product__22_carry_i_1__2_n_0\,
      I1 => m70_reg_2836(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => m70_reg_2836(5),
      O => \tmp_product__22_carry_i_4__0_n_0\
    );
\tmp_product__22_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(1),
      I1 => m70_reg_2836(4),
      I2 => Q(0),
      I3 => m70_reg_2836(5),
      I4 => m70_reg_2836(3),
      I5 => Q(2),
      O => \tmp_product__22_carry_i_5__0_n_0\
    );
\tmp_product__22_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m70_reg_2836(3),
      I2 => Q(0),
      I3 => m70_reg_2836(4),
      O => \tmp_product__22_carry_i_6__0_n_0\
    );
\tmp_product__22_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m70_reg_2836(3),
      I1 => Q(0),
      O => \tmp_product__22_carry_i_7__0_n_0\
    );
\tmp_product__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__34_carry_n_0\,
      CO(2) => \tmp_product__34_carry_n_1\,
      CO(1) => \tmp_product__34_carry_n_2\,
      CO(0) => \tmp_product__34_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_n_5\,
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => \^b\(6 downto 3),
      S(3) => \tmp_product__34_carry_i_1__1_n_0\,
      S(2) => \tmp_product__34_carry_i_2__2_n_0\,
      S(1) => \tmp_product__34_carry_i_3__1_n_0\,
      S(0) => \tmp_product__34_carry_i_4__1_n_0\
    );
\tmp_product__34_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__34_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__34_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \^b\(7),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__34_carry__0_i_1_n_0\
    );
\tmp_product__34_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \tmp_product__22_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => \tmp_product__22_carry__0_n_7\,
      I3 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__34_carry__0_i_1_n_0\
    );
\tmp_product__34_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__34_carry_i_1__1_n_0\
    );
\tmp_product__34_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__34_carry_i_2__2_n_0\
    );
\tmp_product__34_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_3__1_n_0\
    );
\tmp_product__34_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__34_carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_27 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln347_reg_3072 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_27 : entity is "case_1_mul_8s_6s_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_27 is
  signal \tmp_product__0_carry__0_i_10__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__34_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__34_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__9\ : label is "soft_lutpair43";
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__22_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__22_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__22_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => B(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__22_n_0\,
      S(2) => \tmp_product__0_carry_i_5__22_n_0\,
      S(1) => \tmp_product__0_carry_i_6__22_n_0\,
      S(0) => \tmp_product__0_carry_i_7__21_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__23_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__23_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__19_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__21_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__21_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__18_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__16_n_0\
    );
\tmp_product__0_carry__0_i_10__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln347_reg_3072(3),
      O => \tmp_product__0_carry__0_i_10__10_n_0\
    );
\tmp_product__0_carry__0_i_11__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln347_reg_3072(3),
      O => \tmp_product__0_carry__0_i_11__9_n_0\
    );
\tmp_product__0_carry__0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln347_reg_3072(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(3),
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__0_carry__0_i_1__23_n_0\
    );
\tmp_product__0_carry__0_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln347_reg_3072(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(4),
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__0_carry__0_i_2__23_n_0\
    );
\tmp_product__0_carry__0_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln347_reg_3072(2),
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(1),
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(3),
      O => \tmp_product__0_carry__0_i_3__19_n_0\
    );
\tmp_product__0_carry__0_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__0_carry__0_0\(2),
      I1 => Q(0),
      I2 => \tmp_product__0_carry__0_i_8__13_n_0\,
      O => \tmp_product__0_carry__0_i_4__21_n_0\
    );
\tmp_product__0_carry__0_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__23_n_0\,
      I1 => \tmp_product__0_carry__0_0\(0),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_i_9__12_n_0\,
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_0\(1),
      O => \tmp_product__0_carry__0_i_5__21_n_0\
    );
\tmp_product__0_carry__0_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__23_n_0\,
      I1 => trunc_ln347_reg_3072(4),
      I2 => Q(1),
      I3 => \tmp_product__0_carry__0_i_10__10_n_0\,
      I4 => Q(0),
      I5 => \tmp_product__0_carry__0_0\(0),
      O => \tmp_product__0_carry__0_i_6__18_n_0\
    );
\tmp_product__0_carry__0_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__19_n_0\,
      I1 => trunc_ln347_reg_3072(2),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_i_11__9_n_0\,
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(4),
      O => \tmp_product__0_carry__0_i_7__16_n_0\
    );
\tmp_product__0_carry__0_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A808F7FCFFF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln347_reg_3072(4),
      I2 => Q(2),
      I3 => \tmp_product__0_carry__0_0\(0),
      I4 => Q(1),
      I5 => \tmp_product__0_carry__0_0\(1),
      O => \tmp_product__0_carry__0_i_8__13_n_0\
    );
\tmp_product__0_carry__0_i_9__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln347_reg_3072(4),
      O => \tmp_product__0_carry__0_i_9__12_n_0\
    );
\tmp_product__0_carry_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(1),
      I4 => Q(1),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__0_carry_i_1__22_n_0\
    );
\tmp_product__0_carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(2),
      I3 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_2__22_n_0\
    );
\tmp_product__0_carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__22_n_0\
    );
\tmp_product__0_carry_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => trunc_ln347_reg_3072(2),
      I1 => Q(0),
      I2 => trunc_ln347_reg_3072(3),
      I3 => \tmp_product__0_carry_i_8__9_n_0\,
      I4 => Q(1),
      I5 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_4__22_n_0\
    );
\tmp_product__0_carry_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(2),
      I2 => trunc_ln347_reg_3072(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__0_carry_i_5__22_n_0\
    );
\tmp_product__0_carry_i_6__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(1),
      I3 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_6__22_n_0\
    );
\tmp_product__0_carry_i_7__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__21_n_0\
    );
\tmp_product__0_carry_i_8__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln347_reg_3072(1),
      O => \tmp_product__0_carry_i_8__9_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__4_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__3_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__4_n_0\,
      S(2) => \tmp_product__22_carry_i_5__4_n_0\,
      S(1) => \tmp_product__22_carry_i_6__4_n_0\,
      S(0) => \tmp_product__22_carry_i_7__4_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__22_carry__0_i_1__4_n_0\
    );
\tmp_product__22_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln347_reg_3072(4),
      I1 => Q(3),
      I2 => \tmp_product__22_carry__0_i_2__4_n_0\,
      O => \tmp_product__22_carry__0_i_1__4_n_0\
    );
\tmp_product__22_carry__0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4230F50F2DFFA5FF"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(4),
      I3 => trunc_ln347_reg_3072(3),
      I4 => Q(5),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__22_carry__0_i_2__4_n_0\
    );
\tmp_product__22_carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln347_reg_3072(3),
      I2 => Q(5),
      I3 => trunc_ln347_reg_3072(1),
      I4 => Q(4),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__22_carry_i_1__4_n_0\
    );
\tmp_product__22_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln347_reg_3072(0),
      I2 => Q(4),
      I3 => trunc_ln347_reg_3072(1),
      O => \tmp_product__22_carry_i_2__3_n_0\
    );
\tmp_product__22_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => Q(3),
      O => \tmp_product__22_carry_i_3__4_n_0\
    );
\tmp_product__22_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6A6A"
    )
        port map (
      I0 => \tmp_product__22_carry_i_1__4_n_0\,
      I1 => Q(4),
      I2 => trunc_ln347_reg_3072(1),
      I3 => Q(5),
      I4 => trunc_ln347_reg_3072(0),
      O => \tmp_product__22_carry_i_4__4_n_0\
    );
\tmp_product__22_carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => Q(4),
      I2 => trunc_ln347_reg_3072(0),
      I3 => Q(5),
      I4 => Q(3),
      I5 => trunc_ln347_reg_3072(2),
      O => \tmp_product__22_carry_i_5__4_n_0\
    );
\tmp_product__22_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln347_reg_3072(1),
      I2 => Q(4),
      I3 => trunc_ln347_reg_3072(0),
      O => \tmp_product__22_carry_i_6__4_n_0\
    );
\tmp_product__22_carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(3),
      O => \tmp_product__22_carry_i_7__4_n_0\
    );
\tmp_product__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__34_carry_n_0\,
      CO(2) => \tmp_product__34_carry_n_1\,
      CO(1) => \tmp_product__34_carry_n_2\,
      CO(0) => \tmp_product__34_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_n_5\,
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => B(6 downto 3),
      S(3) => \tmp_product__34_carry_i_1__2_n_0\,
      S(2) => \tmp_product__34_carry_i_2__3_n_0\,
      S(1) => \tmp_product__34_carry_i_3__2_n_0\,
      S(0) => \tmp_product__34_carry_i_4__2_n_0\
    );
\tmp_product__34_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__34_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__34_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => B(7),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__34_carry__0_i_1__0_n_0\
    );
\tmp_product__34_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \tmp_product__22_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => \tmp_product__22_carry__0_n_7\,
      I3 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__34_carry__0_i_1__0_n_0\
    );
\tmp_product__34_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__22_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__34_carry_i_1__2_n_0\
    );
\tmp_product__34_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__34_carry_i_2__3_n_0\
    );
\tmp_product__34_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_3__2_n_0\
    );
\tmp_product__34_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__34_carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_13_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_product__30_carry__0_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_13_1_1 is
  signal \tmp_product__0_carry__0_i_10__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__7_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__30_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__55_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__55_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__55_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__55_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__55_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__30_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__55_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__55_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__7\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11__7\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_12__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_11\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmp_product__30_carry__0_i_9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product__55_carry__0_i_10\ : label is "soft_lutpair44";
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__16_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__17_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__16_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => A(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__16_n_0\,
      S(2) => \tmp_product__0_carry_i_5__16_n_0\,
      S(1) => \tmp_product__0_carry_i_6__16_n_0\,
      S(0) => \tmp_product__0_carry_i_7__15_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \tmp_product__0_carry__0_n_0\,
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry__0_i_1__16_n_0\,
      DI(2) => \tmp_product__0_carry__0_i_2__16_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_3__15_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_4__15_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_5__15_n_0\,
      S(2) => \tmp_product__0_carry__0_i_6__15_n_0\,
      S(1) => \tmp_product__0_carry__0_i_7__14_n_0\,
      S(0) => \tmp_product__0_carry__0_i_8__11_n_0\
    );
\tmp_product__0_carry__0_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__30_carry__0_i_5_0\(6),
      O => \tmp_product__0_carry__0_i_10__7_n_0\
    );
\tmp_product__0_carry__0_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      O => \tmp_product__0_carry__0_i_11__7_n_0\
    );
\tmp_product__0_carry__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(3),
      I1 => Q(1),
      O => \tmp_product__0_carry__0_i_12__2_n_0\
    );
\tmp_product__0_carry__0_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__30_carry__0_i_5_0\(4),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(5),
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(6),
      O => \tmp_product__0_carry__0_i_1__16_n_0\
    );
\tmp_product__0_carry__0_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__30_carry__0_i_5_0\(3),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(5),
      O => \tmp_product__0_carry__0_i_2__16_n_0\
    );
\tmp_product__0_carry__0_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__30_carry__0_i_5_0\(2),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(3),
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(4),
      O => \tmp_product__0_carry__0_i_3__15_n_0\
    );
\tmp_product__0_carry__0_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(2),
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(3),
      O => \tmp_product__0_carry__0_i_4__15_n_0\
    );
\tmp_product__0_carry__0_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__16_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(6),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(5),
      I4 => Q(2),
      I5 => \tmp_product__0_carry__0_i_9__10_n_0\,
      O => \tmp_product__0_carry__0_i_5__15_n_0\
    );
\tmp_product__0_carry__0_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__16_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => Q(2),
      I5 => \tmp_product__0_carry__0_i_10__7_n_0\,
      O => \tmp_product__0_carry__0_i_6__15_n_0\
    );
\tmp_product__0_carry__0_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__15_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(4),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(3),
      I4 => Q(2),
      I5 => \tmp_product__0_carry__0_i_11__7_n_0\,
      O => \tmp_product__0_carry__0_i_7__14_n_0\
    );
\tmp_product__0_carry__0_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_4__15_n_0\,
      I1 => Q(2),
      I2 => \tmp_product__30_carry__0_i_5_0\(2),
      I3 => \tmp_product__0_carry__0_i_12__2_n_0\,
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(4),
      O => \tmp_product__0_carry__0_i_8__11_n_0\
    );
\tmp_product__0_carry__0_i_9__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__30_carry__0_i_5_0\(7),
      O => \tmp_product__0_carry__0_i_9__10_n_0\
    );
\tmp_product__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry__0_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__1_n_1\,
      CO(1) => \NLW_tmp_product__0_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_product__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_product__0_carry__1_i_1__3_n_0\,
      DI(0) => \tmp_product__0_carry__1_i_2__3_n_0\,
      O(3 downto 2) => \NLW_tmp_product__0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_product__0_carry__1_n_6\,
      O(0) => \tmp_product__0_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_product__0_carry__1_i_3__3_n_0\,
      S(0) => \tmp_product__0_carry__1_i_4__3_n_0\
    );
\tmp_product__0_carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product__30_carry__0_i_5_0\(6),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(7),
      O => \tmp_product__0_carry__1_i_1__3_n_0\
    );
\tmp_product__0_carry__1_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000EAC0EAC0EAC0"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      I2 => Q(2),
      I3 => \tmp_product__30_carry__0_i_5_0\(6),
      I4 => Q(0),
      I5 => \tmp_product__30_carry__0_i_5_0\(7),
      O => \tmp_product__0_carry__1_i_2__3_n_0\
    );
\tmp_product__0_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F3F"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__30_carry__0_i_5_0\(6),
      I2 => Q(2),
      I3 => \tmp_product__30_carry__0_i_5_0\(7),
      O => \tmp_product__0_carry__1_i_3__3_n_0\
    );
\tmp_product__0_carry__1_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F4C43B350FF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      I2 => \tmp_product__30_carry__0_i_5_0\(7),
      I3 => Q(1),
      I4 => \tmp_product__30_carry__0_i_5_0\(6),
      I5 => Q(2),
      O => \tmp_product__0_carry__1_i_4__3_n_0\
    );
\tmp_product__0_carry_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_product__30_carry__0_i_5_0\(1),
      I4 => Q(1),
      I5 => \tmp_product__30_carry__0_i_5_0\(2),
      O => \tmp_product__0_carry_i_1__16_n_0\
    );
\tmp_product__0_carry_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(2),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__0_carry_i_2__17_n_0\
    );
\tmp_product__0_carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(0),
      I1 => Q(1),
      O => \tmp_product__0_carry_i_3__16_n_0\
    );
\tmp_product__0_carry_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__16_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(2),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__16_n_0\
    );
\tmp_product__0_carry_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(0),
      I1 => Q(2),
      I2 => \tmp_product__30_carry__0_i_5_0\(1),
      I3 => Q(1),
      I4 => \tmp_product__30_carry__0_i_5_0\(2),
      I5 => Q(0),
      O => \tmp_product__0_carry_i_5__16_n_0\
    );
\tmp_product__0_carry_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__0_carry_i_6__16_n_0\
    );
\tmp_product__0_carry_i_7__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__0_carry_i_7__15_n_0\
    );
\tmp_product__30_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__30_carry_n_0\,
      CO(2) => \tmp_product__30_carry_n_1\,
      CO(1) => \tmp_product__30_carry_n_2\,
      CO(0) => \tmp_product__30_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry_i_1_n_0\,
      DI(2) => \tmp_product__30_carry_i_2_n_0\,
      DI(1) => \tmp_product__30_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__30_carry_n_4\,
      O(2) => \tmp_product__30_carry_n_5\,
      O(1) => \tmp_product__30_carry_n_6\,
      O(0) => \tmp_product__30_carry_n_7\,
      S(3) => \tmp_product__30_carry_i_4_n_0\,
      S(2) => \tmp_product__30_carry_i_5_n_0\,
      S(1) => \tmp_product__30_carry_i_6_n_0\,
      S(0) => \tmp_product__30_carry_i_7_n_0\
    );
\tmp_product__30_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry_n_0\,
      CO(3) => \tmp_product__30_carry__0_n_0\,
      CO(2) => \tmp_product__30_carry__0_n_1\,
      CO(1) => \tmp_product__30_carry__0_n_2\,
      CO(0) => \tmp_product__30_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__30_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__30_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__30_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__30_carry__0_i_4_n_0\,
      O(3) => \tmp_product__30_carry__0_n_4\,
      O(2) => \tmp_product__30_carry__0_n_5\,
      O(1) => \tmp_product__30_carry__0_n_6\,
      O(0) => \tmp_product__30_carry__0_n_7\,
      S(3) => \tmp_product__30_carry__0_i_5_n_0\,
      S(2) => \tmp_product__30_carry__0_i_6_n_0\,
      S(1) => \tmp_product__30_carry__0_i_7_n_0\,
      S(0) => \tmp_product__30_carry__0_i_8_n_0\
    );
\tmp_product__30_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_product__30_carry__0_i_5_0\(4),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(5),
      I4 => \tmp_product__30_carry__0_i_5_0\(6),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_1_n_0\
    );
\tmp_product__30_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(6),
      I1 => Q(3),
      O => \tmp_product__30_carry__0_i_10_n_0\
    );
\tmp_product__30_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(5),
      I1 => Q(3),
      O => \tmp_product__30_carry__0_i_11_n_0\
    );
\tmp_product__30_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(3),
      I1 => Q(4),
      O => \tmp_product__30_carry__0_i_12_n_0\
    );
\tmp_product__30_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_product__30_carry__0_i_5_0\(3),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => \tmp_product__30_carry__0_i_5_0\(5),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_2_n_0\
    );
\tmp_product__30_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_product__30_carry__0_i_5_0\(2),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(3),
      I4 => \tmp_product__30_carry__0_i_5_0\(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_3_n_0\
    );
\tmp_product__30_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(2),
      I4 => \tmp_product__30_carry__0_i_5_0\(3),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_4_n_0\
    );
\tmp_product__30_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_1_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(6),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(5),
      I4 => Q(5),
      I5 => \tmp_product__30_carry__0_i_9_n_0\,
      O => \tmp_product__30_carry__0_i_5_n_0\
    );
\tmp_product__30_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_2_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => Q(5),
      I5 => \tmp_product__30_carry__0_i_10_n_0\,
      O => \tmp_product__30_carry__0_i_6_n_0\
    );
\tmp_product__30_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_3_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(4),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(3),
      I4 => Q(5),
      I5 => \tmp_product__30_carry__0_i_11_n_0\,
      O => \tmp_product__30_carry__0_i_7_n_0\
    );
\tmp_product__30_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_4_n_0\,
      I1 => Q(5),
      I2 => \tmp_product__30_carry__0_i_5_0\(2),
      I3 => \tmp_product__30_carry__0_i_12_n_0\,
      I4 => \tmp_product__30_carry__0_i_5_0\(4),
      I5 => Q(3),
      O => \tmp_product__30_carry__0_i_8_n_0\
    );
\tmp_product__30_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(7),
      I1 => Q(3),
      O => \tmp_product__30_carry__0_i_9_n_0\
    );
\tmp_product__30_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__30_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__30_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__30_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__30_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__30_carry__1_i_1_n_0\
    );
\tmp_product__30_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F4C43B350FF0FFF"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__30_carry__0_i_5_0\(5),
      I2 => \tmp_product__30_carry__0_i_5_0\(7),
      I3 => Q(4),
      I4 => \tmp_product__30_carry__0_i_5_0\(6),
      I5 => Q(5),
      O => \tmp_product__30_carry__1_i_1_n_0\
    );
\tmp_product__30_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__30_carry__0_i_5_0\(3),
      I2 => Q(5),
      I3 => \tmp_product__30_carry__0_i_5_0\(1),
      I4 => Q(4),
      I5 => \tmp_product__30_carry__0_i_5_0\(2),
      O => \tmp_product__30_carry_i_1_n_0\
    );
\tmp_product__30_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(5),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__30_carry_i_2_n_0\
    );
\tmp_product__30_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(0),
      I1 => Q(4),
      O => \tmp_product__30_carry_i_3_n_0\
    );
\tmp_product__30_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__30_carry_i_1_n_0\,
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(5),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      I4 => Q(4),
      O => \tmp_product__30_carry_i_4_n_0\
    );
\tmp_product__30_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(0),
      I1 => Q(5),
      I2 => \tmp_product__30_carry__0_i_5_0\(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \tmp_product__30_carry__0_i_5_0\(2),
      O => \tmp_product__30_carry_i_5_n_0\
    );
\tmp_product__30_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => Q(4),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__30_carry_i_6_n_0\
    );
\tmp_product__30_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(0),
      I1 => Q(3),
      O => \tmp_product__30_carry_i_7_n_0\
    );
\tmp_product__55_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__55_carry_n_0\,
      CO(2) => \tmp_product__55_carry_n_1\,
      CO(1) => \tmp_product__55_carry_n_2\,
      CO(0) => \tmp_product__55_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__55_carry_i_1_n_0\,
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => A(6 downto 3),
      S(3) => \tmp_product__55_carry_i_2_n_0\,
      S(2) => \tmp_product__55_carry_i_3_n_0\,
      S(1) => \tmp_product__55_carry_i_4_n_0\,
      S(0) => \tmp_product__55_carry_i_5_n_0\
    );
\tmp_product__55_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__55_carry_n_0\,
      CO(3) => \tmp_product__55_carry__0_n_0\,
      CO(2) => \tmp_product__55_carry__0_n_1\,
      CO(1) => \tmp_product__55_carry__0_n_2\,
      CO(0) => \tmp_product__55_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__55_carry__0_i_1_n_0\,
      DI(2) => \tmp_product__55_carry__0_i_2_n_0\,
      DI(1) => \tmp_product__55_carry__0_i_3_n_0\,
      DI(0) => \tmp_product__55_carry__0_i_4_n_0\,
      O(3) => D(0),
      O(2) => O(0),
      O(1 downto 0) => A(8 downto 7),
      S(3) => \tmp_product__55_carry__0_i_5_n_0\,
      S(2) => \tmp_product__55_carry__0_i_6_n_0\,
      S(1) => \tmp_product__55_carry__0_i_7_n_0\,
      S(0) => \tmp_product__55_carry__0_i_8_n_0\
    );
\tmp_product__55_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69990000"
    )
        port map (
      I0 => \tmp_product__0_carry__1_n_6\,
      I1 => \tmp_product__30_carry__0_n_5\,
      I2 => \tmp_product__30_carry__0_i_5_0\(3),
      I3 => Q(6),
      I4 => \tmp_product__55_carry__0_i_9_n_0\,
      O => \tmp_product__55_carry__0_i_1_n_0\
    );
\tmp_product__55_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8EEE"
    )
        port map (
      I0 => \tmp_product__30_carry__0_n_5\,
      I1 => \tmp_product__0_carry__1_n_6\,
      I2 => \tmp_product__30_carry__0_i_5_0\(3),
      I3 => Q(6),
      O => \tmp_product__55_carry__0_i_10_n_0\
    );
\tmp_product__55_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_product__30_carry__0_n_7\,
      I1 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__55_carry__0_i_11_n_0\
    );
\tmp_product__55_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE0E00EE00EE00E"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \tmp_product__30_carry__0_n_7\,
      I2 => \tmp_product__30_carry__0_n_6\,
      I3 => \tmp_product__0_carry__1_n_7\,
      I4 => \tmp_product__30_carry__0_i_5_0\(2),
      I5 => Q(6),
      O => \tmp_product__55_carry__0_i_2_n_0\
    );
\tmp_product__55_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => Q(6),
      I1 => \tmp_product__30_carry__0_i_5_0\(1),
      I2 => \tmp_product__30_carry__0_n_7\,
      I3 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__55_carry__0_i_3_n_0\
    );
\tmp_product__55_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_product__30_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      O => \tmp_product__55_carry__0_i_4_n_0\
    );
\tmp_product__55_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696666999"
    )
        port map (
      I0 => \tmp_product__55_carry__0_i_1_n_0\,
      I1 => \tmp_product__55_carry__0_i_10_n_0\,
      I2 => Q(6),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => \tmp_product__30_carry__0_n_4\,
      I5 => \tmp_product__0_carry__1_n_1\,
      O => \tmp_product__55_carry__0_i_5_n_0\
    );
\tmp_product__55_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696666999"
    )
        port map (
      I0 => \tmp_product__55_carry__0_i_2_n_0\,
      I1 => \tmp_product__55_carry__0_i_9_n_0\,
      I2 => Q(6),
      I3 => \tmp_product__30_carry__0_i_5_0\(3),
      I4 => \tmp_product__30_carry__0_n_5\,
      I5 => \tmp_product__0_carry__1_n_6\,
      O => \tmp_product__55_carry__0_i_6_n_0\
    );
\tmp_product__55_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A6A95"
    )
        port map (
      I0 => \tmp_product__55_carry__0_i_3_n_0\,
      I1 => Q(6),
      I2 => \tmp_product__30_carry__0_i_5_0\(2),
      I3 => \tmp_product__0_carry__1_n_7\,
      I4 => \tmp_product__30_carry__0_n_6\,
      I5 => \tmp_product__55_carry__0_i_11_n_0\,
      O => \tmp_product__55_carry__0_i_7_n_0\
    );
\tmp_product__55_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887788778878778"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(1),
      I1 => Q(6),
      I2 => \tmp_product__0_carry__0_n_4\,
      I3 => \tmp_product__30_carry__0_n_7\,
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__30_carry_n_4\,
      O => \tmp_product__55_carry__0_i_8_n_0\
    );
\tmp_product__55_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F770"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(2),
      I1 => Q(6),
      I2 => \tmp_product__30_carry__0_n_6\,
      I3 => \tmp_product__0_carry__1_n_7\,
      O => \tmp_product__55_carry__0_i_9_n_0\
    );
\tmp_product__55_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__55_carry__0_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__55_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__55_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(1),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__55_carry__1_i_1_n_0\
    );
\tmp_product__55_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7FD52A80802A"
    )
        port map (
      I0 => \tmp_product__55_carry__0_i_10_n_0\,
      I1 => Q(6),
      I2 => \tmp_product__30_carry__0_i_5_0\(4),
      I3 => \tmp_product__30_carry__0_n_4\,
      I4 => \tmp_product__0_carry__1_n_1\,
      I5 => \tmp_product__55_carry__1_i_2_n_0\,
      O => \tmp_product__55_carry__1_i_1_n_0\
    );
\tmp_product__55_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6C9C6C9C6C9393"
    )
        port map (
      I0 => \tmp_product__30_carry__0_i_5_0\(5),
      I1 => \tmp_product__30_carry__1_n_7\,
      I2 => Q(6),
      I3 => \tmp_product__30_carry__0_i_5_0\(4),
      I4 => \tmp_product__0_carry__1_n_1\,
      I5 => \tmp_product__30_carry__0_n_4\,
      O => \tmp_product__55_carry__1_i_2_n_0\
    );
\tmp_product__55_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \tmp_product__30_carry_n_4\,
      O => \tmp_product__55_carry_i_1_n_0\
    );
\tmp_product__55_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__30_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => Q(6),
      I3 => \tmp_product__30_carry__0_i_5_0\(0),
      O => \tmp_product__55_carry_i_2_n_0\
    );
\tmp_product__55_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__30_carry_n_5\,
      O => \tmp_product__55_carry_i_3_n_0\
    );
\tmp_product__55_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__30_carry_n_6\,
      O => \tmp_product__55_carry_i_4_n_0\
    );
\tmp_product__55_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__30_carry_n_7\,
      O => \tmp_product__55_carry_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_8_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_product_i_23__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_8_1_1 is
  signal tmp_product_i_10_n_0 : STD_LOGIC;
  signal \tmp_product_i_11__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_12_n_0 : STD_LOGIC;
  signal \tmp_product_i_13__1_n_0\ : STD_LOGIC;
  signal tmp_product_i_14_n_0 : STD_LOGIC;
  signal tmp_product_i_15_n_0 : STD_LOGIC;
  signal tmp_product_i_16_n_0 : STD_LOGIC;
  signal \tmp_product_i_17__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_18_n_0 : STD_LOGIC;
  signal tmp_product_i_18_n_1 : STD_LOGIC;
  signal tmp_product_i_18_n_2 : STD_LOGIC;
  signal tmp_product_i_18_n_3 : STD_LOGIC;
  signal tmp_product_i_18_n_4 : STD_LOGIC;
  signal tmp_product_i_18_n_5 : STD_LOGIC;
  signal tmp_product_i_18_n_6 : STD_LOGIC;
  signal tmp_product_i_18_n_7 : STD_LOGIC;
  signal tmp_product_i_19_n_7 : STD_LOGIC;
  signal \tmp_product_i_20__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_22__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_23__2_n_0\ : STD_LOGIC;
  signal tmp_product_i_24_n_0 : STD_LOGIC;
  signal tmp_product_i_25_n_0 : STD_LOGIC;
  signal tmp_product_i_26_n_0 : STD_LOGIC;
  signal \tmp_product_i_27__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_28_n_0 : STD_LOGIC;
  signal tmp_product_i_29_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_0 : STD_LOGIC;
  signal tmp_product_i_2_n_1 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_30_n_0 : STD_LOGIC;
  signal tmp_product_i_31_n_0 : STD_LOGIC;
  signal tmp_product_i_32_n_0 : STD_LOGIC;
  signal tmp_product_i_33_n_0 : STD_LOGIC;
  signal \tmp_product_i_34__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_36__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_37_n_0 : STD_LOGIC;
  signal \tmp_product_i_38__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_39__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_3_n_0 : STD_LOGIC;
  signal tmp_product_i_3_n_1 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_4 : STD_LOGIC;
  signal \tmp_product_i_40__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_41__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_6_n_1 : STD_LOGIC;
  signal tmp_product_i_6_n_2 : STD_LOGIC;
  signal tmp_product_i_6_n_3 : STD_LOGIC;
  signal tmp_product_i_6_n_4 : STD_LOGIC;
  signal tmp_product_i_6_n_5 : STD_LOGIC;
  signal tmp_product_i_6_n_6 : STD_LOGIC;
  signal tmp_product_i_6_n_7 : STD_LOGIC;
  signal tmp_product_i_7_n_0 : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  signal tmp_product_i_9_n_0 : STD_LOGIC;
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_1 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_18 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_19 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_2 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_27__0\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_3 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
  attribute SOFT_HLUTNM of \tmp_product_i_41__0\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of tmp_product_i_6 : label is "{SYNTH-9 {cell *THIS*} {string 8x7}}";
begin
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_0,
      CO(3 downto 0) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_product_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => B(7),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product_i_4__1_n_0\
    );
tmp_product_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_3_n_4,
      I1 => tmp_product_i_18_n_7,
      O => tmp_product_i_10_n_0
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(3),
      I1 => Q(0),
      I2 => \tmp_product_i_23__2_0\(2),
      I3 => Q(1),
      I4 => \tmp_product_i_23__2_0\(1),
      I5 => Q(2),
      O => \tmp_product_i_11__0_n_0\
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_product_i_23__2_0\(1),
      I2 => \tmp_product_i_23__2_0\(0),
      I3 => Q(2),
      O => tmp_product_i_12_n_0
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(1),
      I1 => Q(0),
      O => \tmp_product_i_13__1_n_0\
    );
tmp_product_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(2),
      I1 => Q(0),
      I2 => \tmp_product_i_23__2_0\(3),
      I3 => \tmp_product_i_23__2_0\(0),
      I4 => \tmp_product_i_27__0_n_0\,
      I5 => Q(1),
      O => tmp_product_i_14_n_0
    );
tmp_product_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product_i_23__2_0\(0),
      I2 => \tmp_product_i_23__2_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product_i_23__2_0\(2),
      O => tmp_product_i_15_n_0
    );
tmp_product_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product_i_23__2_0\(1),
      I2 => \tmp_product_i_23__2_0\(0),
      I3 => Q(1),
      O => tmp_product_i_16_n_0
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product_i_23__2_0\(0),
      O => \tmp_product_i_17__0_n_0\
    );
tmp_product_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_18_n_0,
      CO(2) => tmp_product_i_18_n_1,
      CO(1) => tmp_product_i_18_n_2,
      CO(0) => tmp_product_i_18_n_3,
      CYINIT => '0',
      DI(3) => tmp_product_i_28_n_0,
      DI(2) => tmp_product_i_29_n_0,
      DI(1) => tmp_product_i_30_n_0,
      DI(0) => '0',
      O(3) => tmp_product_i_18_n_4,
      O(2) => tmp_product_i_18_n_5,
      O(1) => tmp_product_i_18_n_6,
      O(0) => tmp_product_i_18_n_7,
      S(3) => tmp_product_i_31_n_0,
      S(2) => tmp_product_i_32_n_0,
      S(1) => tmp_product_i_33_n_0,
      S(0) => \tmp_product_i_34__0_n_0\
    );
tmp_product_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_18_n_0,
      CO(3 downto 0) => NLW_tmp_product_i_19_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp_product_i_19_O_UNCONNECTED(3 downto 1),
      O(0) => tmp_product_i_19_n_7,
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_2_n_0,
      CO(2) => tmp_product_i_2_n_1,
      CO(1) => tmp_product_i_2_n_2,
      CO(0) => tmp_product_i_2_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_i_5__0_n_0\,
      DI(2) => tmp_product_i_6_n_6,
      DI(1) => tmp_product_i_6_n_7,
      DI(0) => tmp_product_i_3_n_4,
      O(3 downto 0) => B(6 downto 3),
      S(3) => tmp_product_i_7_n_0,
      S(2) => tmp_product_i_8_n_0,
      S(1) => tmp_product_i_9_n_0,
      S(0) => tmp_product_i_10_n_0
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(5),
      I1 => Q(0),
      I2 => \tmp_product_i_23__2_0\(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \tmp_product_i_23__2_0\(4),
      O => \tmp_product_i_20__0_n_0\
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \tmp_product_i_23__2_0\(2),
      I5 => \tmp_product_i_23__2_0\(3),
      O => \tmp_product_i_21__1_n_0\
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(3),
      I1 => Q(0),
      I2 => \tmp_product_i_23__2_0\(2),
      I3 => \tmp_product_i_23__2_0\(1),
      I4 => Q(2),
      I5 => Q(1),
      O => \tmp_product_i_22__1_n_0\
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_36__0_n_0\,
      I1 => Q(0),
      I2 => tmp_product_i_37_n_0,
      O => \tmp_product_i_23__2_n_0\
    );
tmp_product_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_20__0_n_0\,
      I1 => \tmp_product_i_38__0_n_0\,
      O => tmp_product_i_24_n_0
    );
tmp_product_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(3),
      I1 => \tmp_product_i_39__0_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_product_i_23__2_0\(4),
      I5 => \tmp_product_i_40__0_n_0\,
      O => tmp_product_i_25_n_0
    );
tmp_product_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product_i_22__1_n_0\,
      I1 => \tmp_product_i_39__0_n_0\,
      I2 => \tmp_product_i_23__2_0\(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \tmp_product_i_23__2_0\(4),
      O => tmp_product_i_26_n_0
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(1),
      I1 => Q(2),
      O => \tmp_product_i_27__0_n_0\
    );
tmp_product_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(3),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \tmp_product_i_23__2_0\(2),
      I4 => \tmp_product_i_23__2_0\(1),
      I5 => Q(5),
      O => tmp_product_i_28_n_0
    );
tmp_product_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_product_i_23__2_0\(1),
      I2 => \tmp_product_i_23__2_0\(0),
      I3 => Q(5),
      O => tmp_product_i_29_n_0
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_3_n_0,
      CO(2) => tmp_product_i_3_n_1,
      CO(1) => tmp_product_i_3_n_2,
      CO(0) => tmp_product_i_3_n_3,
      CYINIT => '0',
      DI(3) => \tmp_product_i_11__0_n_0\,
      DI(2) => tmp_product_i_12_n_0,
      DI(1) => \tmp_product_i_13__1_n_0\,
      DI(0) => '0',
      O(3) => tmp_product_i_3_n_4,
      O(2 downto 0) => B(2 downto 0),
      S(3) => tmp_product_i_14_n_0,
      S(2) => tmp_product_i_15_n_0,
      S(1) => tmp_product_i_16_n_0,
      S(0) => \tmp_product_i_17__0_n_0\
    );
tmp_product_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(1),
      I1 => Q(3),
      O => tmp_product_i_30_n_0
    );
tmp_product_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(2),
      I1 => Q(3),
      I2 => \tmp_product_i_23__2_0\(3),
      I3 => \tmp_product_i_23__2_0\(0),
      I4 => \tmp_product_i_41__0_n_0\,
      I5 => Q(4),
      O => tmp_product_i_31_n_0
    );
tmp_product_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_product_i_23__2_0\(0),
      I2 => \tmp_product_i_23__2_0\(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \tmp_product_i_23__2_0\(2),
      O => tmp_product_i_32_n_0
    );
tmp_product_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product_i_23__2_0\(1),
      I2 => \tmp_product_i_23__2_0\(0),
      I3 => Q(4),
      O => tmp_product_i_33_n_0
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_product_i_23__2_0\(0),
      O => \tmp_product_i_34__0_n_0\
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(7),
      I1 => \tmp_product_i_23__2_0\(6),
      I2 => Q(2),
      I3 => \tmp_product_i_23__2_0\(4),
      I4 => Q(1),
      I5 => \tmp_product_i_23__2_0\(5),
      O => \tmp_product_i_36__0_n_0\
    );
tmp_product_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(6),
      I1 => Q(2),
      I2 => \tmp_product_i_23__2_0\(4),
      I3 => Q(1),
      I4 => \tmp_product_i_23__2_0\(5),
      O => tmp_product_i_37_n_0
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product_i_23__2_0\(5),
      I4 => Q(2),
      I5 => \tmp_product_i_23__2_0\(4),
      O => \tmp_product_i_38__0_n_0\
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_product_i_23__2_0\(2),
      O => \tmp_product_i_39__0_n_0\
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \tmp_product_i_23__2_0\(4),
      I4 => Q(2),
      I5 => \tmp_product_i_23__2_0\(3),
      O => \tmp_product_i_40__0_n_0\
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_23__2_0\(1),
      I1 => Q(5),
      O => \tmp_product_i_41__0_n_0\
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEEE111E1111EEE"
    )
        port map (
      I0 => tmp_product_i_6_n_5,
      I1 => tmp_product_i_18_n_4,
      I2 => \tmp_product_i_23__2_0\(1),
      I3 => Q(6),
      I4 => tmp_product_i_6_n_4,
      I5 => tmp_product_i_19_n_7,
      O => \tmp_product_i_4__1_n_0\
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_product_i_6_n_5,
      I1 => tmp_product_i_18_n_4,
      O => \tmp_product_i_5__0_n_0\
    );
tmp_product_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_0,
      CO(3) => NLW_tmp_product_i_6_CO_UNCONNECTED(3),
      CO(2) => tmp_product_i_6_n_1,
      CO(1) => tmp_product_i_6_n_2,
      CO(0) => tmp_product_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product_i_20__0_n_0\,
      DI(1) => \tmp_product_i_21__1_n_0\,
      DI(0) => \tmp_product_i_22__1_n_0\,
      O(3) => tmp_product_i_6_n_4,
      O(2) => tmp_product_i_6_n_5,
      O(1) => tmp_product_i_6_n_6,
      O(0) => tmp_product_i_6_n_7,
      S(3) => \tmp_product_i_23__2_n_0\,
      S(2) => tmp_product_i_24_n_0,
      S(1) => tmp_product_i_25_n_0,
      S(0) => tmp_product_i_26_n_0
    );
tmp_product_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => tmp_product_i_18_n_4,
      I1 => tmp_product_i_6_n_5,
      I2 => \tmp_product_i_23__2_0\(0),
      I3 => Q(6),
      O => tmp_product_i_7_n_0
    );
tmp_product_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_6_n_6,
      I1 => tmp_product_i_18_n_5,
      O => tmp_product_i_8_n_0
    );
tmp_product_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_i_6_n_7,
      I1 => tmp_product_i_18_n_6,
      O => tmp_product_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1 is
  port (
    out_data_23 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_data_23[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1 is
  signal \out_data_23[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_23[1]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \out_data_23[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_23[5]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_out_data_23[1]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data_23[4]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_data_23[4]_INST_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data_23[5]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_data_23[5]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_data_23[5]_INST_0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_23[5]_INST_0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \out_data_23[1]_INST_0\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \out_data_23[4]_INST_0_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \out_data_23[4]_INST_0_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \out_data_23[5]_INST_0\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
  attribute METHODOLOGY_DRC_VIOS of \out_data_23[5]_INST_0_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 8x8}}";
begin
\out_data_23[1]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_23[1]_INST_0_n_0\,
      CO(2) => \out_data_23[1]_INST_0_n_1\,
      CO(1) => \out_data_23[1]_INST_0_n_2\,
      CO(0) => \out_data_23[1]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_23[1]_INST_0_i_1_n_0\,
      DI(2) => \out_data_23[1]_INST_0_i_2_n_0\,
      DI(1) => \out_data_23[1]_INST_0_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 1) => out_data_23(2 downto 0),
      O(0) => \NLW_out_data_23[1]_INST_0_O_UNCONNECTED\(0),
      S(3) => \out_data_23[1]_INST_0_i_4_n_0\,
      S(2) => \out_data_23[1]_INST_0_i_5_n_0\,
      S(1) => \out_data_23[1]_INST_0_i_6_n_0\,
      S(0) => '0'
    );
\out_data_23[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(0),
      I2 => Q(1),
      I3 => \out_data_23[7]\(1),
      I4 => Q(0),
      I5 => \out_data_23[7]\(2),
      O => \out_data_23[1]_INST_0_i_1_n_0\
    );
\out_data_23[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(1),
      O => \out_data_23[1]_INST_0_i_2_n_0\
    );
\out_data_23[1]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(0),
      O => \out_data_23[1]_INST_0_i_3_n_0\
    );
\out_data_23[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(0),
      I2 => Q(1),
      I3 => \out_data_23[7]\(1),
      I4 => Q(0),
      I5 => \out_data_23[7]\(2),
      O => \out_data_23[1]_INST_0_i_4_n_0\
    );
\out_data_23[1]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \out_data_23[7]\(1),
      I1 => Q(0),
      I2 => \out_data_23[7]\(0),
      I3 => Q(1),
      O => \out_data_23[1]_INST_0_i_5_n_0\
    );
\out_data_23[1]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(0),
      O => \out_data_23[1]_INST_0_i_6_n_0\
    );
\out_data_23[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_1_n_7\,
      I1 => \out_data_23[4]_INST_0_i_2_n_6\,
      O => out_data_23(3)
    );
\out_data_23[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_23[1]_INST_0_n_0\,
      CO(3) => \NLW_out_data_23[4]_INST_0_i_1_CO_UNCONNECTED\(3),
      CO(2) => \out_data_23[4]_INST_0_i_1_n_1\,
      CO(1) => \out_data_23[4]_INST_0_i_1_n_2\,
      CO(0) => \out_data_23[4]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \out_data_23[4]_INST_0_i_3_n_0\,
      DI(1) => \out_data_23[4]_INST_0_i_4_n_0\,
      DI(0) => \out_data_23[4]_INST_0_i_5_n_0\,
      O(3) => \out_data_23[4]_INST_0_i_1_n_4\,
      O(2) => \out_data_23[4]_INST_0_i_1_n_5\,
      O(1) => \out_data_23[4]_INST_0_i_1_n_6\,
      O(0) => \out_data_23[4]_INST_0_i_1_n_7\,
      S(3) => \out_data_23[4]_INST_0_i_6_n_0\,
      S(2) => \out_data_23[4]_INST_0_i_7_n_0\,
      S(1) => \out_data_23[4]_INST_0_i_8_n_0\,
      S(0) => \out_data_23[4]_INST_0_i_9_n_0\
    );
\out_data_23[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(3),
      I2 => \out_data_23[7]\(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \out_data_23[7]\(5),
      O => \out_data_23[4]_INST_0_i_10_n_0\
    );
\out_data_23[4]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(4),
      O => \out_data_23[4]_INST_0_i_11_n_0\
    );
\out_data_23[4]_INST_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(3),
      O => \out_data_23[4]_INST_0_i_12_n_0\
    );
\out_data_23[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(3),
      I2 => \out_data_23[7]\(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \out_data_23[7]\(5),
      O => \out_data_23[4]_INST_0_i_13_n_0\
    );
\out_data_23[4]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \out_data_23[7]\(4),
      I1 => Q(0),
      I2 => \out_data_23[7]\(3),
      I3 => Q(1),
      O => \out_data_23[4]_INST_0_i_14_n_0\
    );
\out_data_23[4]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_23[7]\(3),
      O => \out_data_23[4]_INST_0_i_15_n_0\
    );
\out_data_23[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \out_data_23[7]\(2),
      I3 => Q(3),
      I4 => \out_data_23[7]\(1),
      I5 => Q(4),
      O => \out_data_23[4]_INST_0_i_16_n_0\
    );
\out_data_23[4]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => Q(5),
      I1 => \out_data_23[7]\(2),
      I2 => Q(3),
      I3 => \out_data_23[7]\(1),
      I4 => Q(4),
      O => \out_data_23[4]_INST_0_i_17_n_0\
    );
\out_data_23[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => \out_data_23[7]\(0),
      I2 => \out_data_23[7]\(1),
      I3 => Q(4),
      I4 => \out_data_23[7]\(2),
      I5 => Q(3),
      O => \out_data_23[4]_INST_0_i_18_n_0\
    );
\out_data_23[4]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_23[7]\(2),
      I1 => Q(1),
      O => \out_data_23[4]_INST_0_i_19_n_0\
    );
\out_data_23[4]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_23[4]_INST_0_i_2_n_0\,
      CO(2) => \out_data_23[4]_INST_0_i_2_n_1\,
      CO(1) => \out_data_23[4]_INST_0_i_2_n_2\,
      CO(0) => \out_data_23[4]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_23[4]_INST_0_i_10_n_0\,
      DI(2) => \out_data_23[4]_INST_0_i_11_n_0\,
      DI(1) => \out_data_23[4]_INST_0_i_12_n_0\,
      DI(0) => '0',
      O(3) => \out_data_23[4]_INST_0_i_2_n_4\,
      O(2) => \out_data_23[4]_INST_0_i_2_n_5\,
      O(1) => \out_data_23[4]_INST_0_i_2_n_6\,
      O(0) => \NLW_out_data_23[4]_INST_0_i_2_O_UNCONNECTED\(0),
      S(3) => \out_data_23[4]_INST_0_i_13_n_0\,
      S(2) => \out_data_23[4]_INST_0_i_14_n_0\,
      S(1) => \out_data_23[4]_INST_0_i_15_n_0\,
      S(0) => '0'
    );
\out_data_23[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(4),
      I1 => \out_data_23[7]\(0),
      I2 => \out_data_23[7]\(1),
      I3 => Q(3),
      I4 => \out_data_23[7]\(2),
      I5 => Q(2),
      O => \out_data_23[4]_INST_0_i_20_n_0\
    );
\out_data_23[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(4),
      I1 => \out_data_23[7]\(0),
      I2 => Q(2),
      I3 => \out_data_23[7]\(2),
      I4 => \out_data_23[7]\(1),
      I5 => Q(3),
      O => \out_data_23[4]_INST_0_i_3_n_0\
    );
\out_data_23[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(3),
      I1 => \out_data_23[7]\(0),
      I2 => \out_data_23[7]\(1),
      I3 => \out_data_23[7]\(2),
      I4 => Q(1),
      I5 => Q(2),
      O => \out_data_23[4]_INST_0_i_4_n_0\
    );
\out_data_23[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \out_data_23[7]\(2),
      I5 => \out_data_23[7]\(1),
      O => \out_data_23[4]_INST_0_i_5_n_0\
    );
\out_data_23[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_16_n_0\,
      I1 => \out_data_23[7]\(0),
      I2 => \out_data_23[4]_INST_0_i_17_n_0\,
      O => \out_data_23[4]_INST_0_i_6_n_0\
    );
\out_data_23[4]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_3_n_0\,
      I1 => \out_data_23[4]_INST_0_i_18_n_0\,
      O => \out_data_23[4]_INST_0_i_7_n_0\
    );
\out_data_23[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[4]_INST_0_i_19_n_0\,
      I2 => \out_data_23[7]\(1),
      I3 => \out_data_23[7]\(0),
      I4 => Q(3),
      I5 => \out_data_23[4]_INST_0_i_20_n_0\,
      O => \out_data_23[4]_INST_0_i_8_n_0\
    );
\out_data_23[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_5_n_0\,
      I1 => \out_data_23[4]_INST_0_i_19_n_0\,
      I2 => Q(2),
      I3 => \out_data_23[7]\(1),
      I4 => \out_data_23[7]\(0),
      I5 => Q(3),
      O => \out_data_23[4]_INST_0_i_9_n_0\
    );
\out_data_23[5]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_out_data_23[5]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data_23[5]_INST_0_n_2\,
      CO(0) => \out_data_23[5]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_data_23[5]_INST_0_i_1_n_0\,
      DI(0) => \out_data_23[5]_INST_0_i_2_n_0\,
      O(3) => \NLW_out_data_23[5]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_23(6 downto 4),
      S(3) => '0',
      S(2) => \out_data_23[5]_INST_0_i_3_n_0\,
      S(1) => \out_data_23[5]_INST_0_i_4_n_0\,
      S(0) => \out_data_23[5]_INST_0_i_5_n_0\
    );
\out_data_23[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_2_n_5\,
      I1 => \out_data_23[4]_INST_0_i_1_n_6\,
      O => \out_data_23[5]_INST_0_i_1_n_0\
    );
\out_data_23[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_2_n_6\,
      I1 => \out_data_23[4]_INST_0_i_1_n_7\,
      O => \out_data_23[5]_INST_0_i_2_n_0\
    );
\out_data_23[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778877887"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_2_n_4\,
      I1 => \out_data_23[4]_INST_0_i_1_n_5\,
      I2 => \out_data_23[4]_INST_0_i_1_n_4\,
      I3 => \out_data_23[5]_INST_0_i_6_n_7\,
      I4 => \out_data_23[7]\(6),
      I5 => Q(0),
      O => \out_data_23[5]_INST_0_i_3_n_0\
    );
\out_data_23[5]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_1_n_6\,
      I1 => \out_data_23[4]_INST_0_i_2_n_5\,
      I2 => \out_data_23[4]_INST_0_i_2_n_4\,
      I3 => \out_data_23[4]_INST_0_i_1_n_5\,
      O => \out_data_23[5]_INST_0_i_4_n_0\
    );
\out_data_23[5]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \out_data_23[4]_INST_0_i_1_n_7\,
      I1 => \out_data_23[4]_INST_0_i_2_n_6\,
      I2 => \out_data_23[4]_INST_0_i_2_n_5\,
      I3 => \out_data_23[4]_INST_0_i_1_n_6\,
      O => \out_data_23[5]_INST_0_i_5_n_0\
    );
\out_data_23[5]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_23[4]_INST_0_i_2_n_0\,
      CO(3 downto 0) => \NLW_out_data_23[5]_INST_0_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_23[5]_INST_0_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_23[5]_INST_0_i_6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \out_data_23[5]_INST_0_i_7_n_0\
    );
\out_data_23[5]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_data_23[5]_INST_0_i_8_n_0\,
      I1 => \out_data_23[7]\(3),
      I2 => \out_data_23[5]_INST_0_i_9_n_0\,
      O => \out_data_23[5]_INST_0_i_7_n_0\
    );
\out_data_23[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9A5A5AA66A66AA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \out_data_23[7]\(5),
      I3 => \out_data_23[7]\(4),
      I4 => Q(0),
      I5 => Q(1),
      O => \out_data_23[5]_INST_0_i_8_n_0\
    );
\out_data_23[5]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC6CA0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_23[7]\(5),
      I2 => \out_data_23[7]\(4),
      I3 => Q(0),
      I4 => Q(1),
      O => \out_data_23[5]_INST_0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_28 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__34_carry_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln288_reg_2695 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_28 : entity is "case_1_mul_8s_8s_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_28 is
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__34_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => B(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__1_n_0\,
      S(2) => \tmp_product__0_carry_i_5__1_n_0\,
      S(1) => \tmp_product__0_carry_i_6__1_n_0\,
      S(0) => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(1),
      I4 => Q(1),
      I5 => trunc_ln288_reg_2695(2),
      O => \tmp_product__0_carry_i_1__1_n_0\
    );
\tmp_product__0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln288_reg_2695(1),
      I2 => Q(0),
      I3 => trunc_ln288_reg_2695(2),
      O => \tmp_product__0_carry_i_2__1_n_0\
    );
\tmp_product__0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln288_reg_2695(0),
      O => \tmp_product__0_carry_i_3__1_n_0\
    );
\tmp_product__0_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__1_n_0\,
      I1 => Q(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => trunc_ln288_reg_2695(2),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__1_n_0\
    );
\tmp_product__0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(2),
      I1 => Q(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => Q(1),
      I4 => trunc_ln288_reg_2695(0),
      I5 => Q(2),
      O => \tmp_product__0_carry_i_5__1_n_0\
    );
\tmp_product__0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => trunc_ln288_reg_2695(1),
      O => \tmp_product__0_carry_i_6__1_n_0\
    );
\tmp_product__0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__0_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__22_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4_n_0\,
      S(2) => \tmp_product__22_carry_i_5_n_0\,
      S(1) => \tmp_product__22_carry_i_6_n_0\,
      S(0) => \tmp_product__22_carry_i_7_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__34_carry_i_8_0\(0)
    );
\tmp_product__22_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => Q(3),
      I2 => trunc_ln288_reg_2695(5),
      I3 => Q(1),
      I4 => trunc_ln288_reg_2695(4),
      I5 => Q(2),
      O => \tmp_product__22_carry_i_1_n_0\
    );
\tmp_product__22_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => trunc_ln288_reg_2695(5),
      O => \tmp_product__22_carry_i_2__0_n_0\
    );
\tmp_product__22_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => Q(1),
      O => \tmp_product__22_carry_i_3_n_0\
    );
\tmp_product__22_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__22_carry_i_1_n_0\,
      I1 => Q(0),
      I2 => trunc_ln288_reg_2695(5),
      I3 => Q(1),
      I4 => trunc_ln288_reg_2695(4),
      O => \tmp_product__22_carry_i_4_n_0\
    );
\tmp_product__22_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln288_reg_2695(4),
      I4 => trunc_ln288_reg_2695(3),
      I5 => Q(2),
      O => \tmp_product__22_carry_i_5_n_0\
    );
\tmp_product__22_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln288_reg_2695(3),
      I2 => Q(0),
      I3 => trunc_ln288_reg_2695(4),
      O => \tmp_product__22_carry_i_6_n_0\
    );
\tmp_product__22_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => Q(0),
      O => \tmp_product__22_carry_i_7_n_0\
    );
\tmp_product__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__34_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__34_carry_n_1\,
      CO(1) => \tmp_product__34_carry_n_2\,
      CO(0) => \tmp_product__34_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__34_carry_i_1_n_0\,
      DI(1) => \tmp_product__34_carry_i_2_n_0\,
      DI(0) => \tmp_product__34_carry_i_3_n_0\,
      O(3 downto 0) => B(7 downto 4),
      S(3) => \tmp_product__34_carry_i_4_n_0\,
      S(2) => \tmp_product__34_carry_i_5_n_0\,
      S(1) => \tmp_product__34_carry_i_6_n_0\,
      S(0) => \tmp_product__34_carry_i_7_n_0\
    );
\tmp_product__34_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__34_carry_i_1_n_0\
    );
\tmp_product__34_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_2_n_0\
    );
\tmp_product__34_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__34_carry_i_3_n_0\
    );
\tmp_product__34_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => trunc_ln288_reg_2695(6),
      I2 => Q(0),
      I3 => \tmp_product__22_carry_n_4\,
      I4 => \tmp_product__34_carry_i_8_n_0\,
      O => \tmp_product__34_carry_i_4_n_0\
    );
\tmp_product__34_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => trunc_ln288_reg_2695(6),
      I3 => Q(0),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__34_carry_i_5_n_0\
    );
\tmp_product__34_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_6\,
      I1 => \tmp_product__0_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__34_carry_i_6_n_0\
    );
\tmp_product__34_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_7_n_0\
    );
\tmp_product__34_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969996999"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \tmp_product__22_carry__0_n_7\,
      I2 => trunc_ln288_reg_2695(7),
      I3 => Q(0),
      I4 => trunc_ln288_reg_2695(6),
      I5 => Q(1),
      O => \tmp_product__34_carry_i_8_n_0\
    );
tmp_product_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      O => B(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_29 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln288_1_reg_2748_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln288_1_reg_2748_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln288_reg_2695 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_29 : entity is "case_1_mul_8s_8s_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_29 is
  signal \tmp_product__0_carry__0_i_10__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__35_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__4_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__4_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => O(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__4_n_0\,
      S(2) => \tmp_product__0_carry_i_5__4_n_0\,
      S(1) => \tmp_product__0_carry_i_6__4_n_0\,
      S(0) => \tmp_product__0_carry_i_7__3_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__4_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__3_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__1_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__6_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__4_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__9_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__9_n_0\
    );
\tmp_product__0_carry__0_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(2),
      I1 => Q(2),
      O => \tmp_product__0_carry__0_i_10__3_n_0\
    );
\tmp_product__0_carry__0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln288_reg_2695(4),
      I4 => Q(2),
      I5 => trunc_ln288_reg_2695(3),
      O => \tmp_product__0_carry__0_i_11__3_n_0\
    );
\tmp_product__0_carry__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln288_reg_2695(5),
      I1 => Q(0),
      I2 => trunc_ln288_reg_2695(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => trunc_ln288_reg_2695(4),
      O => \tmp_product__0_carry__0_i_1__4_n_0\
    );
\tmp_product__0_carry__0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln288_reg_2695(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => trunc_ln288_reg_2695(2),
      I4 => Q(2),
      I5 => trunc_ln288_reg_2695(3),
      O => \tmp_product__0_carry__0_i_2__3_n_0\
    );
\tmp_product__0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(2),
      I4 => trunc_ln288_reg_2695(1),
      I5 => Q(1),
      O => \tmp_product__0_carry__0_i_3__1_n_0\
    );
\tmp_product__0_carry__0_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln288_reg_2695(7),
      I2 => \tmp_product__0_carry__0_i_8__4_n_0\,
      O => \tmp_product__0_carry__0_i_4__6_n_0\
    );
\tmp_product__0_carry__0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__4_n_0\,
      I1 => \tmp_product__0_carry__0_i_9__2_n_0\,
      O => \tmp_product__0_carry__0_i_5__4_n_0\
    );
\tmp_product__0_carry__0_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => \tmp_product__0_carry__0_i_10__3_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => trunc_ln288_reg_2695(4),
      I5 => \tmp_product__0_carry__0_i_11__3_n_0\,
      O => \tmp_product__0_carry__0_i_6__9_n_0\
    );
\tmp_product__0_carry__0_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__1_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__3_n_0\,
      I2 => trunc_ln288_reg_2695(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln288_reg_2695(4),
      O => \tmp_product__0_carry__0_i_7__9_n_0\
    );
\tmp_product__0_carry__0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A808F7FCFFF0FFF"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln288_reg_2695(4),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(5),
      I4 => Q(1),
      I5 => trunc_ln288_reg_2695(6),
      O => \tmp_product__0_carry__0_i_8__4_n_0\
    );
\tmp_product__0_carry__0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(6),
      I1 => Q(0),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(4),
      I4 => Q(1),
      I5 => trunc_ln288_reg_2695(5),
      O => \tmp_product__0_carry__0_i_9__2_n_0\
    );
\tmp_product__0_carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln288_reg_2695(3),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(1),
      I4 => Q(1),
      I5 => trunc_ln288_reg_2695(2),
      O => \tmp_product__0_carry_i_1__4_n_0\
    );
\tmp_product__0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln288_reg_2695(1),
      I2 => trunc_ln288_reg_2695(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__4_n_0\
    );
\tmp_product__0_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__4_n_0\
    );
\tmp_product__0_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__4_n_0\,
      I1 => trunc_ln288_reg_2695(0),
      I2 => Q(2),
      I3 => trunc_ln288_reg_2695(1),
      I4 => Q(1),
      O => \tmp_product__0_carry_i_4__4_n_0\
    );
\tmp_product__0_carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln288_reg_2695(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => trunc_ln288_reg_2695(2),
      O => \tmp_product__0_carry_i_5__4_n_0\
    );
\tmp_product__0_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln288_reg_2695(1),
      I2 => trunc_ln288_reg_2695(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__4_n_0\
    );
\tmp_product__0_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln288_reg_2695(0),
      O => \tmp_product__0_carry_i_7__3_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__1_n_0\,
      S(2) => \tmp_product__22_carry_i_5__1_n_0\,
      S(1) => \tmp_product__22_carry_i_6__1_n_0\,
      S(0) => \tmp_product__22_carry_i_7__1_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__22_carry__0_i_1__1_n_0\
    );
\tmp_product__22_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln288_reg_2695(4),
      I1 => Q(3),
      I2 => \tmp_product__22_carry__0_i_2_n_0\,
      O => \tmp_product__22_carry__0_i_1__1_n_0\
    );
\tmp_product__22_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3480B37FBBFF33FF"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln288_reg_2695(3),
      I2 => trunc_ln288_reg_2695(1),
      I3 => Q(4),
      I4 => trunc_ln288_reg_2695(2),
      I5 => Q(5),
      O => \tmp_product__22_carry__0_i_2_n_0\
    );
\tmp_product__22_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => trunc_ln288_reg_2695(1),
      I4 => Q(4),
      I5 => trunc_ln288_reg_2695(2),
      O => \tmp_product__22_carry_i_1__0_n_0\
    );
\tmp_product__22_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln288_reg_2695(1),
      I2 => trunc_ln288_reg_2695(0),
      I3 => Q(5),
      O => \tmp_product__22_carry_i_2__1_n_0\
    );
\tmp_product__22_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(1),
      I1 => Q(3),
      O => \tmp_product__22_carry_i_3__1_n_0\
    );
\tmp_product__22_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__22_carry_i_1__0_n_0\,
      I1 => trunc_ln288_reg_2695(0),
      I2 => Q(5),
      I3 => trunc_ln288_reg_2695(1),
      I4 => Q(4),
      O => \tmp_product__22_carry_i_4__1_n_0\
    );
\tmp_product__22_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln288_reg_2695(0),
      I2 => trunc_ln288_reg_2695(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => trunc_ln288_reg_2695(2),
      O => \tmp_product__22_carry_i_5__1_n_0\
    );
\tmp_product__22_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln288_reg_2695(1),
      I2 => trunc_ln288_reg_2695(0),
      I3 => Q(4),
      O => \tmp_product__22_carry_i_6__1_n_0\
    );
\tmp_product__22_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln288_reg_2695(0),
      O => \tmp_product__22_carry_i_7__1_n_0\
    );
\tmp_product__35_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__35_carry_n_0\,
      CO(2) => \tmp_product__35_carry_n_1\,
      CO(1) => \tmp_product__35_carry_n_2\,
      CO(0) => \tmp_product__35_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__35_carry_i_1_n_0\,
      DI(2) => \tmp_product__35_carry_i_2_n_0\,
      DI(1) => \tmp_product__35_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \trunc_ln288_1_reg_2748_reg[6]\(3 downto 0),
      S(3) => \tmp_product__35_carry_i_4_n_0\,
      S(2) => \tmp_product__35_carry_i_5_n_0\,
      S(1) => \tmp_product__35_carry_i_6_n_0\,
      S(0) => \tmp_product__35_carry_i_7_n_0\
    );
\tmp_product__35_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__35_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__35_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \trunc_ln288_1_reg_2748_reg[6]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__35_carry__0_i_1_n_0\
    );
\tmp_product__35_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => Q(6),
      I2 => trunc_ln288_reg_2695(0),
      I3 => \tmp_product__22_carry_n_4\,
      I4 => \tmp_product__35_carry__0_i_2_n_0\,
      O => \tmp_product__35_carry__0_i_1_n_0\
    );
\tmp_product__35_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969996999"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \tmp_product__22_carry__0_n_7\,
      I2 => Q(7),
      I3 => trunc_ln288_reg_2695(0),
      I4 => Q(6),
      I5 => trunc_ln288_reg_2695(1),
      O => \tmp_product__35_carry__0_i_2_n_0\
    );
\tmp_product__35_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__35_carry_i_1_n_0\
    );
\tmp_product__35_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__35_carry_i_2_n_0\
    );
\tmp_product__35_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__35_carry_i_3_n_0\
    );
\tmp_product__35_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => Q(6),
      I3 => trunc_ln288_reg_2695(0),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__35_carry_i_4_n_0\
    );
\tmp_product__35_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_6\,
      I1 => \tmp_product__0_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__35_carry_i_5_n_0\
    );
\tmp_product__35_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__35_carry_i_6_n_0\
    );
\tmp_product__35_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__35_carry_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_30 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__34_carry_i_8__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m58_reg_2820 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_30 : entity is "case_1_mul_8s_8s_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_30 is
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__34_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__5_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__5_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => B(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__5_n_0\,
      S(2) => \tmp_product__0_carry_i_5__5_n_0\,
      S(1) => \tmp_product__0_carry_i_6__5_n_0\,
      S(0) => \tmp_product__0_carry_i_7__4_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_product__0_carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => m58_reg_2820(3),
      I2 => m58_reg_2820(1),
      I3 => Q(2),
      I4 => m58_reg_2820(2),
      I5 => Q(1),
      O => \tmp_product__0_carry_i_1__5_n_0\
    );
\tmp_product__0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => m58_reg_2820(1),
      I2 => m58_reg_2820(0),
      I3 => Q(2),
      O => \tmp_product__0_carry_i_2__5_n_0\
    );
\tmp_product__0_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_3__5_n_0\
    );
\tmp_product__0_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A3F3FC0C0"
    )
        port map (
      I0 => m58_reg_2820(2),
      I1 => m58_reg_2820(3),
      I2 => Q(0),
      I3 => m58_reg_2820(0),
      I4 => \tmp_product__0_carry_i_8__0_n_0\,
      I5 => Q(1),
      O => \tmp_product__0_carry_i_4__5_n_0\
    );
\tmp_product__0_carry_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(2),
      I1 => m58_reg_2820(0),
      I2 => m58_reg_2820(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => m58_reg_2820(2),
      O => \tmp_product__0_carry_i_5__5_n_0\
    );
\tmp_product__0_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => m58_reg_2820(1),
      I2 => m58_reg_2820(0),
      I3 => Q(1),
      O => \tmp_product__0_carry_i_6__5_n_0\
    );
\tmp_product__0_carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m58_reg_2820(0),
      I1 => Q(0),
      O => \tmp_product__0_carry_i_7__4_n_0\
    );
\tmp_product__0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => m58_reg_2820(1),
      O => \tmp_product__0_carry_i_8__0_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__2_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__2_n_0\,
      S(2) => \tmp_product__22_carry_i_5__2_n_0\,
      S(1) => \tmp_product__22_carry_i_6__2_n_0\,
      S(0) => \tmp_product__22_carry_i_7__2_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__34_carry_i_8__0_0\(0)
    );
\tmp_product__22_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(3),
      I1 => m58_reg_2820(3),
      I2 => Q(5),
      I3 => m58_reg_2820(1),
      I4 => m58_reg_2820(2),
      I5 => Q(4),
      O => \tmp_product__22_carry_i_1__1_n_0\
    );
\tmp_product__22_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => Q(4),
      I2 => m58_reg_2820(0),
      I3 => Q(5),
      O => \tmp_product__22_carry_i_2__2_n_0\
    );
\tmp_product__22_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => m58_reg_2820(1),
      O => \tmp_product__22_carry_i_3__2_n_0\
    );
\tmp_product__22_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC993399339933"
    )
        port map (
      I0 => m58_reg_2820(2),
      I1 => \tmp_product__22_carry_i_8__2_n_0\,
      I2 => m58_reg_2820(0),
      I3 => Q(4),
      I4 => m58_reg_2820(1),
      I5 => Q(5),
      O => \tmp_product__22_carry_i_4__2_n_0\
    );
\tmp_product__22_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(5),
      I1 => m58_reg_2820(0),
      I2 => Q(4),
      I3 => m58_reg_2820(1),
      I4 => m58_reg_2820(2),
      I5 => Q(3),
      O => \tmp_product__22_carry_i_5__2_n_0\
    );
\tmp_product__22_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => Q(3),
      I2 => m58_reg_2820(0),
      I3 => Q(4),
      O => \tmp_product__22_carry_i_6__2_n_0\
    );
\tmp_product__22_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => m58_reg_2820(0),
      O => \tmp_product__22_carry_i_7__2_n_0\
    );
\tmp_product__22_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => Q(3),
      O => \tmp_product__22_carry_i_8__2_n_0\
    );
\tmp_product__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_tmp_product__34_carry_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__34_carry_n_1\,
      CO(1) => \tmp_product__34_carry_n_2\,
      CO(0) => \tmp_product__34_carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__34_carry_i_1__0_n_0\,
      DI(1) => \tmp_product__34_carry_i_2__0_n_0\,
      DI(0) => \tmp_product__34_carry_i_3__0_n_0\,
      O(3 downto 0) => B(7 downto 4),
      S(3) => \tmp_product__34_carry_i_4__0_n_0\,
      S(2) => \tmp_product__34_carry_i_5__0_n_0\,
      S(1) => \tmp_product__34_carry_i_6__0_n_0\,
      S(0) => \tmp_product__34_carry_i_7__0_n_0\
    );
\tmp_product__34_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__34_carry_i_1__0_n_0\
    );
\tmp_product__34_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_2__0_n_0\
    );
\tmp_product__34_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__34_carry_i_3__0_n_0\
    );
\tmp_product__34_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => Q(6),
      I2 => m58_reg_2820(0),
      I3 => \tmp_product__22_carry_n_4\,
      I4 => \tmp_product__34_carry_i_8__0_n_0\,
      O => \tmp_product__34_carry_i_4__0_n_0\
    );
\tmp_product__34_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      I2 => Q(6),
      I3 => m58_reg_2820(0),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__34_carry_i_5__0_n_0\
    );
\tmp_product__34_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_6\,
      I1 => \tmp_product__0_carry__0_n_7\,
      I2 => \tmp_product__0_carry__0_n_6\,
      I3 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__34_carry_i_6__0_n_0\
    );
\tmp_product__34_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      I2 => \tmp_product__0_carry__0_n_7\,
      I3 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_7__0_n_0\
    );
\tmp_product__34_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969996999"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_4\,
      I1 => \tmp_product__22_carry__0_n_7\,
      I2 => Q(7),
      I3 => m58_reg_2820(0),
      I4 => m58_reg_2820(1),
      I5 => Q(6),
      O => \tmp_product__34_carry_i_8__0_n_0\
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      O => B(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_2s_10_1_1 is
  port (
    tmp_product_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_2s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_2s_10_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_product_n_95 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(0) <= \^d\(0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(8),
      A(28) => P(8),
      A(27) => P(8),
      A(26) => P(8),
      A(25) => P(8),
      A(24) => P(8),
      A(23) => P(8),
      A(22) => P(8),
      A(21) => P(8),
      A(20) => P(8),
      A(19) => P(8),
      A(18) => P(8),
      A(17) => P(8),
      A(16) => P(8),
      A(15) => P(8),
      A(14) => P(8),
      A(13) => P(8),
      A(12) => P(8),
      A(11) => P(8),
      A(10) => P(8),
      A(9) => P(8),
      A(8 downto 0) => P(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(0),
      B(16) => B(0),
      B(15) => B(0),
      B(14) => B(0),
      B(13) => B(0),
      B(12) => B(0),
      B(11) => B(0),
      B(10) => B(0),
      B(9) => B(0),
      B(8) => B(0),
      B(7) => B(0),
      B(6) => B(0),
      B(5) => B(0),
      B(4) => B(0),
      B(3) => B(0),
      B(2) => B(0),
      B(1) => B(0),
      B(0) => \^d\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_tmp_product_P_UNCONNECTED(47 downto 11),
      P(10) => tmp_product_n_95,
      P(9 downto 0) => tmp_product_0(9 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_product_1(0),
      I1 => tmp_product_2(0),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1 is
  port (
    tmp_product_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln401_reg_3467_reg[4]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln401_reg_3467_reg[1]\ : out STD_LOGIC;
    \trunc_ln401_reg_3467_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln401_reg_3467_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln421_fu_2234_p2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_product_i_17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product_i_15__1_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mul_ln434_reg_3730_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1 is
  signal mul_ln434_reg_3730_reg_i_10_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_11_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_12_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_13_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_1_n_3 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_2_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_2_n_1 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_2_n_2 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_2_n_3 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_3_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_3_n_1 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_3_n_2 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_3_n_3 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_4_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_5_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_6_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_7_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_8_n_0 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_i_9_n_0 : STD_LOGIC;
  signal \^tmp_product_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_product_i_19__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_20__1_n_0\ : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_ln434_reg_3730_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  tmp_product_0(8 downto 0) <= \^tmp_product_0\(8 downto 0);
mul_ln434_reg_3730_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln434_reg_3730_reg_i_2_n_0,
      CO(3 downto 1) => NLW_mul_ln434_reg_3730_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => mul_ln434_reg_3730_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln434_reg_3730_reg_i_4_n_0,
      O(3 downto 2) => NLW_mul_ln434_reg_3730_reg_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln421_fu_2234_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => mul_ln434_reg_3730_reg_i_5_n_0
    );
mul_ln434_reg_3730_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(3),
      I1 => mul_ln434_reg_3730_reg(3),
      O => mul_ln434_reg_3730_reg_i_10_n_0
    );
mul_ln434_reg_3730_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(2),
      I1 => mul_ln434_reg_3730_reg(2),
      O => mul_ln434_reg_3730_reg_i_11_n_0
    );
mul_ln434_reg_3730_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(1),
      I1 => mul_ln434_reg_3730_reg(1),
      O => mul_ln434_reg_3730_reg_i_12_n_0
    );
mul_ln434_reg_3730_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(0),
      I1 => mul_ln434_reg_3730_reg(0),
      O => mul_ln434_reg_3730_reg_i_13_n_0
    );
mul_ln434_reg_3730_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln434_reg_3730_reg_i_3_n_0,
      CO(3) => mul_ln434_reg_3730_reg_i_2_n_0,
      CO(2) => mul_ln434_reg_3730_reg_i_2_n_1,
      CO(1) => mul_ln434_reg_3730_reg_i_2_n_2,
      CO(0) => mul_ln434_reg_3730_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_product_0\(7 downto 4),
      O(3 downto 0) => add_ln421_fu_2234_p2(7 downto 4),
      S(3) => mul_ln434_reg_3730_reg_i_6_n_0,
      S(2) => mul_ln434_reg_3730_reg_i_7_n_0,
      S(1) => mul_ln434_reg_3730_reg_i_8_n_0,
      S(0) => mul_ln434_reg_3730_reg_i_9_n_0
    );
mul_ln434_reg_3730_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul_ln434_reg_3730_reg_i_3_n_0,
      CO(2) => mul_ln434_reg_3730_reg_i_3_n_1,
      CO(1) => mul_ln434_reg_3730_reg_i_3_n_2,
      CO(0) => mul_ln434_reg_3730_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_product_0\(3 downto 0),
      O(3 downto 0) => add_ln421_fu_2234_p2(3 downto 0),
      S(3) => mul_ln434_reg_3730_reg_i_10_n_0,
      S(2) => mul_ln434_reg_3730_reg_i_11_n_0,
      S(1) => mul_ln434_reg_3730_reg_i_12_n_0,
      S(0) => mul_ln434_reg_3730_reg_i_13_n_0
    );
mul_ln434_reg_3730_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_product_0\(8),
      O => mul_ln434_reg_3730_reg_i_4_n_0
    );
mul_ln434_reg_3730_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(8),
      I1 => mul_ln434_reg_3730_reg(8),
      O => mul_ln434_reg_3730_reg_i_5_n_0
    );
mul_ln434_reg_3730_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(7),
      I1 => mul_ln434_reg_3730_reg(7),
      O => mul_ln434_reg_3730_reg_i_6_n_0
    );
mul_ln434_reg_3730_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(6),
      I1 => mul_ln434_reg_3730_reg(6),
      O => mul_ln434_reg_3730_reg_i_7_n_0
    );
mul_ln434_reg_3730_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(5),
      I1 => mul_ln434_reg_3730_reg(5),
      O => mul_ln434_reg_3730_reg_i_8_n_0
    );
mul_ln434_reg_3730_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_product_0\(4),
      I1 => mul_ln434_reg_3730_reg(4),
      O => mul_ln434_reg_3730_reg_i_9_n_0
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(6),
      A(28) => D(6),
      A(27) => D(6),
      A(26) => D(6),
      A(25) => D(6),
      A(24) => D(6),
      A(23) => D(6),
      A(22) => D(6),
      A(21) => D(6),
      A(20) => D(6),
      A(19) => D(6),
      A(18) => D(6),
      A(17) => D(6),
      A(16) => D(6),
      A(15) => D(6),
      A(14) => D(6),
      A(13) => D(6),
      A(12) => D(6),
      A(11) => D(6),
      A(10) => D(6),
      A(9) => D(6),
      A(8 downto 2) => D(6 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout(5),
      B(16) => dout(5),
      B(15) => dout(5),
      B(14) => dout(5),
      B(13) => dout(5),
      B(12) => dout(5),
      B(11) => dout(5),
      B(10) => dout(5),
      B(9) => dout(5),
      B(8) => dout(5),
      B(7) => dout(5),
      B(6) => dout(5),
      B(5 downto 0) => dout(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8 downto 0) => \^tmp_product_0\(8 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(3),
      I1 => tmp_product_i_17(0),
      I2 => tmp_product_i_17(1),
      I3 => \tmp_product_i_15__1_0\(1),
      I4 => tmp_product_i_17(2),
      I5 => \tmp_product_i_15__1_0\(2),
      O => DI(0)
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product_i_19__1_n_0\,
      I1 => tmp_product_i_17(0),
      I2 => \tmp_product_i_20__1_n_0\,
      O => S(0)
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(1),
      I1 => tmp_product_i_17(2),
      O => \trunc_ln401_reg_3467_reg[1]\
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A565A559999555"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(5),
      I1 => \tmp_product_i_15__1_0\(4),
      I2 => tmp_product_i_17(2),
      I3 => \tmp_product_i_15__1_0\(2),
      I4 => tmp_product_i_17(1),
      I5 => \tmp_product_i_15__1_0\(3),
      O => \tmp_product_i_19__1_n_0\
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593355FF"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(4),
      I1 => tmp_product_i_17(2),
      I2 => \tmp_product_i_15__1_0\(2),
      I3 => tmp_product_i_17(1),
      I4 => \tmp_product_i_15__1_0\(3),
      O => \tmp_product_i_20__1_n_0\
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(4),
      I1 => tmp_product_i_17(0),
      I2 => tmp_product_i_17(1),
      I3 => \tmp_product_i_15__1_0\(3),
      I4 => tmp_product_i_17(2),
      I5 => \tmp_product_i_15__1_0\(2),
      O => \trunc_ln401_reg_3467_reg[4]\
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(1),
      I1 => tmp_product_i_17(3),
      O => \trunc_ln401_reg_3467_reg[1]_0\(0)
    );
\tmp_product_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(2),
      I1 => tmp_product_i_17(3),
      I2 => tmp_product_i_17(5),
      I3 => \tmp_product_i_15__1_0\(0),
      I4 => \tmp_product_i_15__1_0\(1),
      I5 => tmp_product_i_17(4),
      O => \trunc_ln401_reg_3467_reg[2]\(1)
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product_i_15__1_0\(0),
      I1 => tmp_product_i_17(3),
      O => \trunc_ln401_reg_3467_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1_31 : entity is "case_1_mul_9s_6s_9_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1_31 is
  signal \^p\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(8 downto 0) <= \^p\(8 downto 0);
\m160_reg_3385[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^p\(1),
      I1 => O(0),
      I2 => O(1),
      I3 => \^p\(0),
      O => tmp_product_0(0)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(8),
      A(28) => D(8),
      A(27) => D(8),
      A(26) => D(8),
      A(25) => D(8),
      A(24) => D(8),
      A(23) => D(8),
      A(22) => D(8),
      A(21) => D(8),
      A(20) => D(8),
      A(19) => D(8),
      A(18) => D(8),
      A(17) => D(8),
      A(16) => D(8),
      A(15) => D(8),
      A(14) => D(8),
      A(13) => D(8),
      A(12) => D(8),
      A(11) => D(8),
      A(10) => D(8),
      A(9) => D(8),
      A(8 downto 0) => D(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_1(5),
      B(16) => tmp_product_1(5),
      B(15) => tmp_product_1(5),
      B(14) => tmp_product_1(5),
      B(13) => tmp_product_1(5),
      B(12) => tmp_product_1(5),
      B(11) => tmp_product_1(5),
      B(10) => tmp_product_1(5),
      B(9) => tmp_product_1(5),
      B(8) => tmp_product_1(5),
      B(7) => tmp_product_1(5),
      B(6) => tmp_product_1(5),
      B(5 downto 0) => tmp_product_1(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8 downto 0) => \^p\(8 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_7s_9_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mul_ln351_reg_3207 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m121_cast_fu_1702_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_7s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_7s_9_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_product__0_carry__0_i_10__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__14_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_12__5_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__31_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__30_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__34_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__34_carry_n_3\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[3]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[3]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[3]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[5]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[5]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338[5]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln401_1_reg_3338_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__34_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln401_1_reg_3338_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln401_1_reg_3338_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__22_carry__0_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__22_carry_i_8__1\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln401_1_reg_3338_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln401_1_reg_3338_reg[5]_i_1\ : label is 35;
begin
  D(5 downto 0) <= \^d\(5 downto 0);
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__30_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__31_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__31_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => dout(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__31_n_0\,
      S(2) => \tmp_product__0_carry_i_5__31_n_0\,
      S(1) => \tmp_product__0_carry_i_6__31_n_0\,
      S(0) => \tmp_product__0_carry_i_7__30_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__31_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__31_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__28_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__28_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__28_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__24_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__22_n_0\
    );
\tmp_product__0_carry__0_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln351_reg_3207(4),
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => m121_cast_fu_1702_p3(1),
      I4 => \^d\(1),
      I5 => mul_ln351_reg_3207(3),
      O => \tmp_product__0_carry__0_i_10__15_n_0\
    );
\tmp_product__0_carry__0_i_11__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln351_reg_3207(3),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => m121_cast_fu_1702_p3(1),
      I4 => \^d\(2),
      I5 => m121_cast_fu_1702_p3(0),
      O => \tmp_product__0_carry__0_i_11__14_n_0\
    );
\tmp_product__0_carry__0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m121_cast_fu_1702_p3(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => mul_ln351_reg_3207(2),
      I4 => \^d\(1),
      I5 => m121_cast_fu_1702_p3(0),
      O => \tmp_product__0_carry__0_i_12__5_n_0\
    );
\tmp_product__0_carry__0_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => mul_ln351_reg_3207(3),
      I1 => \^d\(0),
      I2 => m121_cast_fu_1702_p3(0),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => m121_cast_fu_1702_p3(1),
      O => \tmp_product__0_carry__0_i_1__31_n_0\
    );
\tmp_product__0_carry__0_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m121_cast_fu_1702_p3(1),
      I1 => \^d\(0),
      I2 => m121_cast_fu_1702_p3(0),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => mul_ln351_reg_3207(2),
      O => \tmp_product__0_carry__0_i_2__31_n_0\
    );
\tmp_product__0_carry__0_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m121_cast_fu_1702_p3(0),
      I1 => \^d\(0),
      I2 => mul_ln351_reg_3207(2),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => mul_ln351_reg_3207(1),
      O => \tmp_product__0_carry__0_i_3__28_n_0\
    );
\tmp_product__0_carry__0_i_4__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_8__19_n_0\,
      I1 => \^d\(0),
      I2 => \tmp_product__0_carry__0_i_9__18_n_0\,
      O => \tmp_product__0_carry__0_i_4__28_n_0\
    );
\tmp_product__0_carry__0_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__31_n_0\,
      I1 => \tmp_product__0_carry__0_i_10__15_n_0\,
      O => \tmp_product__0_carry__0_i_5__28_n_0\
    );
\tmp_product__0_carry__0_i_6__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__31_n_0\,
      I1 => \tmp_product__0_carry__0_i_11__14_n_0\,
      O => \tmp_product__0_carry__0_i_6__24_n_0\
    );
\tmp_product__0_carry__0_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__28_n_0\,
      I1 => \tmp_product__0_carry__0_i_12__5_n_0\,
      O => \tmp_product__0_carry__0_i_7__22_n_0\
    );
\tmp_product__0_carry__0_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F00288860FFD777"
    )
        port map (
      I0 => mul_ln351_reg_3207(4),
      I1 => \^d\(1),
      I2 => m121_cast_fu_1702_p3(1),
      I3 => \^d\(2),
      I4 => mul_ln351_reg_3207(3),
      I5 => mul_ln351_reg_3207(5),
      O => \tmp_product__0_carry__0_i_8__19_n_0\
    );
\tmp_product__0_carry__0_i_9__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48777777"
    )
        port map (
      I0 => mul_ln351_reg_3207(4),
      I1 => \^d\(1),
      I2 => m121_cast_fu_1702_p3(1),
      I3 => \^d\(2),
      I4 => mul_ln351_reg_3207(3),
      O => \tmp_product__0_carry__0_i_9__18_n_0\
    );
\tmp_product__0_carry_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m121_cast_fu_1702_p3(0),
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => mul_ln351_reg_3207(1),
      I4 => \^d\(1),
      I5 => mul_ln351_reg_3207(2),
      O => \tmp_product__0_carry_i_1__30_n_0\
    );
\tmp_product__0_carry_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => mul_ln351_reg_3207(1),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => mul_ln351_reg_3207(0),
      O => \tmp_product__0_carry_i_2__31_n_0\
    );
\tmp_product__0_carry_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(1),
      O => \tmp_product__0_carry_i_3__31_n_0\
    );
\tmp_product__0_carry_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tmp_product__0_carry_i_1__30_n_0\,
      I1 => mul_ln351_reg_3207(1),
      I2 => \^d\(1),
      I3 => mul_ln351_reg_3207(0),
      I4 => \^d\(2),
      O => \tmp_product__0_carry_i_4__31_n_0\
    );
\tmp_product__0_carry_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => mul_ln351_reg_3207(1),
      I4 => \^d\(0),
      I5 => mul_ln351_reg_3207(2),
      O => \tmp_product__0_carry_i_5__31_n_0\
    );
\tmp_product__0_carry_i_6__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^d\(0),
      I1 => mul_ln351_reg_3207(1),
      I2 => \^d\(1),
      I3 => mul_ln351_reg_3207(0),
      O => \tmp_product__0_carry_i_6__31_n_0\
    );
\tmp_product__0_carry_i_7__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(0),
      O => \tmp_product__0_carry_i_7__30_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__6_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__6_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__6_n_0\,
      S(2) => \tmp_product__22_carry_i_5__6_n_0\,
      S(1) => \tmp_product__22_carry_i_6__6_n_0\,
      S(0) => \tmp_product__22_carry_i_7__6_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__22_carry__0_i_1__6_n_0\
    );
\tmp_product__22_carry__0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_product__22_carry__0_i_2__6_n_0\,
      I1 => \^d\(5),
      I2 => \tmp_product__22_carry__0_i_3_n_0\,
      O => \tmp_product__22_carry__0_i_1__6_n_0\
    );
\tmp_product__22_carry__0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B93D46CB4CCB4CC"
    )
        port map (
      I0 => mul_ln351_reg_3207(1),
      I1 => mul_ln351_reg_3207(2),
      I2 => m121_cast_fu_1702_p3(0),
      I3 => \^d\(4),
      I4 => m121_cast_fu_1702_p3(1),
      I5 => \^d\(3),
      O => \tmp_product__22_carry__0_i_2__6_n_0\
    );
\tmp_product__22_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => mul_ln351_reg_3207(2),
      I1 => m121_cast_fu_1702_p3(0),
      I2 => \^d\(4),
      I3 => m121_cast_fu_1702_p3(1),
      I4 => \^d\(3),
      O => \tmp_product__22_carry__0_i_3_n_0\
    );
\tmp_product__22_carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln351_reg_3207(1),
      I1 => \^d\(5),
      I2 => \^d\(4),
      I3 => mul_ln351_reg_3207(2),
      I4 => m121_cast_fu_1702_p3(0),
      I5 => \^d\(3),
      O => \tmp_product__22_carry_i_1__6_n_0\
    );
\tmp_product__22_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => mul_ln351_reg_3207(1),
      I1 => \^d\(4),
      I2 => \^d\(5),
      I3 => mul_ln351_reg_3207(0),
      O => \tmp_product__22_carry_i_2__6_n_0\
    );
\tmp_product__22_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(4),
      O => \tmp_product__22_carry_i_3__6_n_0\
    );
\tmp_product__22_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A965A66AA66AA"
    )
        port map (
      I0 => \tmp_product__22_carry_i_8__1_n_0\,
      I1 => mul_ln351_reg_3207(2),
      I2 => \^d\(5),
      I3 => \^d\(4),
      I4 => mul_ln351_reg_3207(0),
      I5 => mul_ln351_reg_3207(1),
      O => \tmp_product__22_carry_i_4__6_n_0\
    );
\tmp_product__22_carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(5),
      I2 => \^d\(4),
      I3 => mul_ln351_reg_3207(1),
      I4 => mul_ln351_reg_3207(2),
      I5 => \^d\(3),
      O => \tmp_product__22_carry_i_5__6_n_0\
    );
\tmp_product__22_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => mul_ln351_reg_3207(1),
      I1 => \^d\(3),
      I2 => \^d\(4),
      I3 => mul_ln351_reg_3207(0),
      O => \tmp_product__22_carry_i_6__6_n_0\
    );
\tmp_product__22_carry_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln351_reg_3207(0),
      I1 => \^d\(3),
      O => \tmp_product__22_carry_i_7__6_n_0\
    );
\tmp_product__22_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m121_cast_fu_1702_p3(0),
      I1 => \^d\(3),
      O => \tmp_product__22_carry_i_8__1_n_0\
    );
\tmp_product__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__34_carry_n_0\,
      CO(2) => \tmp_product__34_carry_n_1\,
      CO(1) => \tmp_product__34_carry_n_2\,
      CO(0) => \tmp_product__34_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__34_carry_i_1__3_n_0\,
      DI(2) => \tmp_product__0_carry__0_n_6\,
      DI(1) => \tmp_product__0_carry__0_n_7\,
      DI(0) => \tmp_product__0_carry_n_4\,
      O(3 downto 0) => dout(6 downto 3),
      S(3) => \tmp_product__34_carry_i_2__1_n_0\,
      S(2) => \tmp_product__34_carry_i_3__3_n_0\,
      S(1) => \tmp_product__34_carry_i_4__3_n_0\,
      S(0) => \tmp_product__34_carry_i_5__1_n_0\
    );
\tmp_product__34_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__34_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__34_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__34_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => dout(7),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__34_carry__0_i_1__1_n_0\
    );
\tmp_product__34_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEEE111E1111EEE"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \tmp_product__22_carry_n_4\,
      I2 => mul_ln351_reg_3207(1),
      I3 => \trunc_ln401_1_reg_3338_reg[5]_i_1_n_5\,
      I4 => \tmp_product__0_carry__0_n_4\,
      I5 => \tmp_product__22_carry__0_n_7\,
      O => \tmp_product__34_carry__0_i_1__1_n_0\
    );
\tmp_product__34_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_5\,
      I1 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__34_carry_i_1__3_n_0\
    );
\tmp_product__34_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \tmp_product__22_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => \trunc_ln401_1_reg_3338_reg[5]_i_1_n_5\,
      I3 => mul_ln351_reg_3207(0),
      O => \tmp_product__34_carry_i_2__1_n_0\
    );
\tmp_product__34_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      O => \tmp_product__34_carry_i_3__3_n_0\
    );
\tmp_product__34_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      O => \tmp_product__34_carry_i_4__3_n_0\
    );
\tmp_product__34_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__34_carry_i_5__1_n_0\
    );
\trunc_ln401_1_reg_3338[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => mul_ln351_reg_3207(2),
      O => \trunc_ln401_1_reg_3338[3]_i_2_n_0\
    );
\trunc_ln401_1_reg_3338[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => mul_ln351_reg_3207(1),
      O => \trunc_ln401_1_reg_3338[3]_i_3_n_0\
    );
\trunc_ln401_1_reg_3338[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => mul_ln351_reg_3207(0),
      O => \trunc_ln401_1_reg_3338[3]_i_4_n_0\
    );
\trunc_ln401_1_reg_3338[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln351_reg_3207(3),
      I1 => Q(6),
      O => \trunc_ln401_1_reg_3338[5]_i_2_n_0\
    );
\trunc_ln401_1_reg_3338[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => m121_cast_fu_1702_p3(1),
      O => \trunc_ln401_1_reg_3338[5]_i_3_n_0\
    );
\trunc_ln401_1_reg_3338[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => m121_cast_fu_1702_p3(0),
      O => \trunc_ln401_1_reg_3338[5]_i_4_n_0\
    );
\trunc_ln401_1_reg_3338_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln401_1_reg_3338_reg[3]_i_1_n_0\,
      CO(2) => \trunc_ln401_1_reg_3338_reg[3]_i_1_n_1\,
      CO(1) => \trunc_ln401_1_reg_3338_reg[3]_i_1_n_2\,
      CO(0) => \trunc_ln401_1_reg_3338_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \trunc_ln401_1_reg_3338[3]_i_2_n_0\,
      S(2) => \trunc_ln401_1_reg_3338[3]_i_3_n_0\,
      S(1) => \trunc_ln401_1_reg_3338[3]_i_4_n_0\,
      S(0) => Q(0)
    );
\trunc_ln401_1_reg_3338_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln401_1_reg_3338_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_trunc_ln401_1_reg_3338_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \trunc_ln401_1_reg_3338_reg[5]_i_1_n_2\,
      CO(0) => \trunc_ln401_1_reg_3338_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(5 downto 4),
      O(3) => \NLW_trunc_ln401_1_reg_3338_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2) => \trunc_ln401_1_reg_3338_reg[5]_i_1_n_5\,
      O(1 downto 0) => \^d\(5 downto 4),
      S(3) => '0',
      S(2) => \trunc_ln401_1_reg_3338[5]_i_2_n_0\,
      S(1) => \trunc_ln401_1_reg_3338[5]_i_3_n_0\,
      S(0) => \trunc_ln401_1_reg_3338[5]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_10_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    in_data_19 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_data_21 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln288_reg_2695 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_10_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mul_ln296_reg_2778[3]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln296_reg_2778[3]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln296_reg_2778[3]_i_6_n_0\ : STD_LOGIC;
  signal \mul_ln296_reg_2778[3]_i_7_n_0\ : STD_LOGIC;
  signal \mul_ln296_reg_2778_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln296_reg_2778_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln296_reg_2778[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mul_ln296_reg_2778[1]_i_1\ : label is "soft_lutpair50";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_11\ : label is "soft_lutpair51";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  P(9 downto 0) <= \^p\(9 downto 0);
\mul_ln296_reg_2778[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => \^p\(0),
      O => D(0)
    );
\mul_ln296_reg_2778[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(1),
      I1 => \^p\(0),
      I2 => \^p\(1),
      I3 => trunc_ln288_reg_2695(0),
      O => D(1)
    );
\mul_ln296_reg_2778[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => trunc_ln288_reg_2695(2),
      I1 => \^p\(0),
      I2 => \^p\(2),
      I3 => trunc_ln288_reg_2695(0),
      I4 => trunc_ln288_reg_2695(1),
      I5 => \^p\(1),
      O => D(2)
    );
\mul_ln296_reg_2778[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40C0C0"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => trunc_ln288_reg_2695(1),
      I2 => \^p\(2),
      I3 => trunc_ln288_reg_2695(2),
      I4 => \^p\(1),
      O => \mul_ln296_reg_2778[3]_i_4_n_0\
    );
\mul_ln296_reg_2778[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48796F0B4783CF0"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => \^p\(2),
      I2 => trunc_ln288_reg_2695(3),
      I3 => trunc_ln288_reg_2695(1),
      I4 => trunc_ln288_reg_2695(2),
      I5 => \^p\(1),
      O => \mul_ln296_reg_2778[3]_i_5_n_0\
    );
\mul_ln296_reg_2778[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15EA6A6A"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => trunc_ln288_reg_2695(1),
      I2 => \^p\(2),
      I3 => trunc_ln288_reg_2695(2),
      I4 => \^p\(1),
      O => \mul_ln296_reg_2778[3]_i_6_n_0\
    );
\mul_ln296_reg_2778[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E2D3C5A1ED2965A"
    )
        port map (
      I0 => trunc_ln288_reg_2695(0),
      I1 => \^p\(2),
      I2 => trunc_ln288_reg_2695(3),
      I3 => trunc_ln288_reg_2695(1),
      I4 => trunc_ln288_reg_2695(2),
      I5 => \^p\(1),
      O => \mul_ln296_reg_2778[3]_i_7_n_0\
    );
\mul_ln296_reg_2778_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mul_ln296_reg_2778_reg[3]_i_2_n_0\,
      I1 => \mul_ln296_reg_2778_reg[3]_i_3_n_0\,
      O => D(3),
      S => \^p\(3)
    );
\mul_ln296_reg_2778_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mul_ln296_reg_2778[3]_i_4_n_0\,
      I1 => \mul_ln296_reg_2778[3]_i_5_n_0\,
      O => \mul_ln296_reg_2778_reg[3]_i_2_n_0\,
      S => \^p\(0)
    );
\mul_ln296_reg_2778_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mul_ln296_reg_2778[3]_i_6_n_0\,
      I1 => \mul_ln296_reg_2778[3]_i_7_n_0\,
      O => \mul_ln296_reg_2778_reg[3]_i_3_n_0\,
      S => \^p\(0)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(8),
      A(28) => tmp_product_0(8),
      A(27) => tmp_product_0(8),
      A(26) => tmp_product_0(8),
      A(25) => tmp_product_0(8),
      A(24) => tmp_product_0(8),
      A(23) => tmp_product_0(8),
      A(22) => tmp_product_0(8),
      A(21) => tmp_product_0(8),
      A(20) => tmp_product_0(8),
      A(19) => tmp_product_0(8),
      A(18) => tmp_product_0(8),
      A(17) => tmp_product_0(8),
      A(16) => tmp_product_0(8),
      A(15) => tmp_product_0(8),
      A(14) => tmp_product_0(8),
      A(13) => tmp_product_0(8),
      A(12) => tmp_product_0(8),
      A(11) => tmp_product_0(8),
      A(10) => tmp_product_0(8),
      A(9) => tmp_product_0(8),
      A(8 downto 0) => tmp_product_0(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_product_P_UNCONNECTED(47 downto 17),
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9 downto 0) => \^p\(9 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_19(2),
      I1 => in_data_21(2),
      I2 => in_data_19(1),
      I3 => in_data_21(3),
      I4 => in_data_19(0),
      I5 => in_data_21(4),
      O => \^di\(2)
    );
\tmp_product__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_21(3),
      I1 => in_data_19(1),
      O => \tmp_product__0_carry__0_i_10_n_0\
    );
\tmp_product__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_21(2),
      I1 => in_data_19(1),
      O => \tmp_product__0_carry__0_i_11_n_0\
    );
\tmp_product__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_19(2),
      I1 => in_data_21(1),
      I2 => in_data_19(1),
      I3 => in_data_21(2),
      I4 => in_data_19(0),
      I5 => in_data_21(3),
      O => \^di\(1)
    );
\tmp_product__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => in_data_19(2),
      I1 => in_data_21(0),
      I2 => in_data_19(1),
      I3 => in_data_21(1),
      I4 => in_data_19(0),
      I5 => in_data_21(2),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157F7F7FEA808080"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_8_n_0\,
      I1 => in_data_21(4),
      I2 => in_data_19(1),
      I3 => in_data_21(3),
      I4 => in_data_19(2),
      I5 => \tmp_product__0_carry__0_i_9_n_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \^di\(2),
      I1 => in_data_21(4),
      I2 => in_data_19(1),
      I3 => in_data_21(3),
      I4 => in_data_19(2),
      I5 => \tmp_product__0_carry__0_i_8_n_0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^di\(1),
      I1 => in_data_19(2),
      I2 => in_data_21(2),
      I3 => \tmp_product__0_carry__0_i_10_n_0\,
      I4 => in_data_19(0),
      I5 => in_data_21(4),
      O => S(1)
    );
\tmp_product__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^di\(0),
      I1 => in_data_19(2),
      I2 => in_data_21(1),
      I3 => \tmp_product__0_carry__0_i_11_n_0\,
      I4 => in_data_19(0),
      I5 => in_data_21(3),
      O => S(0)
    );
\tmp_product__0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_19(0),
      I1 => in_data_21(5),
      O => \tmp_product__0_carry__0_i_8_n_0\
    );
\tmp_product__0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => in_data_21(6),
      I1 => in_data_19(0),
      I2 => in_data_21(5),
      I3 => in_data_19(1),
      I4 => in_data_21(4),
      I5 => in_data_19(2),
      O => \tmp_product__0_carry__0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_11_1_1 is
  port (
    out_data_5 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m58_reg_2820_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_product__22_carry__0_i_1__2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m58_reg_2820 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_11_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_11_1_1 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_product__0_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(8),
      A(28) => P(8),
      A(27) => P(8),
      A(26) => P(8),
      A(25) => P(8),
      A(24) => P(8),
      A(23) => P(8),
      A(22) => P(8),
      A(21) => P(8),
      A(20) => P(8),
      A(19) => P(8),
      A(18) => P(8),
      A(17) => P(8),
      A(16) => P(8),
      A(15) => P(8),
      A(14) => P(8),
      A(13) => P(8),
      A(12) => P(8),
      A(11) => P(8),
      A(10) => P(8),
      A(9) => P(8),
      A(8 downto 0) => P(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp_product_P_UNCONNECTED(47 downto 17),
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10 downto 0) => out_data_5(10 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I1 => m58_reg_2820(5),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I3 => m58_reg_2820(4),
      I4 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I5 => m58_reg_2820(3),
      O => \tmp_product__0_carry__0_i_10__1_n_0\
    );
\tmp_product__0_carry__0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I3 => m58_reg_2820(1),
      I4 => m58_reg_2820(2),
      I5 => \tmp_product__22_carry__0_i_1__2_0\(1),
      O => \tmp_product__0_carry__0_i_11__1_n_0\
    );
\tmp_product__0_carry__0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m58_reg_2820(4),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I3 => m58_reg_2820(2),
      I4 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I5 => m58_reg_2820(3),
      O => \^di\(2)
    );
\tmp_product__0_carry__0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I3 => m58_reg_2820(2),
      I4 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I5 => m58_reg_2820(1),
      O => \^di\(1)
    );
\tmp_product__0_carry__0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => m58_reg_2820(2),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I3 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I4 => m58_reg_2820(0),
      I5 => m58_reg_2820(1),
      O => \^di\(0)
    );
\tmp_product__0_carry__0_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I1 => m58_reg_2820(6),
      I2 => \tmp_product__0_carry__0_i_8__2_n_0\,
      O => S(3)
    );
\tmp_product__0_carry__0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"137F7F7FEC808080"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => \tmp_product__0_carry__0_i_9__3_n_0\,
      I2 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I3 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I4 => m58_reg_2820(4),
      I5 => \tmp_product__0_carry__0_i_10__1_n_0\,
      O => S(2)
    );
\tmp_product__0_carry__0_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \^di\(1),
      I1 => \tmp_product__0_carry__0_i_9__3_n_0\,
      I2 => m58_reg_2820(3),
      I3 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I4 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I5 => m58_reg_2820(4),
      O => S(1)
    );
\tmp_product__0_carry__0_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \tmp_product__0_carry__0_i_11__1_n_0\,
      O => S(0)
    );
\tmp_product__0_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B4B8F0FB3337FFF"
    )
        port map (
      I0 => \tmp_product__22_carry__0_i_1__2_0\(0),
      I1 => m58_reg_2820(5),
      I2 => \tmp_product__22_carry__0_i_1__2_0\(2),
      I3 => m58_reg_2820(3),
      I4 => \tmp_product__22_carry__0_i_1__2_0\(1),
      I5 => m58_reg_2820(4),
      O => \tmp_product__0_carry__0_i_8__2_n_0\
    );
\tmp_product__0_carry__0_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m58_reg_2820(2),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(2),
      O => \tmp_product__0_carry__0_i_9__3_n_0\
    );
\tmp_product__22_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => m58_reg_2820(3),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(3),
      I2 => \tmp_product__22_carry__0_i_2__2_n_0\,
      O => \m58_reg_2820_reg[4]\(0)
    );
\tmp_product__22_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4288F5FF95FF55FF"
    )
        port map (
      I0 => m58_reg_2820(1),
      I1 => \tmp_product__22_carry__0_i_1__2_0\(3),
      I2 => m58_reg_2820(0),
      I3 => \tmp_product__22_carry__0_i_1__2_0\(5),
      I4 => m58_reg_2820(2),
      I5 => \tmp_product__22_carry__0_i_1__2_0\(4),
      O => \tmp_product__22_carry__0_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_0(8),
      A(28) => tmp_product_0(8),
      A(27) => tmp_product_0(8),
      A(26) => tmp_product_0(8),
      A(25) => tmp_product_0(8),
      A(24) => tmp_product_0(8),
      A(23) => tmp_product_0(8),
      A(22) => tmp_product_0(8),
      A(21) => tmp_product_0(8),
      A(20) => tmp_product_0(8),
      A(19) => tmp_product_0(8),
      A(18) => tmp_product_0(8),
      A(17) => tmp_product_0(8),
      A(16) => tmp_product_0(8),
      A(15) => tmp_product_0(8),
      A(14) => tmp_product_0(8),
      A(13) => tmp_product_0(8),
      A(12) => tmp_product_0(8),
      A(11) => tmp_product_0(8),
      A(10) => tmp_product_0(8),
      A(9) => tmp_product_0(8),
      A(8 downto 0) => tmp_product_0(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(8),
      B(16) => P(8),
      B(15) => P(8),
      B(14) => P(8),
      B(13) => P(8),
      B(12) => P(8),
      B(11) => P(8),
      B(10) => P(8),
      B(9) => P(8),
      B(8 downto 0) => P(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1_32 : entity is "case_1_mul_9s_9s_14_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_product_i_1__3_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__3_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__3_n_5\ : STD_LOGIC;
  signal \tmp_product_i_1__3_n_6\ : STD_LOGIC;
  signal \tmp_product_i_1__3_n_7\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_7__2_n_0\ : STD_LOGIC;
  signal \tmp_product_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_9__1_n_0\ : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product_i_1__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_2__0\ : label is 35;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \tmp_product_i_1__3_n_5\,
      A(28) => \tmp_product_i_1__3_n_5\,
      A(27) => \tmp_product_i_1__3_n_5\,
      A(26) => \tmp_product_i_1__3_n_5\,
      A(25) => \tmp_product_i_1__3_n_5\,
      A(24) => \tmp_product_i_1__3_n_5\,
      A(23) => \tmp_product_i_1__3_n_5\,
      A(22) => \tmp_product_i_1__3_n_5\,
      A(21) => \tmp_product_i_1__3_n_5\,
      A(20) => \tmp_product_i_1__3_n_5\,
      A(19) => \tmp_product_i_1__3_n_5\,
      A(18) => \tmp_product_i_1__3_n_5\,
      A(17) => \tmp_product_i_1__3_n_5\,
      A(16) => \tmp_product_i_1__3_n_5\,
      A(15) => \tmp_product_i_1__3_n_5\,
      A(14) => \tmp_product_i_1__3_n_5\,
      A(13) => \tmp_product_i_1__3_n_5\,
      A(12) => \tmp_product_i_1__3_n_5\,
      A(11) => \tmp_product_i_1__3_n_5\,
      A(10) => \tmp_product_i_1__3_n_5\,
      A(9) => \tmp_product_i_1__3_n_5\,
      A(8) => \tmp_product_i_1__3_n_5\,
      A(7) => \tmp_product_i_1__3_n_6\,
      A(6) => \tmp_product_i_1__3_n_7\,
      A(5 downto 2) => \^d\(3 downto 0),
      A(1 downto 0) => Q(1 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_product_i_1__3_n_5\,
      B(16) => \tmp_product_i_1__3_n_5\,
      B(15) => \tmp_product_i_1__3_n_5\,
      B(14) => \tmp_product_i_1__3_n_5\,
      B(13) => \tmp_product_i_1__3_n_5\,
      B(12) => \tmp_product_i_1__3_n_5\,
      B(11) => \tmp_product_i_1__3_n_5\,
      B(10) => \tmp_product_i_1__3_n_5\,
      B(9) => \tmp_product_i_1__3_n_5\,
      B(8) => \tmp_product_i_1__3_n_5\,
      B(7) => \tmp_product_i_1__3_n_6\,
      B(6) => \tmp_product_i_1__3_n_7\,
      B(5 downto 2) => \^d\(3 downto 0),
      B(1 downto 0) => Q(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13 downto 0) => P(13 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_product_i_1__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product_i_1__3_n_2\,
      CO(0) => \tmp_product_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(7 downto 6),
      O(3) => \NLW_tmp_product_i_1__3_O_UNCONNECTED\(3),
      O(2) => \tmp_product_i_1__3_n_5\,
      O(1) => \tmp_product_i_1__3_n_6\,
      O(0) => \tmp_product_i_1__3_n_7\,
      S(3) => '0',
      S(2) => \tmp_product_i_3__0_n_0\,
      S(1) => \tmp_product_i_4__3_n_0\,
      S(0) => \tmp_product_i_5__1_n_0\
    );
\tmp_product_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_2__0_n_0\,
      CO(2) => \tmp_product_i_2__0_n_1\,
      CO(1) => \tmp_product_i_2__0_n_2\,
      CO(0) => \tmp_product_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \tmp_product_i_6__1_n_0\,
      S(2) => \tmp_product_i_7__2_n_0\,
      S(1) => \tmp_product_i_8__0_n_0\,
      S(0) => \tmp_product_i_9__1_n_0\
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => tmp_product_0(6),
      O => \tmp_product_i_3__0_n_0\
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => tmp_product_0(5),
      O => \tmp_product_i_4__3_n_0\
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => tmp_product_0(4),
      O => \tmp_product_i_5__1_n_0\
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => tmp_product_0(3),
      O => \tmp_product_i_6__1_n_0\
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => tmp_product_0(2),
      O => \tmp_product_i_7__2_n_0\
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_product_0(1),
      O => \tmp_product_i_8__0_n_0\
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_product_0(0),
      O => \tmp_product_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1 is
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_product_1(8),
      A(28) => tmp_product_1(8),
      A(27) => tmp_product_1(8),
      A(26) => tmp_product_1(8),
      A(25) => tmp_product_1(8),
      A(24) => tmp_product_1(8),
      A(23) => tmp_product_1(8),
      A(22) => tmp_product_1(8),
      A(21) => tmp_product_1(8),
      A(20) => tmp_product_1(8),
      A(19) => tmp_product_1(8),
      A(18) => tmp_product_1(8),
      A(17) => tmp_product_1(8),
      A(16) => tmp_product_1(8),
      A(15) => tmp_product_1(8),
      A(14) => tmp_product_1(8),
      A(13) => tmp_product_1(8),
      A(12) => tmp_product_1(8),
      A(11) => tmp_product_1(8),
      A(10) => tmp_product_1(8),
      A(9) => tmp_product_1(8),
      A(8 downto 0) => tmp_product_1(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(8),
      B(16) => tmp_product_0(8),
      B(15) => tmp_product_0(8),
      B(14) => tmp_product_0(8),
      B(13) => tmp_product_0(8),
      B(12) => tmp_product_0(8),
      B(11) => tmp_product_0(8),
      B(10) => tmp_product_0(8),
      B(9) => tmp_product_0(8),
      B(8 downto 0) => tmp_product_0(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp_product_P_UNCONNECTED(47 downto 18),
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8 downto 0) => P(8 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_33 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln324_reg_3052 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln347_reg_3072 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product__35_carry__0_i_1__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_33 : entity is "case_1_mul_9s_9s_9_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_33 is
  signal \tmp_product__0_carry__0_i_10__9_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__17_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__11_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__20_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__8_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_8_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__35_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_10__9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__8\ : label is "soft_lutpair52";
begin
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__21_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__21_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__21_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => B(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__21_n_0\,
      S(2) => \tmp_product__0_carry_i_5__21_n_0\,
      S(1) => \tmp_product__0_carry_i_6__21_n_0\,
      S(0) => \tmp_product__0_carry_i_7__20_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__22_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__22_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__18_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__20_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__20_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__17_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__15_n_0\
    );
\tmp_product__0_carry__0_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln347_reg_3072(2),
      I1 => trunc_ln324_reg_3052(3),
      O => \tmp_product__0_carry__0_i_10__9_n_0\
    );
\tmp_product__0_carry__0_i_11__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => trunc_ln324_reg_3052(3),
      O => \tmp_product__0_carry__0_i_11__8_n_0\
    );
\tmp_product__0_carry__0_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln324_reg_3052(4),
      I1 => trunc_ln347_reg_3072(1),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(3),
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(5),
      O => \tmp_product__0_carry__0_i_1__22_n_0\
    );
\tmp_product__0_carry__0_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln324_reg_3052(3),
      I1 => trunc_ln347_reg_3072(1),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(4),
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__0_carry__0_i_2__22_n_0\
    );
\tmp_product__0_carry__0_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln324_reg_3052(2),
      I1 => trunc_ln347_reg_3072(1),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(1),
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(3),
      O => \tmp_product__0_carry__0_i_3__18_n_0\
    );
\tmp_product__0_carry__0_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => Q(1),
      I2 => \tmp_product__0_carry__0_i_8__12_n_0\,
      O => \tmp_product__0_carry__0_i_4__20_n_0\
    );
\tmp_product__0_carry__0_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__22_n_0\,
      I1 => trunc_ln324_reg_3052(5),
      I2 => trunc_ln347_reg_3072(1),
      I3 => \tmp_product__0_carry__0_i_9__11_n_0\,
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry__0_i_5__20_n_0\
    );
\tmp_product__0_carry__0_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__22_n_0\,
      I1 => trunc_ln324_reg_3052(4),
      I2 => trunc_ln347_reg_3072(1),
      I3 => \tmp_product__0_carry__0_i_10__9_n_0\,
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(5),
      O => \tmp_product__0_carry__0_i_6__17_n_0\
    );
\tmp_product__0_carry__0_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__18_n_0\,
      I1 => trunc_ln324_reg_3052(2),
      I2 => trunc_ln347_reg_3072(2),
      I3 => \tmp_product__0_carry__0_i_11__8_n_0\,
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(4),
      O => \tmp_product__0_carry__0_i_7__15_n_0\
    );
\tmp_product__0_carry__0_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A80CFFF8F7F0FFF"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => trunc_ln324_reg_3052(4),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(5),
      I4 => Q(0),
      I5 => trunc_ln347_reg_3072(1),
      O => \tmp_product__0_carry__0_i_8__12_n_0\
    );
\tmp_product__0_carry__0_i_9__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln347_reg_3072(2),
      I1 => trunc_ln324_reg_3052(4),
      O => \tmp_product__0_carry__0_i_9__11_n_0\
    );
\tmp_product__0_carry_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln324_reg_3052(3),
      I1 => trunc_ln347_reg_3072(0),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(1),
      I4 => trunc_ln347_reg_3072(1),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__0_carry_i_1__21_n_0\
    );
\tmp_product__0_carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(1),
      I1 => trunc_ln324_reg_3052(1),
      I2 => trunc_ln347_reg_3072(2),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__0_carry_i_2__21_n_0\
    );
\tmp_product__0_carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(1),
      I1 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_3__21_n_0\
    );
\tmp_product__0_carry_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => trunc_ln324_reg_3052(2),
      I1 => trunc_ln347_reg_3072(0),
      I2 => trunc_ln324_reg_3052(3),
      I3 => \tmp_product__0_carry_i_8__8_n_0\,
      I4 => trunc_ln347_reg_3072(1),
      I5 => trunc_ln324_reg_3052(0),
      O => \tmp_product__0_carry_i_4__21_n_0\
    );
\tmp_product__0_carry_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => trunc_ln347_reg_3072(2),
      I2 => trunc_ln324_reg_3052(1),
      I3 => trunc_ln347_reg_3072(1),
      I4 => trunc_ln347_reg_3072(0),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__0_carry_i_5__21_n_0\
    );
\tmp_product__0_carry_i_6__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(0),
      I1 => trunc_ln324_reg_3052(1),
      I2 => trunc_ln347_reg_3072(1),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__0_carry_i_6__21_n_0\
    );
\tmp_product__0_carry_i_7__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => trunc_ln347_reg_3072(0),
      O => \tmp_product__0_carry_i_7__20_n_0\
    );
\tmp_product__0_carry_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln347_reg_3072(2),
      I1 => trunc_ln324_reg_3052(1),
      O => \tmp_product__0_carry_i_8__8_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__3_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__4_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__3_n_0\,
      S(2) => \tmp_product__22_carry_i_5__3_n_0\,
      S(1) => \tmp_product__22_carry_i_6__3_n_0\,
      S(0) => \tmp_product__22_carry_i_7__3_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__22_carry__0_i_1__3_n_0\
    );
\tmp_product__22_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln324_reg_3052(4),
      I1 => trunc_ln347_reg_3072(3),
      I2 => \tmp_product__22_carry__0_i_2__3_n_0\,
      O => \tmp_product__22_carry__0_i_1__3_n_0\
    );
\tmp_product__22_carry__0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18C0AFFF87FF0FFF"
    )
        port map (
      I0 => trunc_ln347_reg_3072(3),
      I1 => trunc_ln324_reg_3052(1),
      I2 => trunc_ln347_reg_3072(4),
      I3 => trunc_ln324_reg_3052(3),
      I4 => \tmp_product__35_carry__0_i_1__0_0\(0),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__22_carry__0_i_2__3_n_0\
    );
\tmp_product__22_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln324_reg_3052(3),
      I1 => trunc_ln347_reg_3072(3),
      I2 => \tmp_product__35_carry__0_i_1__0_0\(0),
      I3 => trunc_ln324_reg_3052(1),
      I4 => trunc_ln347_reg_3072(4),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__22_carry_i_1__3_n_0\
    );
\tmp_product__22_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(4),
      I1 => trunc_ln324_reg_3052(1),
      I2 => \tmp_product__35_carry__0_i_1__0_0\(0),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__22_carry_i_2__4_n_0\
    );
\tmp_product__22_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(1),
      I1 => trunc_ln347_reg_3072(3),
      O => \tmp_product__22_carry_i_3__3_n_0\
    );
\tmp_product__22_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => trunc_ln324_reg_3052(2),
      I1 => trunc_ln347_reg_3072(3),
      I2 => trunc_ln324_reg_3052(3),
      I3 => \tmp_product__22_carry_i_8_n_0\,
      I4 => trunc_ln347_reg_3072(4),
      I5 => trunc_ln324_reg_3052(0),
      O => \tmp_product__22_carry_i_4__3_n_0\
    );
\tmp_product__22_carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => \tmp_product__35_carry__0_i_1__0_0\(0),
      I2 => trunc_ln324_reg_3052(1),
      I3 => trunc_ln347_reg_3072(4),
      I4 => trunc_ln347_reg_3072(3),
      I5 => trunc_ln324_reg_3052(2),
      O => \tmp_product__22_carry_i_5__3_n_0\
    );
\tmp_product__22_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln347_reg_3072(3),
      I1 => trunc_ln324_reg_3052(1),
      I2 => trunc_ln347_reg_3072(4),
      I3 => trunc_ln324_reg_3052(0),
      O => \tmp_product__22_carry_i_6__3_n_0\
    );
\tmp_product__22_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln324_reg_3052(0),
      I1 => trunc_ln347_reg_3072(3),
      O => \tmp_product__22_carry_i_7__3_n_0\
    );
\tmp_product__22_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_product__35_carry__0_i_1__0_0\(0),
      I1 => trunc_ln324_reg_3052(1),
      O => \tmp_product__22_carry_i_8_n_0\
    );
\tmp_product__35_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__35_carry_n_0\,
      CO(2) => \tmp_product__35_carry_n_1\,
      CO(1) => \tmp_product__35_carry_n_2\,
      CO(0) => \tmp_product__35_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__35_carry_i_1__0_n_0\,
      DI(2) => \tmp_product__35_carry_i_2__0_n_0\,
      DI(1) => \tmp_product__35_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => B(6 downto 3),
      S(3) => \tmp_product__35_carry_i_4__0_n_0\,
      S(2) => \tmp_product__35_carry_i_5__0_n_0\,
      S(1) => \tmp_product__35_carry_i_6__0_n_0\,
      S(0) => \tmp_product__35_carry_i_7__0_n_0\
    );
\tmp_product__35_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__35_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__35_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => B(7),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__35_carry__0_i_1__0_n_0\
    );
\tmp_product__35_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \tmp_product__22_carry_n_4\,
      I1 => trunc_ln324_reg_3052(0),
      I2 => \tmp_product__35_carry__0_i_1__0_0\(1),
      I3 => \tmp_product__0_carry__0_n_5\,
      I4 => \tmp_product__35_carry__0_i_2__0_n_0\,
      O => \tmp_product__35_carry__0_i_1__0_n_0\
    );
\tmp_product__35_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"953F6AC06AC0953F"
    )
        port map (
      I0 => \tmp_product__35_carry__0_i_1__0_0\(1),
      I1 => trunc_ln324_reg_3052(0),
      I2 => \tmp_product__35_carry__0_i_1__0_0\(2),
      I3 => trunc_ln324_reg_3052(1),
      I4 => \tmp_product__22_carry__0_n_7\,
      I5 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__35_carry__0_i_2__0_n_0\
    );
\tmp_product__35_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__35_carry_i_1__0_n_0\
    );
\tmp_product__35_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_6\,
      I1 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__35_carry_i_2__0_n_0\
    );
\tmp_product__35_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__35_carry_i_3__0_n_0\
    );
\tmp_product__35_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      I2 => \tmp_product__35_carry__0_i_1__0_0\(1),
      I3 => trunc_ln324_reg_3052(0),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__35_carry_i_4__0_n_0\
    );
\tmp_product__35_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      I2 => \tmp_product__22_carry_n_5\,
      I3 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__35_carry_i_5__0_n_0\
    );
\tmp_product__35_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      I2 => \tmp_product__22_carry_n_6\,
      I3 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__35_carry_i_6__0_n_0\
    );
\tmp_product__35_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__35_carry_i_7__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_34 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m131_reg_3223_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_product : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln384_reg_3333 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln380_reg_3243 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mul_ln376_reg_3323 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m131_reg_3223 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \m160_reg_3385_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_34 : entity is "case_1_mul_9s_9s_9_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_34 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_product__0_carry__0_i_10__13_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_11__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_1__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_2__28_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_3__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_4__25_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_5__24_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_6__21_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_7__19_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_8__15_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_i_9__16_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_product__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_1__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_2__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_3__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_4__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_5__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_6__27_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_7__26_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_i_8__12_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_3\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_4\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_5\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_6\ : STD_LOGIC;
  signal \tmp_product__22_carry_n_7\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_0\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_1\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_2\ : STD_LOGIC;
  signal \tmp_product__35_carry_n_3\ : STD_LOGIC;
  signal \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__22_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__35_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_carry__0_i_9__16\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_carry_i_8__12\ : label is "soft_lutpair53";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
\m160_reg_3385[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \m160_reg_3385_reg[3]\(0),
      O => tmp_product(0)
    );
\m160_reg_3385[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596A6A6A3FC0C0C0"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(0),
      I2 => \m160_reg_3385_reg[3]\(2),
      I3 => \^o\(1),
      I4 => \m160_reg_3385_reg[3]\(1),
      I5 => \m160_reg_3385_reg[3]\(0),
      O => tmp_product(1)
    );
\tmp_product__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_carry_n_0\,
      CO(2) => \tmp_product__0_carry_n_1\,
      CO(1) => \tmp_product__0_carry_n_2\,
      CO(0) => \tmp_product__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_carry_i_1__27_n_0\,
      DI(2) => \tmp_product__0_carry_i_2__27_n_0\,
      DI(1) => \tmp_product__0_carry_i_3__27_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__0_carry_n_4\,
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => \tmp_product__0_carry_i_4__27_n_0\,
      S(2) => \tmp_product__0_carry_i_5__27_n_0\,
      S(1) => \tmp_product__0_carry_i_6__27_n_0\,
      S(0) => \tmp_product__0_carry_i_7__26_n_0\
    );
\tmp_product__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_carry_n_0\,
      CO(3) => \NLW_tmp_product__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product__0_carry__0_n_1\,
      CO(1) => \tmp_product__0_carry__0_n_2\,
      CO(0) => \tmp_product__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product__0_carry__0_i_1__28_n_0\,
      DI(1) => \tmp_product__0_carry__0_i_2__28_n_0\,
      DI(0) => \tmp_product__0_carry__0_i_3__25_n_0\,
      O(3) => \tmp_product__0_carry__0_n_4\,
      O(2) => \tmp_product__0_carry__0_n_5\,
      O(1) => \tmp_product__0_carry__0_n_6\,
      O(0) => \tmp_product__0_carry__0_n_7\,
      S(3) => \tmp_product__0_carry__0_i_4__25_n_0\,
      S(2) => \tmp_product__0_carry__0_i_5__24_n_0\,
      S(1) => \tmp_product__0_carry__0_i_6__21_n_0\,
      S(0) => \tmp_product__0_carry__0_i_7__19_n_0\
    );
\tmp_product__0_carry__0_i_10__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mul_ln376_reg_3323(2),
      I1 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry__0_i_10__13_n_0\
    );
\tmp_product__0_carry__0_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mul_ln376_reg_3323(0),
      I1 => trunc_ln380_reg_3243(1),
      O => \tmp_product__0_carry__0_i_11__12_n_0\
    );
\tmp_product__0_carry__0_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln380_reg_3243(1),
      I1 => mul_ln376_reg_3323(1),
      I2 => mul_ln376_reg_3323(2),
      I3 => trunc_ln380_reg_3243(0),
      I4 => mul_ln376_reg_3323(0),
      I5 => trunc_ln380_reg_3243(2),
      O => \tmp_product__0_carry__0_i_1__28_n_0\
    );
\tmp_product__0_carry__0_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => trunc_ln380_reg_3243(1),
      I1 => mul_ln376_reg_3323(0),
      I2 => mul_ln376_reg_3323(1),
      I3 => trunc_ln380_reg_3243(2),
      I4 => trunc_ln384_reg_3333(2),
      I5 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry__0_i_2__28_n_0\
    );
\tmp_product__0_carry__0_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln384_reg_3333(2),
      I1 => trunc_ln380_reg_3243(1),
      I2 => trunc_ln380_reg_3243(2),
      I3 => trunc_ln384_reg_3333(1),
      I4 => mul_ln376_reg_3323(0),
      I5 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry__0_i_3__25_n_0\
    );
\tmp_product__0_carry__0_i_4__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => mul_ln376_reg_3323(4),
      I2 => \tmp_product__0_carry__0_i_8__15_n_0\,
      O => \tmp_product__0_carry__0_i_4__25_n_0\
    );
\tmp_product__0_carry__0_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_1__28_n_0\,
      I1 => trunc_ln380_reg_3243(1),
      I2 => mul_ln376_reg_3323(2),
      I3 => \tmp_product__0_carry__0_i_9__16_n_0\,
      I4 => mul_ln376_reg_3323(3),
      I5 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry__0_i_5__24_n_0\
    );
\tmp_product__0_carry__0_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_2__28_n_0\,
      I1 => trunc_ln380_reg_3243(2),
      I2 => mul_ln376_reg_3323(0),
      I3 => trunc_ln380_reg_3243(1),
      I4 => mul_ln376_reg_3323(1),
      I5 => \tmp_product__0_carry__0_i_10__13_n_0\,
      O => \tmp_product__0_carry__0_i_6__21_n_0\
    );
\tmp_product__0_carry__0_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \tmp_product__0_carry__0_i_3__25_n_0\,
      I1 => trunc_ln380_reg_3243(2),
      I2 => trunc_ln384_reg_3333(2),
      I3 => \tmp_product__0_carry__0_i_11__12_n_0\,
      I4 => mul_ln376_reg_3323(1),
      I5 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry__0_i_7__19_n_0\
    );
\tmp_product__0_carry__0_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C808F7FAFFF0FFF"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => mul_ln376_reg_3323(1),
      I2 => mul_ln376_reg_3323(3),
      I3 => trunc_ln380_reg_3243(1),
      I4 => mul_ln376_reg_3323(2),
      I5 => trunc_ln380_reg_3243(2),
      O => \tmp_product__0_carry__0_i_8__15_n_0\
    );
\tmp_product__0_carry__0_i_9__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mul_ln376_reg_3323(1),
      I1 => trunc_ln380_reg_3243(2),
      O => \tmp_product__0_carry__0_i_9__16_n_0\
    );
\tmp_product__0_carry_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => mul_ln376_reg_3323(0),
      I2 => trunc_ln380_reg_3243(2),
      I3 => trunc_ln384_reg_3333(1),
      I4 => trunc_ln384_reg_3333(2),
      I5 => trunc_ln380_reg_3243(1),
      O => \tmp_product__0_carry_i_1__27_n_0\
    );
\tmp_product__0_carry_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln380_reg_3243(1),
      I1 => trunc_ln384_reg_3333(1),
      I2 => trunc_ln380_reg_3243(2),
      I3 => trunc_ln384_reg_3333(0),
      O => \tmp_product__0_carry_i_2__27_n_0\
    );
\tmp_product__0_carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln384_reg_3333(1),
      I1 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry_i_3__27_n_0\
    );
\tmp_product__0_carry_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => trunc_ln384_reg_3333(2),
      I1 => mul_ln376_reg_3323(0),
      I2 => trunc_ln380_reg_3243(0),
      I3 => \tmp_product__0_carry_i_8__12_n_0\,
      I4 => trunc_ln384_reg_3333(0),
      I5 => trunc_ln380_reg_3243(1),
      O => \tmp_product__0_carry_i_4__27_n_0\
    );
\tmp_product__0_carry_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => trunc_ln380_reg_3243(2),
      I2 => trunc_ln384_reg_3333(1),
      I3 => trunc_ln380_reg_3243(1),
      I4 => trunc_ln380_reg_3243(0),
      I5 => trunc_ln384_reg_3333(2),
      O => \tmp_product__0_carry_i_5__27_n_0\
    );
\tmp_product__0_carry_i_6__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln380_reg_3243(0),
      I1 => trunc_ln384_reg_3333(1),
      I2 => trunc_ln380_reg_3243(1),
      I3 => trunc_ln384_reg_3333(0),
      O => \tmp_product__0_carry_i_6__27_n_0\
    );
\tmp_product__0_carry_i_7__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => trunc_ln380_reg_3243(0),
      O => \tmp_product__0_carry_i_7__26_n_0\
    );
\tmp_product__0_carry_i_8__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln380_reg_3243(2),
      I1 => trunc_ln384_reg_3333(1),
      O => \tmp_product__0_carry_i_8__12_n_0\
    );
\tmp_product__22_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__22_carry_n_0\,
      CO(2) => \tmp_product__22_carry_n_1\,
      CO(1) => \tmp_product__22_carry_n_2\,
      CO(0) => \tmp_product__22_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__22_carry_i_1__5_n_0\,
      DI(2) => \tmp_product__22_carry_i_2__5_n_0\,
      DI(1) => \tmp_product__22_carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3) => \tmp_product__22_carry_n_4\,
      O(2) => \tmp_product__22_carry_n_5\,
      O(1) => \tmp_product__22_carry_n_6\,
      O(0) => \tmp_product__22_carry_n_7\,
      S(3) => \tmp_product__22_carry_i_4__5_n_0\,
      S(2) => \tmp_product__22_carry_i_5__5_n_0\,
      S(1) => \tmp_product__22_carry_i_6__5_n_0\,
      S(0) => \tmp_product__22_carry_i_7__5_n_0\
    );
\tmp_product__22_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__22_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__22_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__22_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_product__22_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__22_carry__0_i_1__5_n_0\
    );
\tmp_product__22_carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => mul_ln376_reg_3323(1),
      I1 => m131_reg_3223(0),
      I2 => \tmp_product__22_carry__0_i_2__5_n_0\,
      O => \tmp_product__22_carry__0_i_1__5_n_0\
    );
\tmp_product__22_carry__0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C808F7FAFFF0FFF"
    )
        port map (
      I0 => m131_reg_3223(0),
      I1 => trunc_ln384_reg_3333(1),
      I2 => mul_ln376_reg_3323(0),
      I3 => m131_reg_3223(1),
      I4 => trunc_ln384_reg_3333(2),
      I5 => m131_reg_3223(2),
      O => \tmp_product__22_carry__0_i_2__5_n_0\
    );
\tmp_product__22_carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => mul_ln376_reg_3323(0),
      I1 => m131_reg_3223(0),
      I2 => m131_reg_3223(2),
      I3 => trunc_ln384_reg_3333(1),
      I4 => trunc_ln384_reg_3333(2),
      I5 => m131_reg_3223(1),
      O => \tmp_product__22_carry_i_1__5_n_0\
    );
\tmp_product__22_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m131_reg_3223(1),
      I1 => trunc_ln384_reg_3333(1),
      I2 => m131_reg_3223(2),
      I3 => trunc_ln384_reg_3333(0),
      O => \tmp_product__22_carry_i_2__5_n_0\
    );
\tmp_product__22_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln384_reg_3333(1),
      I1 => m131_reg_3223(0),
      O => \tmp_product__22_carry_i_3__5_n_0\
    );
\tmp_product__22_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => trunc_ln384_reg_3333(2),
      I1 => m131_reg_3223(0),
      I2 => mul_ln376_reg_3323(0),
      I3 => \tmp_product__22_carry_i_8__0_n_0\,
      I4 => trunc_ln384_reg_3333(0),
      I5 => m131_reg_3223(1),
      O => \tmp_product__22_carry_i_4__5_n_0\
    );
\tmp_product__22_carry_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => m131_reg_3223(2),
      I2 => trunc_ln384_reg_3333(1),
      I3 => m131_reg_3223(1),
      I4 => m131_reg_3223(0),
      I5 => trunc_ln384_reg_3333(2),
      O => \tmp_product__22_carry_i_5__5_n_0\
    );
\tmp_product__22_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m131_reg_3223(0),
      I1 => trunc_ln384_reg_3333(1),
      I2 => m131_reg_3223(1),
      I3 => trunc_ln384_reg_3333(0),
      O => \tmp_product__22_carry_i_6__5_n_0\
    );
\tmp_product__22_carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln384_reg_3333(0),
      I1 => m131_reg_3223(0),
      O => \tmp_product__22_carry_i_7__5_n_0\
    );
\tmp_product__22_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m131_reg_3223(2),
      I1 => trunc_ln384_reg_3333(1),
      O => \tmp_product__22_carry_i_8__0_n_0\
    );
\tmp_product__35_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__35_carry_n_0\,
      CO(2) => \tmp_product__35_carry_n_1\,
      CO(1) => \tmp_product__35_carry_n_2\,
      CO(0) => \tmp_product__35_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_product__35_carry_i_1__1_n_0\,
      DI(2) => \tmp_product__35_carry_i_2__1_n_0\,
      DI(1) => \tmp_product__35_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \m131_reg_3223_reg[6]\(3 downto 0),
      S(3) => \tmp_product__35_carry_i_4__1_n_0\,
      S(2) => \tmp_product__35_carry_i_5__1_n_0\,
      S(1) => \tmp_product__35_carry_i_6__1_n_0\,
      S(0) => \tmp_product__35_carry_i_7__1_n_0\
    );
\tmp_product__35_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__35_carry_n_0\,
      CO(3 downto 0) => \NLW_tmp_product__35_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_product__35_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => D(0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_product__35_carry__0_i_1__1_n_0\
    );
\tmp_product__35_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E787878"
    )
        port map (
      I0 => \tmp_product__22_carry_n_4\,
      I1 => \tmp_product__0_carry__0_n_5\,
      I2 => \tmp_product__35_carry__0_i_2__1_n_0\,
      I3 => m131_reg_3223(3),
      I4 => trunc_ln384_reg_3333(0),
      O => \tmp_product__35_carry__0_i_1__1_n_0\
    );
\tmp_product__35_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"953F6AC06AC0953F"
    )
        port map (
      I0 => m131_reg_3223(3),
      I1 => trunc_ln384_reg_3333(0),
      I2 => m131_reg_3223(4),
      I3 => trunc_ln384_reg_3333(1),
      I4 => \tmp_product__22_carry__0_n_7\,
      I5 => \tmp_product__0_carry__0_n_4\,
      O => \tmp_product__35_carry__0_i_2__1_n_0\
    );
\tmp_product__35_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_5\,
      I1 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__35_carry_i_1__1_n_0\
    );
\tmp_product__35_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_6\,
      I1 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__35_carry_i_2__1_n_0\
    );
\tmp_product__35_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_product__22_carry_n_7\,
      I1 => \tmp_product__0_carry_n_4\,
      O => \tmp_product__35_carry_i_3__1_n_0\
    );
\tmp_product__35_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_6\,
      I1 => \tmp_product__22_carry_n_5\,
      I2 => m131_reg_3223(3),
      I3 => trunc_ln384_reg_3333(0),
      I4 => \tmp_product__0_carry__0_n_5\,
      I5 => \tmp_product__22_carry_n_4\,
      O => \tmp_product__35_carry_i_4__1_n_0\
    );
\tmp_product__35_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry__0_n_7\,
      I1 => \tmp_product__22_carry_n_6\,
      I2 => \tmp_product__22_carry_n_5\,
      I3 => \tmp_product__0_carry__0_n_6\,
      O => \tmp_product__35_carry_i_5__1_n_0\
    );
\tmp_product__35_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      I2 => \tmp_product__22_carry_n_6\,
      I3 => \tmp_product__0_carry__0_n_7\,
      O => \tmp_product__35_carry_i_6__1_n_0\
    );
\tmp_product__35_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_carry_n_4\,
      I1 => \tmp_product__22_carry_n_7\,
      O => \tmp_product__35_carry_i_7__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m131_reg_3223 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product__0_carry__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1 is
begin
case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0
     port map (
      D(10 downto 0) => D(10 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      P(10 downto 0) => P(10 downto 0),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      m131_reg_3223(5 downto 0) => m131_reg_3223(5 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      p_reg_reg_1(9 downto 0) => p_reg_reg_0(9 downto 0),
      \tmp_product__0_carry__1\(2 downto 0) => \tmp_product__0_carry__1\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1 is
  port (
    out_data_22 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1 is
begin
case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0
     port map (
      A(5 downto 0) => A(5 downto 0),
      B(7 downto 0) => B(7 downto 0),
      P(10 downto 0) => P(10 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      ap_clk => ap_clk,
      m174_reg_3615(1 downto 0) => m174_reg_3615(1 downto 0),
      out_data_22(11 downto 0) => out_data_22(11 downto 0),
      \tmp_product_carry__1\(1 downto 0) => \tmp_product_carry__1\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1 is
  port (
    \m_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1 is
begin
case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0
     port map (
      D(5 downto 0) => D(5 downto 0),
      P(5 downto 0) => P(5 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      ap_clk => ap_clk,
      m(5 downto 0) => m(5 downto 0),
      \m_reg_reg[5]_0\(5 downto 0) => \m_reg_reg[5]\(5 downto 0),
      \p_reg_reg[5]_0\(5 downto 0) => \p_reg_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1 is
  port (
    out_data_13 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ad_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ad0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1 is
begin
case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0
     port map (
      D(6 downto 0) => D(6 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ad0(6 downto 0) => ad0(6 downto 0),
      ad_reg_reg_0(11 downto 0) => ad_reg_reg(11 downto 0),
      ap_clk => ap_clk,
      out_data_13(6 downto 0) => out_data_13(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m70_reg_2836_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    in_data_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m82_reg_2899_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m70_reg_2836 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1 is
begin
case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
     port map (
      A(8 downto 0) => A(8 downto 0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      P(9 downto 0) => P(9 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_clk => ap_clk,
      in_data_22(1 downto 0) => in_data_22(1 downto 0),
      m70_reg_2836(3 downto 0) => m70_reg_2836(3 downto 0),
      \m70_reg_2836_reg[3]\(3 downto 0) => \m70_reg_2836_reg[3]\(3 downto 0),
      m82_reg_2899_reg(5 downto 0) => m82_reg_2899_reg(5 downto 0),
      p_reg_reg_0(9 downto 0) => p_reg_reg(9 downto 0),
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(8 downto 0) => p_reg_reg_1(8 downto 0),
      p_reg_reg_3(9 downto 0) => p_reg_reg_2(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1 is
  port (
    \p_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m174_reg_3615_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m174_reg_3615_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m174_reg_3615_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln404_2_reg_3540 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m174_reg_3615 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__26_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    \a_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1 is
begin
case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      \a_reg_reg[5]_0\(5 downto 0) => \a_reg_reg[5]\(5 downto 0),
      ap_clk => ap_clk,
      m174_reg_3615(4 downto 0) => m174_reg_3615(4 downto 0),
      \m174_reg_3615_reg[0]\(2 downto 0) => \m174_reg_3615_reg[0]\(2 downto 0),
      \m174_reg_3615_reg[0]_0\(3 downto 0) => \m174_reg_3615_reg[0]_0\(3 downto 0),
      \m174_reg_3615_reg[1]\(0) => \m174_reg_3615_reg[1]\(0),
      \m174_reg_3615_reg[4]\(1 downto 0) => \m174_reg_3615_reg[4]\(1 downto 0),
      \p_reg_reg[0]_0\(1 downto 0) => \p_reg_reg[0]\(1 downto 0),
      \p_reg_reg[2]_0\(2 downto 0) => \p_reg_reg[2]\(2 downto 0),
      \p_reg_reg[4]_0\(3 downto 0) => \p_reg_reg[4]\(3 downto 0),
      \p_reg_reg[6]_0\(0) => \p_reg_reg[6]\(0),
      \p_reg_reg[6]_1\(3 downto 0) => \p_reg_reg[6]_0\(3 downto 0),
      \tmp_product__26_carry__0_i_4_0\(0) => \tmp_product__26_carry__0_i_4\(0),
      trunc_ln404_2_reg_3540(4 downto 0) => trunc_ln404_2_reg_3540(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_10 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_12 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_13 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_14 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_15 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_17 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_18 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_19 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_20 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_21 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_22 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_23 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_24 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_25 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_26 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_0_ap_vld : out STD_LOGIC;
    out_data_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_1_ap_vld : out STD_LOGIC;
    out_data_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_2_ap_vld : out STD_LOGIC;
    out_data_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_3_ap_vld : out STD_LOGIC;
    out_data_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_4_ap_vld : out STD_LOGIC;
    out_data_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_5_ap_vld : out STD_LOGIC;
    out_data_6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_6_ap_vld : out STD_LOGIC;
    out_data_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_7_ap_vld : out STD_LOGIC;
    out_data_8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_8_ap_vld : out STD_LOGIC;
    out_data_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_9_ap_vld : out STD_LOGIC;
    out_data_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_10_ap_vld : out STD_LOGIC;
    out_data_11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_11_ap_vld : out STD_LOGIC;
    out_data_12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_12_ap_vld : out STD_LOGIC;
    out_data_13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_13_ap_vld : out STD_LOGIC;
    out_data_14 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_14_ap_vld : out STD_LOGIC;
    out_data_15 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_15_ap_vld : out STD_LOGIC;
    out_data_16 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_16_ap_vld : out STD_LOGIC;
    out_data_17 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_17_ap_vld : out STD_LOGIC;
    out_data_18 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_18_ap_vld : out STD_LOGIC;
    out_data_19 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_19_ap_vld : out STD_LOGIC;
    out_data_20 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_20_ap_vld : out STD_LOGIC;
    out_data_21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_21_ap_vld : out STD_LOGIC;
    out_data_22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_22_ap_vld : out STD_LOGIC;
    out_data_23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_23_ap_vld : out STD_LOGIC;
    out_data_24 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_24_ap_vld : out STD_LOGIC;
    out_data_25 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_25_ap_vld : out STD_LOGIC;
    out_data_26 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_26_ap_vld : out STD_LOGIC;
    out_data_27 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_27_ap_vld : out STD_LOGIC;
    out_data_28 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_28_ap_vld : out STD_LOGIC;
    out_data_29 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_29_ap_vld : out STD_LOGIC;
    out_data_30 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_30_ap_vld : out STD_LOGIC
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b100000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "24'b000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1 is
  signal \<const0>\ : STD_LOGIC;
  signal P : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln421_fu_2234_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_0 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_1 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_10 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_11 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_12 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_13 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_14 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_15 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_16 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_17 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_2 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_3 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_4 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_5 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_6 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_7 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_8 : STD_LOGIC;
  signal am_addmul_11s_10s_11s_11_4_1_U145_n_9 : STD_LOGIC;
  signal am_addmul_11s_7s_9s_12_4_1_U147_n_12 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_0 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_1 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_2 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_3 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_4 : STD_LOGIC;
  signal am_addmul_6ns_6ns_6s_6_4_1_U143_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal factor_fu_2240_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal m : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m106_reg_3025 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m109_reg_3062_reg_n_100 : STD_LOGIC;
  signal m109_reg_3062_reg_n_101 : STD_LOGIC;
  signal m109_reg_3062_reg_n_102 : STD_LOGIC;
  signal m109_reg_3062_reg_n_103 : STD_LOGIC;
  signal m109_reg_3062_reg_n_104 : STD_LOGIC;
  signal m109_reg_3062_reg_n_105 : STD_LOGIC;
  signal m109_reg_3062_reg_n_99 : STD_LOGIC;
  signal m111_reg_3106_reg_n_100 : STD_LOGIC;
  signal m111_reg_3106_reg_n_101 : STD_LOGIC;
  signal m111_reg_3106_reg_n_102 : STD_LOGIC;
  signal m111_reg_3106_reg_n_103 : STD_LOGIC;
  signal m111_reg_3106_reg_n_104 : STD_LOGIC;
  signal m111_reg_3106_reg_n_105 : STD_LOGIC;
  signal m111_reg_3106_reg_n_94 : STD_LOGIC;
  signal m111_reg_3106_reg_n_95 : STD_LOGIC;
  signal m111_reg_3106_reg_n_96 : STD_LOGIC;
  signal m111_reg_3106_reg_n_97 : STD_LOGIC;
  signal m111_reg_3106_reg_n_98 : STD_LOGIC;
  signal m111_reg_3106_reg_n_99 : STD_LOGIC;
  signal m113_reg_3113_reg_n_100 : STD_LOGIC;
  signal m113_reg_3113_reg_n_101 : STD_LOGIC;
  signal m113_reg_3113_reg_n_102 : STD_LOGIC;
  signal m113_reg_3113_reg_n_103 : STD_LOGIC;
  signal m113_reg_3113_reg_n_104 : STD_LOGIC;
  signal m113_reg_3113_reg_n_105 : STD_LOGIC;
  signal m113_reg_3113_reg_n_94 : STD_LOGIC;
  signal m113_reg_3113_reg_n_95 : STD_LOGIC;
  signal m113_reg_3113_reg_n_96 : STD_LOGIC;
  signal m113_reg_3113_reg_n_97 : STD_LOGIC;
  signal m113_reg_3113_reg_n_98 : STD_LOGIC;
  signal m113_reg_3113_reg_n_99 : STD_LOGIC;
  signal m117_reg_3119 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal m121_cast_fu_1702_p3 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal m123_reg_3248_reg_n_100 : STD_LOGIC;
  signal m123_reg_3248_reg_n_101 : STD_LOGIC;
  signal m123_reg_3248_reg_n_102 : STD_LOGIC;
  signal m123_reg_3248_reg_n_103 : STD_LOGIC;
  signal m123_reg_3248_reg_n_104 : STD_LOGIC;
  signal m123_reg_3248_reg_n_105 : STD_LOGIC;
  signal m123_reg_3248_reg_n_94 : STD_LOGIC;
  signal m123_reg_3248_reg_n_95 : STD_LOGIC;
  signal m123_reg_3248_reg_n_96 : STD_LOGIC;
  signal m123_reg_3248_reg_n_97 : STD_LOGIC;
  signal m123_reg_3248_reg_n_98 : STD_LOGIC;
  signal m123_reg_3248_reg_n_99 : STD_LOGIC;
  signal m125_reg_3253 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal m126_reg_3308_reg_n_100 : STD_LOGIC;
  signal m126_reg_3308_reg_n_101 : STD_LOGIC;
  signal m126_reg_3308_reg_n_102 : STD_LOGIC;
  signal m126_reg_3308_reg_n_103 : STD_LOGIC;
  signal m126_reg_3308_reg_n_104 : STD_LOGIC;
  signal m126_reg_3308_reg_n_105 : STD_LOGIC;
  signal m126_reg_3308_reg_n_93 : STD_LOGIC;
  signal m126_reg_3308_reg_n_94 : STD_LOGIC;
  signal m126_reg_3308_reg_n_95 : STD_LOGIC;
  signal m126_reg_3308_reg_n_96 : STD_LOGIC;
  signal m126_reg_3308_reg_n_97 : STD_LOGIC;
  signal m126_reg_3308_reg_n_98 : STD_LOGIC;
  signal m126_reg_3308_reg_n_99 : STD_LOGIC;
  signal m128_reg_3218_reg_i_10_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_11_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_1_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_2_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_3_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_4_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_5_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_6_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_7_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_8_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_i_9_n_0 : STD_LOGIC;
  signal m128_reg_3218_reg_n_100 : STD_LOGIC;
  signal m128_reg_3218_reg_n_101 : STD_LOGIC;
  signal m128_reg_3218_reg_n_102 : STD_LOGIC;
  signal m128_reg_3218_reg_n_103 : STD_LOGIC;
  signal m128_reg_3218_reg_n_104 : STD_LOGIC;
  signal m128_reg_3218_reg_n_105 : STD_LOGIC;
  signal m128_reg_3218_reg_n_94 : STD_LOGIC;
  signal m128_reg_3218_reg_n_95 : STD_LOGIC;
  signal m128_reg_3218_reg_n_96 : STD_LOGIC;
  signal m128_reg_3218_reg_n_97 : STD_LOGIC;
  signal m128_reg_3218_reg_n_98 : STD_LOGIC;
  signal m128_reg_3218_reg_n_99 : STD_LOGIC;
  signal m129_reg_3161_reg_n_100 : STD_LOGIC;
  signal m129_reg_3161_reg_n_101 : STD_LOGIC;
  signal m129_reg_3161_reg_n_102 : STD_LOGIC;
  signal m129_reg_3161_reg_n_103 : STD_LOGIC;
  signal m129_reg_3161_reg_n_104 : STD_LOGIC;
  signal m129_reg_3161_reg_n_105 : STD_LOGIC;
  signal m131_reg_3223 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal m133_reg_3263_reg_n_100 : STD_LOGIC;
  signal m133_reg_3263_reg_n_101 : STD_LOGIC;
  signal m133_reg_3263_reg_n_102 : STD_LOGIC;
  signal m133_reg_3263_reg_n_103 : STD_LOGIC;
  signal m133_reg_3263_reg_n_104 : STD_LOGIC;
  signal m133_reg_3263_reg_n_105 : STD_LOGIC;
  signal m133_reg_3263_reg_n_94 : STD_LOGIC;
  signal m133_reg_3263_reg_n_95 : STD_LOGIC;
  signal m133_reg_3263_reg_n_96 : STD_LOGIC;
  signal m133_reg_3263_reg_n_97 : STD_LOGIC;
  signal m133_reg_3263_reg_n_98 : STD_LOGIC;
  signal m133_reg_3263_reg_n_99 : STD_LOGIC;
  signal m134_fu_1618_p2_n_100 : STD_LOGIC;
  signal m134_fu_1618_p2_n_101 : STD_LOGIC;
  signal m134_fu_1618_p2_n_102 : STD_LOGIC;
  signal m134_fu_1618_p2_n_103 : STD_LOGIC;
  signal m134_fu_1618_p2_n_104 : STD_LOGIC;
  signal m134_fu_1618_p2_n_105 : STD_LOGIC;
  signal m134_fu_1618_p2_n_94 : STD_LOGIC;
  signal m134_fu_1618_p2_n_95 : STD_LOGIC;
  signal m134_fu_1618_p2_n_96 : STD_LOGIC;
  signal m134_fu_1618_p2_n_97 : STD_LOGIC;
  signal m134_fu_1618_p2_n_98 : STD_LOGIC;
  signal m134_fu_1618_p2_n_99 : STD_LOGIC;
  signal m136_reg_3273_reg_n_100 : STD_LOGIC;
  signal m136_reg_3273_reg_n_101 : STD_LOGIC;
  signal m136_reg_3273_reg_n_102 : STD_LOGIC;
  signal m136_reg_3273_reg_n_103 : STD_LOGIC;
  signal m136_reg_3273_reg_n_104 : STD_LOGIC;
  signal m136_reg_3273_reg_n_105 : STD_LOGIC;
  signal m136_reg_3273_reg_n_96 : STD_LOGIC;
  signal m136_reg_3273_reg_n_97 : STD_LOGIC;
  signal m136_reg_3273_reg_n_98 : STD_LOGIC;
  signal m136_reg_3273_reg_n_99 : STD_LOGIC;
  signal m139_reg_3278 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m149_reg_3359 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m151_reg_3405_reg_n_100 : STD_LOGIC;
  signal m151_reg_3405_reg_n_101 : STD_LOGIC;
  signal m151_reg_3405_reg_n_102 : STD_LOGIC;
  signal m151_reg_3405_reg_n_103 : STD_LOGIC;
  signal m151_reg_3405_reg_n_104 : STD_LOGIC;
  signal m151_reg_3405_reg_n_105 : STD_LOGIC;
  signal m151_reg_3405_reg_n_97 : STD_LOGIC;
  signal m151_reg_3405_reg_n_98 : STD_LOGIC;
  signal m151_reg_3405_reg_n_99 : STD_LOGIC;
  signal m154_reg_3410 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal m156_reg_3492 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \m156_reg_3492[10]_i_2_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_3_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_4_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_5_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_6_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_7_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[10]_i_8_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_2_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_3_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_4_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_5_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_6_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_7_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_8_n_0\ : STD_LOGIC;
  signal \m156_reg_3492[7]_i_9_n_0\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \m156_reg_3492_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \m156_reg_3492_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal m157_reg_3446 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \m157_reg_3446[2]_i_1_n_0\ : STD_LOGIC;
  signal m159_reg_3420 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal m160_reg_3385 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal m166_fu_2000_p2_n_100 : STD_LOGIC;
  signal m166_fu_2000_p2_n_101 : STD_LOGIC;
  signal m166_fu_2000_p2_n_102 : STD_LOGIC;
  signal m166_fu_2000_p2_n_103 : STD_LOGIC;
  signal m166_fu_2000_p2_n_104 : STD_LOGIC;
  signal m166_fu_2000_p2_n_105 : STD_LOGIC;
  signal m166_fu_2000_p2_n_94 : STD_LOGIC;
  signal m166_fu_2000_p2_n_95 : STD_LOGIC;
  signal m166_fu_2000_p2_n_96 : STD_LOGIC;
  signal m166_fu_2000_p2_n_97 : STD_LOGIC;
  signal m166_fu_2000_p2_n_98 : STD_LOGIC;
  signal m166_fu_2000_p2_n_99 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_1 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_2 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_3 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_4 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_5 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_6 : STD_LOGIC;
  signal m169_fu_2137_p2_i_1_n_7 : STD_LOGIC;
  signal m169_fu_2137_p2_i_2_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_3_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_4_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_5_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_6_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_i_7_n_0 : STD_LOGIC;
  signal m169_fu_2137_p2_n_100 : STD_LOGIC;
  signal m169_fu_2137_p2_n_101 : STD_LOGIC;
  signal m169_fu_2137_p2_n_102 : STD_LOGIC;
  signal m169_fu_2137_p2_n_103 : STD_LOGIC;
  signal m169_fu_2137_p2_n_104 : STD_LOGIC;
  signal m169_fu_2137_p2_n_105 : STD_LOGIC;
  signal m169_fu_2137_p2_n_94 : STD_LOGIC;
  signal m169_fu_2137_p2_n_95 : STD_LOGIC;
  signal m169_fu_2137_p2_n_96 : STD_LOGIC;
  signal m169_fu_2137_p2_n_97 : STD_LOGIC;
  signal m169_fu_2137_p2_n_98 : STD_LOGIC;
  signal m169_fu_2137_p2_n_99 : STD_LOGIC;
  signal m171_reg_3523 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal m173_reg_3534_reg_n_100 : STD_LOGIC;
  signal m173_reg_3534_reg_n_101 : STD_LOGIC;
  signal m173_reg_3534_reg_n_102 : STD_LOGIC;
  signal m173_reg_3534_reg_n_103 : STD_LOGIC;
  signal m173_reg_3534_reg_n_104 : STD_LOGIC;
  signal m173_reg_3534_reg_n_105 : STD_LOGIC;
  signal m173_reg_3534_reg_n_97 : STD_LOGIC;
  signal m173_reg_3534_reg_n_98 : STD_LOGIC;
  signal m173_reg_3534_reg_n_99 : STD_LOGIC;
  signal m174_reg_3615 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal m196_reg_3694 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal m198_reg_3740 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal m203_reg_3699_reg_n_100 : STD_LOGIC;
  signal m203_reg_3699_reg_n_101 : STD_LOGIC;
  signal m203_reg_3699_reg_n_102 : STD_LOGIC;
  signal m203_reg_3699_reg_n_103 : STD_LOGIC;
  signal m203_reg_3699_reg_n_104 : STD_LOGIC;
  signal m203_reg_3699_reg_n_105 : STD_LOGIC;
  signal m203_reg_3699_reg_n_94 : STD_LOGIC;
  signal m203_reg_3699_reg_n_95 : STD_LOGIC;
  signal m203_reg_3699_reg_n_96 : STD_LOGIC;
  signal m203_reg_3699_reg_n_97 : STD_LOGIC;
  signal m203_reg_3699_reg_n_98 : STD_LOGIC;
  signal m203_reg_3699_reg_n_99 : STD_LOGIC;
  signal m205_reg_3704 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal m211_fu_2422_p2_i_1_n_7 : STD_LOGIC;
  signal m211_fu_2422_p2_i_4_n_0 : STD_LOGIC;
  signal m33_reg_2606_reg_n_100 : STD_LOGIC;
  signal m33_reg_2606_reg_n_101 : STD_LOGIC;
  signal m33_reg_2606_reg_n_102 : STD_LOGIC;
  signal m33_reg_2606_reg_n_103 : STD_LOGIC;
  signal m33_reg_2606_reg_n_104 : STD_LOGIC;
  signal m33_reg_2606_reg_n_105 : STD_LOGIC;
  signal m33_reg_2606_reg_n_86 : STD_LOGIC;
  signal m33_reg_2606_reg_n_87 : STD_LOGIC;
  signal m33_reg_2606_reg_n_88 : STD_LOGIC;
  signal m33_reg_2606_reg_n_89 : STD_LOGIC;
  signal m33_reg_2606_reg_n_90 : STD_LOGIC;
  signal m33_reg_2606_reg_n_91 : STD_LOGIC;
  signal m33_reg_2606_reg_n_92 : STD_LOGIC;
  signal m33_reg_2606_reg_n_93 : STD_LOGIC;
  signal m33_reg_2606_reg_n_94 : STD_LOGIC;
  signal m33_reg_2606_reg_n_95 : STD_LOGIC;
  signal m33_reg_2606_reg_n_96 : STD_LOGIC;
  signal m33_reg_2606_reg_n_97 : STD_LOGIC;
  signal m33_reg_2606_reg_n_98 : STD_LOGIC;
  signal m33_reg_2606_reg_n_99 : STD_LOGIC;
  signal m39_reg_2616_reg_n_100 : STD_LOGIC;
  signal m39_reg_2616_reg_n_101 : STD_LOGIC;
  signal m39_reg_2616_reg_n_102 : STD_LOGIC;
  signal m39_reg_2616_reg_n_103 : STD_LOGIC;
  signal m39_reg_2616_reg_n_104 : STD_LOGIC;
  signal m39_reg_2616_reg_n_105 : STD_LOGIC;
  signal m39_reg_2616_reg_n_97 : STD_LOGIC;
  signal m39_reg_2616_reg_n_98 : STD_LOGIC;
  signal m39_reg_2616_reg_n_99 : STD_LOGIC;
  signal m45_fu_773_p2_n_100 : STD_LOGIC;
  signal m45_fu_773_p2_n_101 : STD_LOGIC;
  signal m45_fu_773_p2_n_102 : STD_LOGIC;
  signal m45_fu_773_p2_n_103 : STD_LOGIC;
  signal m45_fu_773_p2_n_104 : STD_LOGIC;
  signal m45_fu_773_p2_n_105 : STD_LOGIC;
  signal m45_fu_773_p2_n_96 : STD_LOGIC;
  signal m45_fu_773_p2_n_97 : STD_LOGIC;
  signal m45_fu_773_p2_n_98 : STD_LOGIC;
  signal m45_fu_773_p2_n_99 : STD_LOGIC;
  signal m46_reg_2728 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m51_reg_2632_reg_n_100 : STD_LOGIC;
  signal m51_reg_2632_reg_n_101 : STD_LOGIC;
  signal m51_reg_2632_reg_n_102 : STD_LOGIC;
  signal m51_reg_2632_reg_n_103 : STD_LOGIC;
  signal m51_reg_2632_reg_n_104 : STD_LOGIC;
  signal m51_reg_2632_reg_n_105 : STD_LOGIC;
  signal m51_reg_2632_reg_n_97 : STD_LOGIC;
  signal m51_reg_2632_reg_n_98 : STD_LOGIC;
  signal m51_reg_2632_reg_n_99 : STD_LOGIC;
  signal m54_reg_2733 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m55_reg_2738 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m58_reg_2820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m63_reg_2825 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m64_fu_854_p2_n_100 : STD_LOGIC;
  signal m64_fu_854_p2_n_101 : STD_LOGIC;
  signal m64_fu_854_p2_n_102 : STD_LOGIC;
  signal m64_fu_854_p2_n_103 : STD_LOGIC;
  signal m64_fu_854_p2_n_104 : STD_LOGIC;
  signal m64_fu_854_p2_n_105 : STD_LOGIC;
  signal m64_fu_854_p2_n_97 : STD_LOGIC;
  signal m64_fu_854_p2_n_98 : STD_LOGIC;
  signal m64_fu_854_p2_n_99 : STD_LOGIC;
  signal m66_reg_2831 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal m70_reg_2836 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m72_reg_2873 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m74_reg_2879 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal m75_reg_2922 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m75_reg_2922[0]_i_1_n_0\ : STD_LOGIC;
  signal \m75_reg_2922[1]_i_1_n_0\ : STD_LOGIC;
  signal m78_reg_2978 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal m79_reg_2889 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m81_reg_2937 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m82_reg_2899_reg_n_100 : STD_LOGIC;
  signal m82_reg_2899_reg_n_101 : STD_LOGIC;
  signal m82_reg_2899_reg_n_102 : STD_LOGIC;
  signal m82_reg_2899_reg_n_103 : STD_LOGIC;
  signal m82_reg_2899_reg_n_104 : STD_LOGIC;
  signal m82_reg_2899_reg_n_105 : STD_LOGIC;
  signal m82_reg_2899_reg_n_94 : STD_LOGIC;
  signal m82_reg_2899_reg_n_95 : STD_LOGIC;
  signal m82_reg_2899_reg_n_96 : STD_LOGIC;
  signal m82_reg_2899_reg_n_97 : STD_LOGIC;
  signal m82_reg_2899_reg_n_98 : STD_LOGIC;
  signal m82_reg_2899_reg_n_99 : STD_LOGIC;
  signal m83_reg_2852 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m85_reg_2904 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m86_reg_2984_reg_n_100 : STD_LOGIC;
  signal m86_reg_2984_reg_n_101 : STD_LOGIC;
  signal m86_reg_2984_reg_n_102 : STD_LOGIC;
  signal m86_reg_2984_reg_n_103 : STD_LOGIC;
  signal m86_reg_2984_reg_n_104 : STD_LOGIC;
  signal m86_reg_2984_reg_n_105 : STD_LOGIC;
  signal m86_reg_2984_reg_n_97 : STD_LOGIC;
  signal m86_reg_2984_reg_n_98 : STD_LOGIC;
  signal m86_reg_2984_reg_n_99 : STD_LOGIC;
  signal m89_fu_1107_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m89_reg_2952 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m92_reg_2910 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m93_reg_2989 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m94_reg_3087 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m95_reg_2996_reg_n_100 : STD_LOGIC;
  signal m95_reg_2996_reg_n_101 : STD_LOGIC;
  signal m95_reg_2996_reg_n_102 : STD_LOGIC;
  signal m95_reg_2996_reg_n_103 : STD_LOGIC;
  signal m95_reg_2996_reg_n_104 : STD_LOGIC;
  signal m95_reg_2996_reg_n_105 : STD_LOGIC;
  signal m95_reg_2996_reg_n_106 : STD_LOGIC;
  signal m95_reg_2996_reg_n_107 : STD_LOGIC;
  signal m95_reg_2996_reg_n_108 : STD_LOGIC;
  signal m95_reg_2996_reg_n_109 : STD_LOGIC;
  signal m95_reg_2996_reg_n_110 : STD_LOGIC;
  signal m95_reg_2996_reg_n_111 : STD_LOGIC;
  signal m95_reg_2996_reg_n_112 : STD_LOGIC;
  signal m95_reg_2996_reg_n_113 : STD_LOGIC;
  signal m95_reg_2996_reg_n_114 : STD_LOGIC;
  signal m95_reg_2996_reg_n_115 : STD_LOGIC;
  signal m95_reg_2996_reg_n_116 : STD_LOGIC;
  signal m95_reg_2996_reg_n_117 : STD_LOGIC;
  signal m95_reg_2996_reg_n_118 : STD_LOGIC;
  signal m95_reg_2996_reg_n_119 : STD_LOGIC;
  signal m95_reg_2996_reg_n_120 : STD_LOGIC;
  signal m95_reg_2996_reg_n_121 : STD_LOGIC;
  signal m95_reg_2996_reg_n_122 : STD_LOGIC;
  signal m95_reg_2996_reg_n_123 : STD_LOGIC;
  signal m95_reg_2996_reg_n_124 : STD_LOGIC;
  signal m95_reg_2996_reg_n_125 : STD_LOGIC;
  signal m95_reg_2996_reg_n_126 : STD_LOGIC;
  signal m95_reg_2996_reg_n_127 : STD_LOGIC;
  signal m95_reg_2996_reg_n_128 : STD_LOGIC;
  signal m95_reg_2996_reg_n_129 : STD_LOGIC;
  signal m95_reg_2996_reg_n_130 : STD_LOGIC;
  signal m95_reg_2996_reg_n_131 : STD_LOGIC;
  signal m95_reg_2996_reg_n_132 : STD_LOGIC;
  signal m95_reg_2996_reg_n_133 : STD_LOGIC;
  signal m95_reg_2996_reg_n_134 : STD_LOGIC;
  signal m95_reg_2996_reg_n_135 : STD_LOGIC;
  signal m95_reg_2996_reg_n_136 : STD_LOGIC;
  signal m95_reg_2996_reg_n_137 : STD_LOGIC;
  signal m95_reg_2996_reg_n_138 : STD_LOGIC;
  signal m95_reg_2996_reg_n_139 : STD_LOGIC;
  signal m95_reg_2996_reg_n_140 : STD_LOGIC;
  signal m95_reg_2996_reg_n_141 : STD_LOGIC;
  signal m95_reg_2996_reg_n_142 : STD_LOGIC;
  signal m95_reg_2996_reg_n_143 : STD_LOGIC;
  signal m95_reg_2996_reg_n_144 : STD_LOGIC;
  signal m95_reg_2996_reg_n_145 : STD_LOGIC;
  signal m95_reg_2996_reg_n_146 : STD_LOGIC;
  signal m95_reg_2996_reg_n_147 : STD_LOGIC;
  signal m95_reg_2996_reg_n_148 : STD_LOGIC;
  signal m95_reg_2996_reg_n_149 : STD_LOGIC;
  signal m95_reg_2996_reg_n_150 : STD_LOGIC;
  signal m95_reg_2996_reg_n_151 : STD_LOGIC;
  signal m95_reg_2996_reg_n_152 : STD_LOGIC;
  signal m95_reg_2996_reg_n_153 : STD_LOGIC;
  signal m95_reg_2996_reg_n_99 : STD_LOGIC;
  signal m97_fu_1185_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m97_reg_3003 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m98_reg_3008_reg_n_100 : STD_LOGIC;
  signal m98_reg_3008_reg_n_101 : STD_LOGIC;
  signal m98_reg_3008_reg_n_102 : STD_LOGIC;
  signal m98_reg_3008_reg_n_103 : STD_LOGIC;
  signal m98_reg_3008_reg_n_104 : STD_LOGIC;
  signal m98_reg_3008_reg_n_105 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_0 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_1 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_10 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_11 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_12 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_13 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_14 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_15 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_16 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_17 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_18 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_19 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_2 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_20 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_21 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_22 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_3 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_4 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_5 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_6 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_7 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_8 : STD_LOGIC;
  signal mac_muladd_10s_10s_10s_10_4_1_U142_n_9 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_0 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_1 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_10 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_11 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_12 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_13 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_14 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_15 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_16 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_17 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_18 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_19 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_2 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_20 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_21 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_22 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_23 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_24 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_25 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_26 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_27 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_28 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_3 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_4 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_5 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_6 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_7 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_8 : STD_LOGIC;
  signal mac_muladd_7s_6s_6s_7_4_1_U146_n_9 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_0 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_1 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_10 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_11 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_12 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_13 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_14 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_15 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_16 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_17 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_18 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_19 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_2 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_20 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_21 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_22 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_23 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_24 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_25 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_26 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_27 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_28 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_29 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_3 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_30 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_31 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_32 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_33 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_34 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_35 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_36 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_37 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_4 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_5 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_6 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_7 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_8 : STD_LOGIC;
  signal mul_10s_10s_10_1_1_U111_n_9 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_10 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_11 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_12 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_13 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_14 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_15 : STD_LOGIC;
  signal mul_10s_4s_10_1_1_U54_n_16 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_0 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_1 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_2 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_3 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_4 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_5 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_6 : STD_LOGIC;
  signal mul_10s_5s_10_1_1_U107_n_7 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_0 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_1 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_10 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_11 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_12 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_2 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_3 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_4 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_5 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_6 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_7 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_8 : STD_LOGIC;
  signal mul_10s_5s_13_1_1_U3_n_9 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_0 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_1 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_10 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_11 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_2 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_3 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_4 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_5 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_6 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_7 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_8 : STD_LOGIC;
  signal mul_10s_7s_14_1_1_U59_n_9 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_12 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_13 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_14 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_15 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_16 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_17 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_18 : STD_LOGIC;
  signal mul_10s_8s_12_1_1_U34_n_19 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_0 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_1 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_10 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_2 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_3 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_4 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_5 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_6 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_7 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_8 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U123_n_9 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_0 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_1 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_10 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_11 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_12 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_13 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_14 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_15 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_16 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_17 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_2 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_3 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_4 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_5 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_6 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_7 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_8 : STD_LOGIC;
  signal mul_11s_11s_11_1_1_U83_n_9 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_0 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_1 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_10 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_2 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_3 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_4 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_5 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_6 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_7 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_8 : STD_LOGIC;
  signal mul_11s_5s_11_1_1_U89_n_9 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_0 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_1 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_10 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_11 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_2 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_3 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_4 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_5 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_6 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_7 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_8 : STD_LOGIC;
  signal mul_11s_5s_12_1_1_U87_n_9 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_0 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_1 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_10 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_11 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_12 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_13 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_14 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_15 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_16 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_17 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_18 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_2 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_3 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_4 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_5 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_6 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_7 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_8 : STD_LOGIC;
  signal mul_11s_6s_13_1_1_U108_n_9 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_0 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_1 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_10 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_2 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_3 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_4 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_5 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_6 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_7 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_8 : STD_LOGIC;
  signal mul_12ns_2s_13_1_1_U12_n_9 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_14 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_15 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_16 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_17 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_18 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_19 : STD_LOGIC;
  signal mul_12s_10s_14_1_1_U85_n_20 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_0 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_1 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_10 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_11 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_12 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_2 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_3 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_4 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_5 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_6 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_7 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_8 : STD_LOGIC;
  signal mul_12s_11s_15_1_1_U99_n_9 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_0 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_1 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_10 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_11 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_2 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_3 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_4 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_5 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_6 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_7 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_8 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U71_n_9 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_0 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_1 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_10 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_11 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_2 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_3 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_4 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_5 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_6 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_7 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_8 : STD_LOGIC;
  signal mul_12s_12s_12_1_1_U75_n_9 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_0 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_1 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_10 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_11 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_12 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_2 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_3 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_4 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_5 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_6 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_7 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_8 : STD_LOGIC;
  signal mul_12s_12s_13_1_1_U95_n_9 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_0 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_1 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_10 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_11 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_2 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_3 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_4 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_5 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_6 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_7 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_8 : STD_LOGIC;
  signal mul_12s_12s_24_1_1_U60_n_9 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_0 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_1 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_10 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_11 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_2 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_3 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_4 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_5 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_6 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_7 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_8 : STD_LOGIC;
  signal mul_12s_4s_12_1_1_U53_n_9 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_0 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_1 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_10 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_11 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_2 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_3 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_4 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_5 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_6 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_7 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_8 : STD_LOGIC;
  signal mul_12s_4s_13_1_1_U70_n_9 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_0 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_1 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_10 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_11 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_2 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_3 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_4 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_5 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_6 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_7 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_8 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U62_n_9 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U69_n_12 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U69_n_13 : STD_LOGIC;
  signal mul_12s_6s_12_1_1_U69_n_14 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_0 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_1 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_10 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_11 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_12 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_13 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_14 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_15 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_2 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_3 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_4 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_5 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_6 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_7 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_8 : STD_LOGIC;
  signal mul_12s_6s_16_1_1_U81_n_9 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_0 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_1 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_10 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_11 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_12 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_2 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_3 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_4 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_5 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_6 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_7 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_8 : STD_LOGIC;
  signal mul_12s_8s_20_1_1_U113_n_9 : STD_LOGIC;
  signal mul_13s_10s_15_1_1_U129_n_15 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_0 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_1 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_10 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_11 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_12 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_2 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_3 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_4 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_5 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_6 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_7 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_8 : STD_LOGIC;
  signal mul_13s_12s_13_1_1_U93_n_9 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_0 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_1 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_10 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_11 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_12 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_2 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_3 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_4 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_5 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_6 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_7 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_8 : STD_LOGIC;
  signal mul_13s_13s_13_1_1_U109_n_9 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_13 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_14 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_15 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_16 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_17 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_18 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_19 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_20 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_21 : STD_LOGIC;
  signal mul_13s_7s_13_1_1_U103_n_22 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_0 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_1 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_10 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_11 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_12 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_13 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_14 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_2 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_3 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_4 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_5 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_6 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_7 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_8 : STD_LOGIC;
  signal mul_13s_9s_16_1_1_U17_n_9 : STD_LOGIC;
  signal mul_14s_8s_14_1_1_U44_n_14 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_0 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_1 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_2 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_3 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_4 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_5 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_6 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_7 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_8 : STD_LOGIC;
  signal mul_16s_16s_16_1_1_U2_n_9 : STD_LOGIC;
  signal mul_2s_2s_2_1_1_U31_n_0 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_0 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_1 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_2 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_3 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_4 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_5 : STD_LOGIC;
  signal mul_4s_3s_7_1_1_U35_n_6 : STD_LOGIC;
  signal mul_4s_4s_4_1_1_U32_n_0 : STD_LOGIC;
  signal mul_4s_4s_4_1_1_U32_n_1 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_0 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_1 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_10 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_11 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_12 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_13 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_14 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_15 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_16 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_17 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_2 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_3 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_4 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_5 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_6 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_7 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_8 : STD_LOGIC;
  signal mul_5s_3s_5_1_1_U66_n_9 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U102_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U102_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U102_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_3 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_4 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_5 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_6 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_7 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_8 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U117_n_9 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_3 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_4 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_5 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U118_n_6 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U130_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U130_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U130_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U130_n_3 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_3 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_4 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_5 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U131_n_6 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U49_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U49_n_1 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U49_n_2 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U49_n_3 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U49_n_4 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U90_n_0 : STD_LOGIC;
  signal mul_5s_5s_5_1_1_U90_n_2 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_0 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_1 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_2 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_3 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_4 : STD_LOGIC;
  signal mul_6s_4s_6_1_1_U120_n_5 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_0 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_1 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_2 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_3 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_4 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U61_n_5 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_0 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_1 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_2 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_3 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_4 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U63_n_5 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_0 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_1 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_2 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_3 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_4 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_5 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_6 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_7 : STD_LOGIC;
  signal mul_6s_5s_6_1_1_U68_n_8 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_0 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_1 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_2 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_3 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_4 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_5 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_6 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_7 : STD_LOGIC;
  signal mul_6s_5s_9_1_1_U74_n_8 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_6 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U101_n_7 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U110_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U14_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U15_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_6 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_7 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_8 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U24_n_9 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U33_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U73_n_5 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_0 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_1 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_2 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_3 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_4 : STD_LOGIC;
  signal mul_6s_6s_6_1_1_U77_n_5 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_0 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_1 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_2 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_3 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_4 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_5 : STD_LOGIC;
  signal mul_6s_6s_9_1_1_U40_n_6 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_0 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_1 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_2 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_3 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_4 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_5 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_6 : STD_LOGIC;
  signal mul_7s_2s_9_1_1_U57_n_7 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_0 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_1 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_2 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_3 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_4 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_5 : STD_LOGIC;
  signal mul_7s_4s_7_1_1_U39_n_6 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_0 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_1 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_10 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_11 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_12 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_13 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_14 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_15 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_2 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_3 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_4 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_5 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_6 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_7 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_8 : STD_LOGIC;
  signal mul_7s_5s_10_1_1_U137_n_9 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_0 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_1 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_2 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_3 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_4 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_5 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_6 : STD_LOGIC;
  signal mul_7s_5s_12_1_1_U133_n_7 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_0 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_1 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_10 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_11 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_2 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_3 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_4 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_5 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_6 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_7 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_8 : STD_LOGIC;
  signal mul_7s_6s_7_1_1_U128_n_9 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_0 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_1 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_10 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_2 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_3 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_4 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_5 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_6 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_7 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_8 : STD_LOGIC;
  signal mul_7s_7s_11_1_1_U80_n_9 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_10 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_11 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_12 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_13 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_14 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_15 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_7 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_8 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U124_n_9 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_0 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_1 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_10 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_11 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_12 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_2 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_3 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_4 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_5 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_6 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_7 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_8 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U36_n_9 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_0 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_1 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_2 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_3 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_4 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_5 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U47_n_6 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_0 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_1 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_2 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_3 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_4 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_5 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U55_n_6 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_0 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_1 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_2 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_3 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_4 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_5 : STD_LOGIC;
  signal mul_7s_7s_7_1_1_U96_n_6 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_0 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_1 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_10 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_11 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_12 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_2 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_3 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_4 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_5 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_6 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_7 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_8 : STD_LOGIC;
  signal mul_8s_5s_8_1_1_U8_n_9 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U106_n_0 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U106_n_1 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U106_n_2 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U106_n_3 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U106_n_4 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_0 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_1 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_2 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_3 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_4 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_5 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_6 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_7 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U38_n_8 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_0 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_1 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_2 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_3 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_4 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_5 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_6 : STD_LOGIC;
  signal mul_8s_6s_8_1_1_U67_n_7 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_0 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_1 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_10 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_11 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_2 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_3 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_4 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_5 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_6 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_7 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_8 : STD_LOGIC;
  signal mul_8s_7s_13_1_1_U48_n_9 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_0 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_1 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_2 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_3 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_4 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_5 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_6 : STD_LOGIC;
  signal mul_8s_7s_8_1_1_U104_n_7 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_0 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_1 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_2 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_3 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_4 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_5 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_6 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U29_n_7 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_0 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_1 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_2 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_3 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_4 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_5 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_6 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U30_n_7 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_0 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_1 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_2 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_3 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_4 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_5 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_6 : STD_LOGIC;
  signal mul_8s_8s_8_1_1_U37_n_7 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_0 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_1 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_10 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_2 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_3 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_4 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_5 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_6 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_7 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_8 : STD_LOGIC;
  signal mul_9s_2s_10_1_1_U46_n_9 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_0 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_1 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_10 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_11 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_12 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_13 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_14 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_15 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_2 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_3 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_4 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_5 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_6 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_7 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_8 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U121_n_9 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_0 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_1 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_2 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_3 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_4 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_5 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_6 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_7 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_8 : STD_LOGIC;
  signal mul_9s_6s_9_1_1_U94_n_9 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_0 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_1 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_10 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_11 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_12 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_13 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_2 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_3 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_4 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_5 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_6 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_7 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_8 : STD_LOGIC;
  signal mul_9s_7s_9_1_1_U91_n_9 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_0 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_1 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_10 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_11 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_12 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_13 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_14 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_15 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_16 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_17 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_18 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_19 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_2 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_20 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_3 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_4 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_5 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_6 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_7 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_8 : STD_LOGIC;
  signal mul_9s_8s_10_1_1_U26_n_9 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_11 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_12 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_13 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_14 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_15 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_16 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_17 : STD_LOGIC;
  signal mul_9s_8s_11_1_1_U58_n_18 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_0 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_1 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_10 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_11 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_2 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_3 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_4 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_5 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_6 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_7 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_8 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U105_n_9 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_0 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_1 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_10 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_11 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_12 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_13 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_14 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_15 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_16 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_17 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_2 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_3 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_4 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_5 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_6 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_7 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_8 : STD_LOGIC;
  signal mul_9s_9s_14_1_1_U115_n_9 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_0 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_1 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_2 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_3 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_4 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_5 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_6 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_7 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U122_n_8 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_0 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_1 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_2 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_3 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_4 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_5 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_6 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U76_n_7 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_0 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_1 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_2 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_3 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_4 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_5 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_6 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_7 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_8 : STD_LOGIC;
  signal mul_9s_9s_9_1_1_U97_n_9 : STD_LOGIC;
  signal mul_ln267_reg_2659 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_ln280_reg_2675_reg_n_100 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_101 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_102 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_103 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_104 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_105 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_97 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_98 : STD_LOGIC;
  signal mul_ln280_reg_2675_reg_n_99 : STD_LOGIC;
  signal mul_ln284_1_reg_2685 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mul_ln284_reg_2680 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mul_ln285_reg_2690 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mul_ln285_reg_2690[0]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln285_reg_2690[1]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln285_reg_2690[2]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln285_reg_2690[3]_i_1_n_0\ : STD_LOGIC;
  signal mul_ln296_reg_2778 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mul_ln351_reg_3207 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln370_reg_3141 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mul_ln376_reg_3323 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \mul_ln380_reg_3365_reg_n_0_[0]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[1]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[2]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[3]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[4]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[5]\ : STD_LOGIC;
  signal \mul_ln380_reg_3365_reg_n_0_[6]\ : STD_LOGIC;
  signal mul_ln383_reg_3318 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_ln406_reg_3626_reg_n_100 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_101 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_102 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_103 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_104 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_105 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_92 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_93 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_94 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_95 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_96 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_97 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_98 : STD_LOGIC;
  signal mul_ln406_reg_3626_reg_n_99 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_100 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_101 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_102 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_103 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_104 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_105 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_91 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_92 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_93 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_94 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_95 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_96 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_97 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_98 : STD_LOGIC;
  signal mul_ln434_reg_3730_reg_n_99 : STD_LOGIC;
  signal \^out_data_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out_data_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out_data_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^out_data_11\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^out_data_11_ap_vld\ : STD_LOGIC;
  signal \^out_data_12\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^out_data_12_ap_vld\ : STD_LOGIC;
  signal \^out_data_13\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out_data_13_ap_vld\ : STD_LOGIC;
  signal \^out_data_14\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^out_data_14_ap_vld\ : STD_LOGIC;
  signal \^out_data_15\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^out_data_15_ap_vld\ : STD_LOGIC;
  signal \^out_data_16\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^out_data_16_ap_vld\ : STD_LOGIC;
  signal \^out_data_17\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^out_data_17_ap_vld\ : STD_LOGIC;
  signal \^out_data_18\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^out_data_18_ap_vld\ : STD_LOGIC;
  signal \^out_data_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \out_data_1[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_1[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_1[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_1[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_1[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_1[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_1[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \^out_data_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^out_data_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_data_20[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_20[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_20[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \^out_data_21\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^out_data_22\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^out_data_23\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^out_data_24\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^out_data_25\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^out_data_26\ : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \^out_data_26_ap_vld\ : STD_LOGIC;
  signal \^out_data_27\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^out_data_28\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out_data_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^out_data_29_ap_vld\ : STD_LOGIC;
  signal \out_data_2[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_2[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \^out_data_2_ap_vld\ : STD_LOGIC;
  signal \^out_data_3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^out_data_30\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^out_data_30_ap_vld\ : STD_LOGIC;
  signal \^out_data_4\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^out_data_4_ap_vld\ : STD_LOGIC;
  signal \^out_data_5\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^out_data_5_ap_vld\ : STD_LOGIC;
  signal \^out_data_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out_data_6_ap_vld\ : STD_LOGIC;
  signal \^out_data_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \out_data_7[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_7[0]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_n_0\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_n_1\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_n_2\ : STD_LOGIC;
  signal \out_data_7[4]_INST_0_n_3\ : STD_LOGIC;
  signal \out_data_7[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^out_data_7_ap_vld\ : STD_LOGIC;
  signal \^out_data_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^out_data_9\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^out_data_9_ap_vld\ : STD_LOGIC;
  signal sext_ln342_1_fu_1502_p1 : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal sext_ln386_fu_1982_p10 : STD_LOGIC;
  signal sext_ln408_reg_3550 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln425_reg_3636 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \tmp_product__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln262_1_reg_2649 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln264_reg_2654 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln268_1_reg_2611 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln268_1_reg_2611[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln268_1_reg_2611[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln268_1_reg_2611[2]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln277_reg_2576 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln284_2_reg_2639_reg_n_100 : STD_LOGIC;
  signal trunc_ln284_2_reg_2639_reg_n_101 : STD_LOGIC;
  signal trunc_ln284_2_reg_2639_reg_n_102 : STD_LOGIC;
  signal trunc_ln284_2_reg_2639_reg_n_103 : STD_LOGIC;
  signal trunc_ln284_2_reg_2639_reg_n_104 : STD_LOGIC;
  signal trunc_ln284_2_reg_2639_reg_n_105 : STD_LOGIC;
  signal trunc_ln284_3_reg_2591 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln288_1_reg_2748 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln288_reg_2695 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln292_reg_2701 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln293_1_reg_2763 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln293_1_reg_2763[1]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln293_reg_2758 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln296_2_reg_2773_reg_n_102 : STD_LOGIC;
  signal trunc_ln296_2_reg_2773_reg_n_103 : STD_LOGIC;
  signal trunc_ln296_2_reg_2773_reg_n_104 : STD_LOGIC;
  signal trunc_ln296_2_reg_2773_reg_n_105 : STD_LOGIC;
  signal trunc_ln298_1_reg_2793 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln300_1_reg_2804 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln308_1_reg_2932 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln308_reg_2884 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln319_reg_2863 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln319_reg_2863[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln319_reg_2863[2]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln320_reg_2958 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln323_1_reg_2783_reg_n_100 : STD_LOGIC;
  signal trunc_ln323_1_reg_2783_reg_n_101 : STD_LOGIC;
  signal trunc_ln323_1_reg_2783_reg_n_102 : STD_LOGIC;
  signal trunc_ln323_1_reg_2783_reg_n_103 : STD_LOGIC;
  signal trunc_ln323_1_reg_2783_reg_n_104 : STD_LOGIC;
  signal trunc_ln323_1_reg_2783_reg_n_105 : STD_LOGIC;
  signal trunc_ln323_reg_2718 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln324_reg_3052 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln326_reg_2810 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln330_reg_2968 : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal trunc_ln334_reg_3020 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln336_reg_2894 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln347_reg_3072 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln350_reg_3077 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal trunc_ln354_1_reg_3040 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal trunc_ln354_reg_3151 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln374_1_reg_3283 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln379_1_reg_3298 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln379_reg_3328 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln380_reg_3243 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln383_reg_3228 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln384_reg_3333 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln386_reg_3441 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln387_reg_3380 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln389_reg_3415 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal trunc_ln392_reg_3431 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln397_1_reg_3395 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln397_reg_3461 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal trunc_ln400_reg_3400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln401_1_reg_3338 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln401_reg_3467 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln404_1_reg_3513 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln404_2_reg_3540 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln411_reg_3642 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln425_reg_3555 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln432_1_reg_3679 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln432_reg_3725 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal trunc_ln435_reg_3684 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln438_reg_3710_reg_n_100 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_101 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_102 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_103 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_104 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_105 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_97 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_98 : STD_LOGIC;
  signal trunc_ln438_reg_3710_reg_n_99 : STD_LOGIC;
  signal trunc_ln440_1_reg_3610 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln442_reg_3735_reg_n_100 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_101 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_102 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_103 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_104 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_105 : STD_LOGIC;
  signal trunc_ln442_reg_3735_reg_n_99 : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m109_reg_3062_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m109_reg_3062_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m109_reg_3062_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m109_reg_3062_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal NLW_m109_reg_3062_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m111_reg_3106_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m111_reg_3106_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m111_reg_3106_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m111_reg_3106_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m111_reg_3106_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m111_reg_3106_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m113_reg_3113_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m113_reg_3113_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m113_reg_3113_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m113_reg_3113_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m113_reg_3113_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m113_reg_3113_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m123_reg_3248_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m123_reg_3248_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m123_reg_3248_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m123_reg_3248_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m123_reg_3248_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m123_reg_3248_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m126_reg_3308_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m126_reg_3308_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m126_reg_3308_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m126_reg_3308_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m126_reg_3308_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_m126_reg_3308_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m128_reg_3218_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m128_reg_3218_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m128_reg_3218_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m128_reg_3218_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m128_reg_3218_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m128_reg_3218_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m129_reg_3161_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m129_reg_3161_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m129_reg_3161_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m129_reg_3161_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m129_reg_3161_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 6 );
  signal NLW_m129_reg_3161_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m133_reg_3263_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m133_reg_3263_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m133_reg_3263_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m133_reg_3263_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m133_reg_3263_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m133_reg_3263_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m134_fu_1618_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m134_fu_1618_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m134_fu_1618_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m134_fu_1618_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m134_fu_1618_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m134_fu_1618_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m136_reg_3273_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m136_reg_3273_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m136_reg_3273_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m136_reg_3273_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m136_reg_3273_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_m136_reg_3273_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m151_reg_3405_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m151_reg_3405_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m151_reg_3405_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m151_reg_3405_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m151_reg_3405_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m151_reg_3405_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_m156_reg_3492_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m166_fu_2000_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m166_fu_2000_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m166_fu_2000_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m166_fu_2000_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m166_fu_2000_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m166_fu_2000_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m169_fu_2137_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m169_fu_2137_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m169_fu_2137_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m169_fu_2137_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m169_fu_2137_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m169_fu_2137_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m173_reg_3534_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m173_reg_3534_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m173_reg_3534_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m173_reg_3534_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m173_reg_3534_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m173_reg_3534_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m203_reg_3699_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m203_reg_3699_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m203_reg_3699_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m203_reg_3699_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m203_reg_3699_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m203_reg_3699_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m211_fu_2422_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m211_fu_2422_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m211_fu_2422_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m211_fu_2422_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m211_fu_2422_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m211_fu_2422_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m211_fu_2422_p2_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m211_fu_2422_p2_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_m33_reg_2606_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m33_reg_2606_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m33_reg_2606_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m33_reg_2606_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m33_reg_2606_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_m33_reg_2606_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m39_reg_2616_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m39_reg_2616_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m39_reg_2616_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m39_reg_2616_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m39_reg_2616_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m39_reg_2616_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m45_fu_773_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m45_fu_773_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m45_fu_773_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m45_fu_773_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m45_fu_773_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_m45_fu_773_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m51_reg_2632_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m51_reg_2632_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m51_reg_2632_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m51_reg_2632_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m51_reg_2632_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m51_reg_2632_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m64_fu_854_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m64_fu_854_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m64_fu_854_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m64_fu_854_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m64_fu_854_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m64_fu_854_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m82_reg_2899_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m82_reg_2899_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m82_reg_2899_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m82_reg_2899_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m82_reg_2899_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_m82_reg_2899_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m86_reg_2984_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m86_reg_2984_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m86_reg_2984_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m86_reg_2984_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m86_reg_2984_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_m86_reg_2984_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m95_reg_2996_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m95_reg_2996_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m95_reg_2996_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m95_reg_2996_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m95_reg_2996_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal NLW_m98_reg_3008_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m98_reg_3008_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m98_reg_3008_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m98_reg_3008_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m98_reg_3008_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 6 );
  signal NLW_m98_reg_3008_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln280_reg_2675_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln280_reg_2675_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln280_reg_2675_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln280_reg_2675_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln280_reg_2675_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_mul_ln280_reg_2675_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln406_reg_3626_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln406_reg_3626_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln406_reg_3626_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln406_reg_3626_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln406_reg_3626_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_mul_ln406_reg_3626_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln434_reg_3730_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln434_reg_3730_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln434_reg_3730_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln434_reg_3730_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln434_reg_3730_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_mul_ln434_reg_3730_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_out_data_7[8]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_7[8]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_trunc_ln284_2_reg_2639_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln284_2_reg_2639_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln284_2_reg_2639_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln284_2_reg_2639_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln284_2_reg_2639_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 6 );
  signal NLW_trunc_ln284_2_reg_2639_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln296_2_reg_2773_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln296_2_reg_2773_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln296_2_reg_2773_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln296_2_reg_2773_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln296_2_reg_2773_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal NLW_trunc_ln296_2_reg_2773_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln323_1_reg_2783_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln323_1_reg_2783_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln323_1_reg_2783_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln323_1_reg_2783_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln323_1_reg_2783_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 6 );
  signal NLW_trunc_ln323_1_reg_2783_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln438_reg_3710_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln438_reg_3710_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln438_reg_3710_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln438_reg_3710_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln438_reg_3710_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 9 );
  signal NLW_trunc_ln438_reg_3710_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln442_reg_3735_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln442_reg_3735_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln442_reg_3735_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln442_reg_3735_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln442_reg_3735_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal NLW_trunc_ln442_reg_3735_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair63";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair63";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m134_fu_1618_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \m156_reg_3492_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \m156_reg_3492_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of m169_fu_2137_p2_i_1 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of m211_fu_2422_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of m211_fu_2422_p2_i_1 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of m64_fu_854_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \m75_reg_2922[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m75_reg_2922[1]_i_1\ : label is "soft_lutpair57";
  attribute METHODOLOGY_DRC_VIOS of mul_ln280_reg_2675_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_data_18[1]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_data_18[2]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_data_1[0]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_data_1[1]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_data_1[2]_INST_0_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \out_data_1[2]_INST_0_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \out_data_1[3]_INST_0_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_data_1[3]_INST_0_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_data_1[3]_INST_0_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \out_data_20[0]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_data_20[1]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_data_2[0]_INST_0\ : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD of \out_data_7[0]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_7[4]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_7[8]_INST_0\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln268_1_reg_2611[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \trunc_ln268_1_reg_2611[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \trunc_ln268_1_reg_2611[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_2763[1]_i_1\ : label is "soft_lutpair60";
  attribute METHODOLOGY_DRC_VIOS of trunc_ln323_1_reg_2783_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
  ap_done <= \^ap_done\;
  ap_ready <= \^ap_done\;
  out_data_0(15) <= \^out_data_0\(6);
  out_data_0(14) <= \^out_data_0\(6);
  out_data_0(13) <= \^out_data_0\(6);
  out_data_0(12) <= \^out_data_0\(6);
  out_data_0(11) <= \^out_data_0\(6);
  out_data_0(10) <= \^out_data_0\(6);
  out_data_0(9) <= \^out_data_0\(6);
  out_data_0(8) <= \^out_data_0\(6);
  out_data_0(7) <= \^out_data_0\(6);
  out_data_0(6 downto 0) <= \^out_data_0\(6 downto 0);
  out_data_0_ap_vld <= \^out_data_2_ap_vld\;
  out_data_1(15) <= \^out_data_1\(3);
  out_data_1(14) <= \^out_data_1\(3);
  out_data_1(13) <= \^out_data_1\(3);
  out_data_1(12) <= \^out_data_1\(3);
  out_data_1(11) <= \^out_data_1\(3);
  out_data_1(10) <= \^out_data_1\(3);
  out_data_1(9) <= \^out_data_1\(3);
  out_data_1(8) <= \^out_data_1\(3);
  out_data_1(7) <= \^out_data_1\(3);
  out_data_1(6) <= \^out_data_1\(3);
  out_data_1(5) <= \^out_data_1\(3);
  out_data_1(4) <= \^out_data_1\(3);
  out_data_1(3 downto 0) <= \^out_data_1\(3 downto 0);
  out_data_10(15) <= \^out_data_10\(15);
  out_data_10(14) <= \^out_data_10\(15);
  out_data_10(13 downto 0) <= \^out_data_10\(13 downto 0);
  out_data_10_ap_vld <= \^out_data_5_ap_vld\;
  out_data_11(15) <= \^out_data_11\(10);
  out_data_11(14) <= \^out_data_11\(10);
  out_data_11(13) <= \^out_data_11\(10);
  out_data_11(12) <= \^out_data_11\(10);
  out_data_11(11) <= \^out_data_11\(10);
  out_data_11(10 downto 0) <= \^out_data_11\(10 downto 0);
  out_data_11_ap_vld <= \^out_data_11_ap_vld\;
  out_data_12(15) <= \^out_data_12\(13);
  out_data_12(14) <= \^out_data_12\(13);
  out_data_12(13 downto 0) <= \^out_data_12\(13 downto 0);
  out_data_12_ap_vld <= \^out_data_12_ap_vld\;
  out_data_13(15) <= \^out_data_13\(6);
  out_data_13(14) <= \^out_data_13\(6);
  out_data_13(13) <= \^out_data_13\(6);
  out_data_13(12) <= \^out_data_13\(6);
  out_data_13(11) <= \^out_data_13\(6);
  out_data_13(10) <= \^out_data_13\(6);
  out_data_13(9) <= \^out_data_13\(6);
  out_data_13(8) <= \^out_data_13\(6);
  out_data_13(7) <= \^out_data_13\(6);
  out_data_13(6 downto 0) <= \^out_data_13\(6 downto 0);
  out_data_13_ap_vld <= \^out_data_13_ap_vld\;
  out_data_14(15) <= \^out_data_14\(4);
  out_data_14(14) <= \^out_data_14\(4);
  out_data_14(13) <= \^out_data_14\(4);
  out_data_14(12) <= \^out_data_14\(4);
  out_data_14(11) <= \^out_data_14\(4);
  out_data_14(10) <= \^out_data_14\(4);
  out_data_14(9) <= \^out_data_14\(4);
  out_data_14(8) <= \^out_data_14\(4);
  out_data_14(7) <= \^out_data_14\(4);
  out_data_14(6) <= \^out_data_14\(4);
  out_data_14(5) <= \^out_data_14\(4);
  out_data_14(4 downto 2) <= \^out_data_14\(4 downto 2);
  out_data_14(1) <= \<const0>\;
  out_data_14(0) <= \^out_data_14\(0);
  out_data_14_ap_vld <= \^out_data_14_ap_vld\;
  out_data_15(15) <= \^out_data_15\(12);
  out_data_15(14) <= \^out_data_15\(12);
  out_data_15(13) <= \^out_data_15\(12);
  out_data_15(12 downto 0) <= \^out_data_15\(12 downto 0);
  out_data_15_ap_vld <= \^out_data_15_ap_vld\;
  out_data_16(15) <= \^out_data_16\(12);
  out_data_16(14) <= \^out_data_16\(12);
  out_data_16(13) <= \^out_data_16\(12);
  out_data_16(12 downto 2) <= \^out_data_16\(12 downto 2);
  out_data_16(1) <= \<const0>\;
  out_data_16(0) <= \<const0>\;
  out_data_16_ap_vld <= \^out_data_16_ap_vld\;
  out_data_17(15) <= \^out_data_17\(13);
  out_data_17(14) <= \^out_data_17\(13);
  out_data_17(13 downto 0) <= \^out_data_17\(13 downto 0);
  out_data_17_ap_vld <= \^out_data_17_ap_vld\;
  out_data_18(15) <= \^out_data_18\(5);
  out_data_18(14) <= \^out_data_18\(5);
  out_data_18(13) <= \^out_data_18\(5);
  out_data_18(12) <= \^out_data_18\(5);
  out_data_18(11) <= \^out_data_18\(5);
  out_data_18(10) <= \^out_data_18\(5);
  out_data_18(9) <= \^out_data_18\(5);
  out_data_18(8) <= \^out_data_18\(5);
  out_data_18(7) <= \^out_data_18\(5);
  out_data_18(6) <= \^out_data_18\(5);
  out_data_18(5 downto 1) <= \^out_data_18\(5 downto 1);
  out_data_18(0) <= \<const0>\;
  out_data_18_ap_vld <= \^out_data_18_ap_vld\;
  out_data_19(15) <= \^out_data_19\(15);
  out_data_19(14) <= \^out_data_19\(15);
  out_data_19(13) <= \^out_data_19\(15);
  out_data_19(12) <= \^out_data_19\(15);
  out_data_19(11) <= \^out_data_19\(15);
  out_data_19(10) <= \^out_data_19\(15);
  out_data_19(9 downto 0) <= \^out_data_19\(9 downto 0);
  out_data_19_ap_vld <= \^out_data_16_ap_vld\;
  out_data_1_ap_vld <= \^out_data_2_ap_vld\;
  out_data_2(15) <= \^out_data_2\(15);
  out_data_2(14) <= \^out_data_2\(15);
  out_data_2(13) <= \^out_data_2\(15);
  out_data_2(12) <= \^out_data_2\(15);
  out_data_2(11) <= \^out_data_2\(15);
  out_data_2(10) <= \^out_data_2\(15);
  out_data_2(9) <= \^out_data_2\(15);
  out_data_2(8) <= \^out_data_2\(15);
  out_data_2(7) <= \^out_data_2\(15);
  out_data_2(6) <= \^out_data_2\(15);
  out_data_2(5) <= \^out_data_2\(15);
  out_data_2(4) <= \^out_data_2\(15);
  out_data_2(3) <= \^out_data_2\(15);
  out_data_2(2) <= \^out_data_2\(15);
  out_data_2(1 downto 0) <= \^out_data_2\(1 downto 0);
  out_data_20(15) <= \^out_data_20\(3);
  out_data_20(14) <= \^out_data_20\(3);
  out_data_20(13) <= \^out_data_20\(3);
  out_data_20(12) <= \^out_data_20\(3);
  out_data_20(11) <= \^out_data_20\(3);
  out_data_20(10) <= \^out_data_20\(3);
  out_data_20(9) <= \^out_data_20\(3);
  out_data_20(8) <= \^out_data_20\(3);
  out_data_20(7) <= \^out_data_20\(3);
  out_data_20(6) <= \^out_data_20\(3);
  out_data_20(5) <= \^out_data_20\(3);
  out_data_20(4) <= \^out_data_20\(3);
  out_data_20(3 downto 0) <= \^out_data_20\(3 downto 0);
  out_data_20_ap_vld <= \^out_data_17_ap_vld\;
  out_data_21(15) <= \^out_data_21\(14);
  out_data_21(14 downto 0) <= \^out_data_21\(14 downto 0);
  out_data_21_ap_vld <= \^out_data_17_ap_vld\;
  out_data_22(15) <= \^out_data_22\(11);
  out_data_22(14) <= \^out_data_22\(11);
  out_data_22(13) <= \^out_data_22\(11);
  out_data_22(12) <= \^out_data_22\(11);
  out_data_22(11 downto 0) <= \^out_data_22\(11 downto 0);
  out_data_22_ap_vld <= \^ap_done\;
  out_data_23(15) <= \^out_data_23\(7);
  out_data_23(14) <= \^out_data_23\(7);
  out_data_23(13) <= \^out_data_23\(7);
  out_data_23(12) <= \^out_data_23\(7);
  out_data_23(11) <= \^out_data_23\(7);
  out_data_23(10) <= \^out_data_23\(7);
  out_data_23(9) <= \^out_data_23\(7);
  out_data_23(8) <= \^out_data_23\(7);
  out_data_23(7 downto 1) <= \^out_data_23\(7 downto 1);
  out_data_23(0) <= \<const0>\;
  out_data_23_ap_vld <= \^out_data_30_ap_vld\;
  out_data_24(15) <= \^out_data_24\(14);
  out_data_24(14 downto 0) <= \^out_data_24\(14 downto 0);
  out_data_24_ap_vld <= \^out_data_30_ap_vld\;
  out_data_25(15) <= \^out_data_25\(3);
  out_data_25(14) <= \^out_data_25\(3);
  out_data_25(13) <= \^out_data_25\(3);
  out_data_25(12) <= \^out_data_25\(3);
  out_data_25(11) <= \^out_data_25\(3);
  out_data_25(10) <= \^out_data_25\(3);
  out_data_25(9) <= \^out_data_25\(3);
  out_data_25(8) <= \^out_data_25\(3);
  out_data_25(7) <= \^out_data_25\(3);
  out_data_25(6) <= \^out_data_25\(3);
  out_data_25(5) <= \^out_data_25\(3);
  out_data_25(4) <= \^out_data_25\(3);
  out_data_25(3 downto 1) <= \^out_data_25\(3 downto 1);
  out_data_25(0) <= \<const0>\;
  out_data_25_ap_vld <= \^out_data_29_ap_vld\;
  out_data_26(15) <= \^out_data_26\(12);
  out_data_26(14) <= \^out_data_26\(12);
  out_data_26(13) <= \^out_data_26\(12);
  out_data_26(12 downto 2) <= \^out_data_26\(12 downto 2);
  out_data_26(1) <= \<const0>\;
  out_data_26(0) <= \<const0>\;
  out_data_26_ap_vld <= \^out_data_26_ap_vld\;
  out_data_27(15) <= \^out_data_27\(12);
  out_data_27(14) <= \^out_data_27\(12);
  out_data_27(13) <= \^out_data_27\(12);
  out_data_27(12 downto 0) <= \^out_data_27\(12 downto 0);
  out_data_27_ap_vld <= \^out_data_17_ap_vld\;
  out_data_28(15) <= \^out_data_28\(6);
  out_data_28(14) <= \^out_data_28\(6);
  out_data_28(13) <= \^out_data_28\(6);
  out_data_28(12) <= \^out_data_28\(6);
  out_data_28(11) <= \^out_data_28\(6);
  out_data_28(10) <= \^out_data_28\(6);
  out_data_28(9) <= \^out_data_28\(6);
  out_data_28(8) <= \^out_data_28\(6);
  out_data_28(7) <= \^out_data_28\(6);
  out_data_28(6 downto 0) <= \^out_data_28\(6 downto 0);
  out_data_28_ap_vld <= \^out_data_16_ap_vld\;
  out_data_29(15) <= \^out_data_29\(15);
  out_data_29(14) <= \^out_data_29\(15);
  out_data_29(13) <= \^out_data_29\(15);
  out_data_29(12) <= \^out_data_29\(15);
  out_data_29(11) <= \^out_data_29\(15);
  out_data_29(10) <= \^out_data_29\(15);
  out_data_29(9) <= \^out_data_29\(15);
  out_data_29(8) <= \^out_data_29\(15);
  out_data_29(7 downto 0) <= \^out_data_29\(7 downto 0);
  out_data_29_ap_vld <= \^out_data_29_ap_vld\;
  out_data_2_ap_vld <= \^out_data_2_ap_vld\;
  out_data_3(15) <= \^out_data_3\(13);
  out_data_3(14) <= \^out_data_3\(13);
  out_data_3(13 downto 0) <= \^out_data_3\(13 downto 0);
  out_data_30(15) <= \^out_data_30\(6);
  out_data_30(14) <= \^out_data_30\(6);
  out_data_30(13) <= \^out_data_30\(6);
  out_data_30(12) <= \^out_data_30\(6);
  out_data_30(11) <= \^out_data_30\(6);
  out_data_30(10) <= \^out_data_30\(6);
  out_data_30(9) <= \^out_data_30\(6);
  out_data_30(8) <= \^out_data_30\(6);
  out_data_30(7) <= \^out_data_30\(6);
  out_data_30(6 downto 2) <= \^out_data_30\(6 downto 2);
  out_data_30(1) <= \<const0>\;
  out_data_30(0) <= \<const0>\;
  out_data_30_ap_vld <= \^out_data_30_ap_vld\;
  out_data_3_ap_vld <= \^out_data_7_ap_vld\;
  out_data_4(15) <= \^out_data_4\(11);
  out_data_4(14) <= \^out_data_4\(11);
  out_data_4(13) <= \^out_data_4\(11);
  out_data_4(12) <= \^out_data_4\(11);
  out_data_4(11 downto 0) <= \^out_data_4\(11 downto 0);
  out_data_4_ap_vld <= \^out_data_4_ap_vld\;
  out_data_5(15) <= \^out_data_5\(10);
  out_data_5(14) <= \^out_data_5\(10);
  out_data_5(13) <= \^out_data_5\(10);
  out_data_5(12) <= \^out_data_5\(10);
  out_data_5(11) <= \^out_data_5\(10);
  out_data_5(10 downto 0) <= \^out_data_5\(10 downto 0);
  out_data_5_ap_vld <= \^out_data_5_ap_vld\;
  out_data_6(15) <= \^out_data_6\(2);
  out_data_6(14) <= \^out_data_6\(2);
  out_data_6(13) <= \^out_data_6\(2);
  out_data_6(12) <= \^out_data_6\(2);
  out_data_6(11) <= \^out_data_6\(2);
  out_data_6(10) <= \^out_data_6\(2);
  out_data_6(9) <= \^out_data_6\(2);
  out_data_6(8) <= \^out_data_6\(2);
  out_data_6(7) <= \^out_data_6\(2);
  out_data_6(6) <= \^out_data_6\(2);
  out_data_6(5) <= \^out_data_6\(2);
  out_data_6(4) <= \^out_data_6\(2);
  out_data_6(3) <= \^out_data_6\(2);
  out_data_6(2 downto 0) <= \^out_data_6\(2 downto 0);
  out_data_6_ap_vld <= \^out_data_6_ap_vld\;
  out_data_7(15) <= \^out_data_7\(15);
  out_data_7(14) <= \^out_data_7\(15);
  out_data_7(13) <= \^out_data_7\(15);
  out_data_7(12) <= \^out_data_7\(15);
  out_data_7(11) <= \^out_data_7\(15);
  out_data_7(10) <= \^out_data_7\(15);
  out_data_7(9) <= \^out_data_7\(15);
  out_data_7(8) <= \^out_data_7\(15);
  out_data_7(7 downto 0) <= \^out_data_7\(7 downto 0);
  out_data_7_ap_vld <= \^out_data_7_ap_vld\;
  out_data_8(15) <= \^out_data_8\(9);
  out_data_8(14) <= \^out_data_8\(9);
  out_data_8(13) <= \^out_data_8\(9);
  out_data_8(12) <= \^out_data_8\(9);
  out_data_8(11) <= \^out_data_8\(9);
  out_data_8(10) <= \^out_data_8\(9);
  out_data_8(9 downto 0) <= \^out_data_8\(9 downto 0);
  out_data_8_ap_vld <= \^out_data_6_ap_vld\;
  out_data_9(15) <= \^out_data_9\(11);
  out_data_9(14) <= \^out_data_9\(11);
  out_data_9(13) <= \^out_data_9\(11);
  out_data_9(12) <= \^out_data_9\(11);
  out_data_9(11 downto 0) <= \^out_data_9\(11 downto 0);
  out_data_9_ap_vld <= \^out_data_9_ap_vld\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
am_addmul_11s_10s_11s_11_4_1_U145: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_10s_11s_11_4_1
     port map (
      D(10) => mul_11s_5s_12_1_1_U87_n_1,
      D(9) => mul_11s_5s_12_1_1_U87_n_2,
      D(8) => mul_11s_5s_12_1_1_U87_n_3,
      D(7) => mul_11s_5s_12_1_1_U87_n_4,
      D(6) => mul_11s_5s_12_1_1_U87_n_5,
      D(5) => mul_11s_5s_12_1_1_U87_n_6,
      D(4) => mul_11s_5s_12_1_1_U87_n_7,
      D(3) => mul_11s_5s_12_1_1_U87_n_8,
      D(2) => mul_11s_5s_12_1_1_U87_n_9,
      D(1) => mul_11s_5s_12_1_1_U87_n_10,
      D(0) => mul_11s_5s_12_1_1_U87_n_11,
      DI(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_15,
      DI(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_16,
      DI(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_17,
      P(10) => am_addmul_11s_10s_11s_11_4_1_U145_n_0,
      P(9) => am_addmul_11s_10s_11s_11_4_1_U145_n_1,
      P(8) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      P(7) => am_addmul_11s_10s_11s_11_4_1_U145_n_3,
      P(6) => am_addmul_11s_10s_11s_11_4_1_U145_n_4,
      P(5) => am_addmul_11s_10s_11s_11_4_1_U145_n_5,
      P(4) => am_addmul_11s_10s_11s_11_4_1_U145_n_6,
      P(3) => am_addmul_11s_10s_11s_11_4_1_U145_n_7,
      P(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_8,
      P(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_9,
      P(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_10,
      Q(0) => \^out_data_12_ap_vld\,
      S(3) => am_addmul_11s_10s_11s_11_4_1_U145_n_11,
      S(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_12,
      S(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_13,
      S(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_14,
      ap_clk => ap_clk,
      m131_reg_3223(5 downto 0) => m131_reg_3223(10 downto 5),
      p_reg_reg(10) => m134_fu_1618_p2_n_95,
      p_reg_reg(9) => m134_fu_1618_p2_n_96,
      p_reg_reg(8) => m134_fu_1618_p2_n_97,
      p_reg_reg(7) => m134_fu_1618_p2_n_98,
      p_reg_reg(6) => m134_fu_1618_p2_n_99,
      p_reg_reg(5) => m134_fu_1618_p2_n_100,
      p_reg_reg(4) => m134_fu_1618_p2_n_101,
      p_reg_reg(3) => m134_fu_1618_p2_n_102,
      p_reg_reg(2) => m134_fu_1618_p2_n_103,
      p_reg_reg(1) => m134_fu_1618_p2_n_104,
      p_reg_reg(0) => m134_fu_1618_p2_n_105,
      p_reg_reg_0(9) => m136_reg_3273_reg_n_96,
      p_reg_reg_0(8) => m136_reg_3273_reg_n_97,
      p_reg_reg_0(7) => m136_reg_3273_reg_n_98,
      p_reg_reg_0(6) => m136_reg_3273_reg_n_99,
      p_reg_reg_0(5) => m136_reg_3273_reg_n_100,
      p_reg_reg_0(4) => m136_reg_3273_reg_n_101,
      p_reg_reg_0(3) => m136_reg_3273_reg_n_102,
      p_reg_reg_0(2) => m136_reg_3273_reg_n_103,
      p_reg_reg_0(1) => m136_reg_3273_reg_n_104,
      p_reg_reg_0(0) => m136_reg_3273_reg_n_105,
      \tmp_product__0_carry__1\(2 downto 0) => m117_reg_3119(2 downto 0)
    );
am_addmul_11s_7s_9s_12_4_1_U147: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_11s_7s_9s_12_4_1
     port map (
      A(5) => mul_7s_6s_7_1_1_U128_n_8,
      A(4) => mul_7s_6s_7_1_1_U128_n_9,
      A(3) => mul_7s_6s_7_1_1_U128_n_10,
      A(2) => mul_7s_6s_7_1_1_U128_n_11,
      A(1) => mul_10s_10s_10_1_1_U111_n_22,
      A(0) => mul_10s_10s_10_1_1_U111_n_23,
      B(7) => mul_7s_5s_12_1_1_U133_n_0,
      B(6) => mul_7s_5s_12_1_1_U133_n_1,
      B(5) => mul_7s_5s_12_1_1_U133_n_2,
      B(4) => mul_7s_5s_12_1_1_U133_n_3,
      B(3) => mul_7s_5s_12_1_1_U133_n_4,
      B(2) => mul_7s_5s_12_1_1_U133_n_5,
      B(1) => mul_7s_5s_12_1_1_U133_n_6,
      B(0) => mul_7s_5s_12_1_1_U133_n_7,
      P(10) => mul_11s_11s_11_1_1_U123_n_0,
      P(9) => mul_11s_11s_11_1_1_U123_n_1,
      P(8) => mul_11s_11s_11_1_1_U123_n_2,
      P(7) => mul_11s_11s_11_1_1_U123_n_3,
      P(6) => mul_11s_11s_11_1_1_U123_n_4,
      P(5) => mul_11s_11s_11_1_1_U123_n_5,
      P(4) => mul_11s_11s_11_1_1_U123_n_6,
      P(3) => mul_11s_11s_11_1_1_U123_n_7,
      P(2) => mul_11s_11s_11_1_1_U123_n_8,
      P(1) => mul_11s_11s_11_1_1_U123_n_9,
      P(0) => mul_11s_11s_11_1_1_U123_n_10,
      Q(1) => \^out_data_17_ap_vld\,
      Q(0) => \^out_data_16_ap_vld\,
      S(0) => am_addmul_11s_7s_9s_12_4_1_U147_n_12,
      ap_clk => ap_clk,
      m174_reg_3615(1 downto 0) => m174_reg_3615(2 downto 1),
      out_data_22(11 downto 0) => \^out_data_22\(11 downto 0),
      \tmp_product_carry__1\(1 downto 0) => m196_reg_3694(6 downto 5)
    );
am_addmul_6ns_6ns_6s_6_4_1_U143: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_6ns_6ns_6s_6_4_1
     port map (
      D(5 downto 0) => trunc_ln300_1_reg_2804(5 downto 0),
      P(5) => trunc_ln323_1_reg_2783_reg_n_100,
      P(4) => trunc_ln323_1_reg_2783_reg_n_101,
      P(3) => trunc_ln323_1_reg_2783_reg_n_102,
      P(2) => trunc_ln323_1_reg_2783_reg_n_103,
      P(1) => trunc_ln323_1_reg_2783_reg_n_104,
      P(0) => trunc_ln323_1_reg_2783_reg_n_105,
      Q(5 downto 0) => trunc_ln323_reg_2718(5 downto 0),
      ap_clk => ap_clk,
      m(5 downto 0) => m(5 downto 0),
      \m_reg_reg[5]\(5) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      \m_reg_reg[5]\(4) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_1,
      \m_reg_reg[5]\(3) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_2,
      \m_reg_reg[5]\(2) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_3,
      \m_reg_reg[5]\(1) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_4,
      \m_reg_reg[5]\(0) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_5,
      \p_reg_reg[5]\(5 downto 0) => P(5 downto 0)
    );
am_addmul_7ns_7ns_7s_7_4_1_U144: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_am_addmul_7ns_7ns_7s_7_4_1
     port map (
      D(6) => mul_12s_12s_12_1_1_U75_n_5,
      D(5) => mul_12s_12s_12_1_1_U75_n_6,
      D(4) => mul_12s_12s_12_1_1_U75_n_7,
      D(3) => mul_12s_12s_12_1_1_U75_n_8,
      D(2) => mul_12s_12s_12_1_1_U75_n_9,
      D(1) => mul_12s_12s_12_1_1_U75_n_10,
      D(0) => mul_12s_12s_12_1_1_U75_n_11,
      P(11) => m113_reg_3113_reg_n_94,
      P(10) => m113_reg_3113_reg_n_95,
      P(9) => m113_reg_3113_reg_n_96,
      P(8) => m113_reg_3113_reg_n_97,
      P(7) => m113_reg_3113_reg_n_98,
      P(6) => m113_reg_3113_reg_n_99,
      P(5) => m113_reg_3113_reg_n_100,
      P(4) => m113_reg_3113_reg_n_101,
      P(3) => m113_reg_3113_reg_n_102,
      P(2) => m113_reg_3113_reg_n_103,
      P(1) => m113_reg_3113_reg_n_104,
      P(0) => m113_reg_3113_reg_n_105,
      Q(1) => \^out_data_9_ap_vld\,
      Q(0) => ap_CS_fsm_state10,
      ad0(6) => mul_11s_11s_11_1_1_U83_n_11,
      ad0(5) => mul_11s_11s_11_1_1_U83_n_12,
      ad0(4) => mul_11s_11s_11_1_1_U83_n_13,
      ad0(3) => mul_11s_11s_11_1_1_U83_n_14,
      ad0(2) => mul_11s_11s_11_1_1_U83_n_15,
      ad0(1) => mul_11s_11s_11_1_1_U83_n_16,
      ad0(0) => mul_11s_11s_11_1_1_U83_n_17,
      ad_reg_reg(11) => mul_12s_6s_12_1_1_U62_n_0,
      ad_reg_reg(10) => mul_12s_6s_12_1_1_U62_n_1,
      ad_reg_reg(9) => mul_12s_6s_12_1_1_U62_n_2,
      ad_reg_reg(8) => mul_12s_6s_12_1_1_U62_n_3,
      ad_reg_reg(7) => mul_12s_6s_12_1_1_U62_n_4,
      ad_reg_reg(6) => mul_12s_6s_12_1_1_U62_n_5,
      ad_reg_reg(5) => mul_12s_6s_12_1_1_U62_n_6,
      ad_reg_reg(4) => mul_12s_6s_12_1_1_U62_n_7,
      ad_reg_reg(3) => mul_12s_6s_12_1_1_U62_n_8,
      ad_reg_reg(2) => mul_12s_6s_12_1_1_U62_n_9,
      ad_reg_reg(1) => mul_12s_6s_12_1_1_U62_n_10,
      ad_reg_reg(0) => mul_12s_6s_12_1_1_U62_n_11,
      ap_clk => ap_clk,
      out_data_13(6 downto 0) => \^out_data_13\(6 downto 0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => ap_CS_fsm_state1,
      I2 => \^ap_done\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => ap_start,
      I4 => \ap_CS_fsm[1]_i_5_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^out_data_2_ap_vld\,
      I2 => ap_CS_fsm_state1,
      I3 => ap_CS_fsm_state2,
      I4 => ap_CS_fsm_state6,
      I5 => \^out_data_4_ap_vld\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_data_29_ap_vld\,
      I1 => \^out_data_30_ap_vld\,
      I2 => \^out_data_16_ap_vld\,
      I3 => \^out_data_17_ap_vld\,
      I4 => \^ap_done\,
      I5 => \^out_data_26_ap_vld\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_data_13_ap_vld\,
      I1 => \^out_data_15_ap_vld\,
      I2 => \^out_data_12_ap_vld\,
      I3 => \^out_data_14_ap_vld\,
      I4 => \^out_data_18_ap_vld\,
      I5 => ap_CS_fsm_state17,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_data_5_ap_vld\,
      I1 => ap_CS_fsm_state10,
      I2 => \^out_data_7_ap_vld\,
      I3 => \^out_data_6_ap_vld\,
      I4 => \^out_data_11_ap_vld\,
      I5 => \^out_data_9_ap_vld\,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => \^out_data_9_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_9_ap_vld\,
      Q => \^out_data_11_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_11_ap_vld\,
      Q => \^out_data_12_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_12_ap_vld\,
      Q => \^out_data_14_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_14_ap_vld\,
      Q => \^out_data_13_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_13_ap_vld\,
      Q => \^out_data_15_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_15_ap_vld\,
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => \^out_data_18_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_18_ap_vld\,
      Q => \^out_data_16_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_16_ap_vld\,
      Q => \^out_data_17_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_17_ap_vld\,
      Q => \^out_data_29_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_29_ap_vld\,
      Q => \^out_data_30_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_30_ap_vld\,
      Q => \^out_data_26_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_26_ap_vld\,
      Q => \^ap_done\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^out_data_2_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_2_ap_vld\,
      Q => \^out_data_4_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_4_ap_vld\,
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => \^out_data_7_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_7_ap_vld\,
      Q => \^out_data_6_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_6_ap_vld\,
      Q => \^out_data_5_ap_vld\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^out_data_5_ap_vld\,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => ap_start,
      O => ap_idle
    );
\empty_reg_3590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_11,
      Q => factor_fu_2240_p3(1),
      R => '0'
    );
\empty_reg_3590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_10,
      Q => factor_fu_2240_p3(2),
      R => '0'
    );
\empty_reg_3590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_9,
      Q => factor_fu_2240_p3(3),
      R => '0'
    );
\empty_reg_3590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_8,
      Q => factor_fu_2240_p3(4),
      R => '0'
    );
\empty_reg_3590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_7,
      Q => factor_fu_2240_p3(5),
      R => '0'
    );
\empty_reg_3590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_6,
      Q => factor_fu_2240_p3(6),
      R => '0'
    );
\empty_reg_3590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_5,
      Q => factor_fu_2240_p3(7),
      R => '0'
    );
\empty_reg_3590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_12s_8s_20_1_1_U113_n_4,
      Q => factor_fu_2240_p3(8),
      R => '0'
    );
\m106_reg_3025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_2,
      Q => m106_reg_3025(0),
      R => '0'
    );
\m106_reg_3025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_1,
      Q => m106_reg_3025(1),
      R => '0'
    );
\m106_reg_3025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_0,
      Q => m106_reg_3025(2),
      R => '0'
    );
\m106_reg_3025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_3,
      Q => m106_reg_3025(6),
      R => '0'
    );
m109_reg_3062_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_8s_7s_13_1_1_U48_n_0,
      A(28) => mul_8s_7s_13_1_1_U48_n_0,
      A(27) => mul_8s_7s_13_1_1_U48_n_0,
      A(26) => mul_8s_7s_13_1_1_U48_n_0,
      A(25) => mul_8s_7s_13_1_1_U48_n_0,
      A(24) => mul_8s_7s_13_1_1_U48_n_0,
      A(23) => mul_8s_7s_13_1_1_U48_n_0,
      A(22) => mul_8s_7s_13_1_1_U48_n_0,
      A(21) => mul_8s_7s_13_1_1_U48_n_0,
      A(20) => mul_8s_7s_13_1_1_U48_n_0,
      A(19) => mul_8s_7s_13_1_1_U48_n_0,
      A(18) => mul_8s_7s_13_1_1_U48_n_0,
      A(17) => mul_8s_7s_13_1_1_U48_n_0,
      A(16) => mul_8s_7s_13_1_1_U48_n_0,
      A(15) => mul_8s_7s_13_1_1_U48_n_0,
      A(14) => mul_8s_7s_13_1_1_U48_n_0,
      A(13) => mul_8s_7s_13_1_1_U48_n_0,
      A(12) => mul_8s_7s_13_1_1_U48_n_0,
      A(11) => mul_8s_7s_13_1_1_U48_n_0,
      A(10) => mul_8s_7s_13_1_1_U48_n_0,
      A(9) => mul_8s_7s_13_1_1_U48_n_0,
      A(8) => mul_8s_7s_13_1_1_U48_n_0,
      A(7) => mul_8s_7s_13_1_1_U48_n_1,
      A(6) => mul_8s_7s_13_1_1_U48_n_2,
      A(5) => mul_8s_7s_13_1_1_U48_n_3,
      A(4) => mul_8s_7s_13_1_1_U48_n_4,
      A(3) => mul_8s_7s_13_1_1_U48_n_5,
      A(2) => mul_8s_7s_13_1_1_U48_n_6,
      A(1) => mul_8s_7s_13_1_1_U48_n_7,
      A(0) => mul_8s_7s_13_1_1_U48_n_8,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m109_reg_3062_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_9s_2s_10_1_1_U46_n_1,
      B(16) => mul_9s_2s_10_1_1_U46_n_1,
      B(15) => mul_9s_2s_10_1_1_U46_n_1,
      B(14) => mul_9s_2s_10_1_1_U46_n_1,
      B(13) => mul_9s_2s_10_1_1_U46_n_1,
      B(12) => mul_9s_2s_10_1_1_U46_n_1,
      B(11) => mul_9s_2s_10_1_1_U46_n_1,
      B(10) => mul_9s_2s_10_1_1_U46_n_1,
      B(9) => mul_9s_2s_10_1_1_U46_n_1,
      B(8) => mul_9s_2s_10_1_1_U46_n_1,
      B(7) => mul_9s_2s_10_1_1_U46_n_2,
      B(6) => mul_9s_2s_10_1_1_U46_n_3,
      B(5) => mul_9s_2s_10_1_1_U46_n_4,
      B(4) => mul_9s_2s_10_1_1_U46_n_5,
      B(3) => mul_9s_2s_10_1_1_U46_n_6,
      B(2) => mul_9s_2s_10_1_1_U46_n_7,
      B(1) => mul_9s_2s_10_1_1_U46_n_8,
      B(0) => mul_9s_2s_10_1_1_U46_n_9,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m109_reg_3062_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m109_reg_3062_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m109_reg_3062_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_7_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_7_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^out_data_6_ap_vld\,
      CEP => \^out_data_5_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m109_reg_3062_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_m109_reg_3062_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 7) => NLW_m109_reg_3062_reg_P_UNCONNECTED(47 downto 7),
      P(6) => m109_reg_3062_reg_n_99,
      P(5) => m109_reg_3062_reg_n_100,
      P(4) => m109_reg_3062_reg_n_101,
      P(3) => m109_reg_3062_reg_n_102,
      P(2) => m109_reg_3062_reg_n_103,
      P(1) => m109_reg_3062_reg_n_104,
      P(0) => m109_reg_3062_reg_n_105,
      PATTERNBDETECT => NLW_m109_reg_3062_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m109_reg_3062_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m95_reg_2996_reg_n_106,
      PCIN(46) => m95_reg_2996_reg_n_107,
      PCIN(45) => m95_reg_2996_reg_n_108,
      PCIN(44) => m95_reg_2996_reg_n_109,
      PCIN(43) => m95_reg_2996_reg_n_110,
      PCIN(42) => m95_reg_2996_reg_n_111,
      PCIN(41) => m95_reg_2996_reg_n_112,
      PCIN(40) => m95_reg_2996_reg_n_113,
      PCIN(39) => m95_reg_2996_reg_n_114,
      PCIN(38) => m95_reg_2996_reg_n_115,
      PCIN(37) => m95_reg_2996_reg_n_116,
      PCIN(36) => m95_reg_2996_reg_n_117,
      PCIN(35) => m95_reg_2996_reg_n_118,
      PCIN(34) => m95_reg_2996_reg_n_119,
      PCIN(33) => m95_reg_2996_reg_n_120,
      PCIN(32) => m95_reg_2996_reg_n_121,
      PCIN(31) => m95_reg_2996_reg_n_122,
      PCIN(30) => m95_reg_2996_reg_n_123,
      PCIN(29) => m95_reg_2996_reg_n_124,
      PCIN(28) => m95_reg_2996_reg_n_125,
      PCIN(27) => m95_reg_2996_reg_n_126,
      PCIN(26) => m95_reg_2996_reg_n_127,
      PCIN(25) => m95_reg_2996_reg_n_128,
      PCIN(24) => m95_reg_2996_reg_n_129,
      PCIN(23) => m95_reg_2996_reg_n_130,
      PCIN(22) => m95_reg_2996_reg_n_131,
      PCIN(21) => m95_reg_2996_reg_n_132,
      PCIN(20) => m95_reg_2996_reg_n_133,
      PCIN(19) => m95_reg_2996_reg_n_134,
      PCIN(18) => m95_reg_2996_reg_n_135,
      PCIN(17) => m95_reg_2996_reg_n_136,
      PCIN(16) => m95_reg_2996_reg_n_137,
      PCIN(15) => m95_reg_2996_reg_n_138,
      PCIN(14) => m95_reg_2996_reg_n_139,
      PCIN(13) => m95_reg_2996_reg_n_140,
      PCIN(12) => m95_reg_2996_reg_n_141,
      PCIN(11) => m95_reg_2996_reg_n_142,
      PCIN(10) => m95_reg_2996_reg_n_143,
      PCIN(9) => m95_reg_2996_reg_n_144,
      PCIN(8) => m95_reg_2996_reg_n_145,
      PCIN(7) => m95_reg_2996_reg_n_146,
      PCIN(6) => m95_reg_2996_reg_n_147,
      PCIN(5) => m95_reg_2996_reg_n_148,
      PCIN(4) => m95_reg_2996_reg_n_149,
      PCIN(3) => m95_reg_2996_reg_n_150,
      PCIN(2) => m95_reg_2996_reg_n_151,
      PCIN(1) => m95_reg_2996_reg_n_152,
      PCIN(0) => m95_reg_2996_reg_n_153,
      PCOUT(47 downto 0) => NLW_m109_reg_3062_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m109_reg_3062_reg_UNDERFLOW_UNCONNECTED
    );
m111_reg_3106_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_12s_24_1_1_U60_n_0,
      A(28) => mul_12s_12s_24_1_1_U60_n_0,
      A(27) => mul_12s_12s_24_1_1_U60_n_0,
      A(26) => mul_12s_12s_24_1_1_U60_n_0,
      A(25) => mul_12s_12s_24_1_1_U60_n_0,
      A(24) => mul_12s_12s_24_1_1_U60_n_0,
      A(23) => mul_12s_12s_24_1_1_U60_n_0,
      A(22) => mul_12s_12s_24_1_1_U60_n_0,
      A(21) => mul_12s_12s_24_1_1_U60_n_0,
      A(20) => mul_12s_12s_24_1_1_U60_n_0,
      A(19) => mul_12s_12s_24_1_1_U60_n_0,
      A(18) => mul_12s_12s_24_1_1_U60_n_0,
      A(17) => mul_12s_12s_24_1_1_U60_n_0,
      A(16) => mul_12s_12s_24_1_1_U60_n_0,
      A(15) => mul_12s_12s_24_1_1_U60_n_0,
      A(14) => mul_12s_12s_24_1_1_U60_n_0,
      A(13) => mul_12s_12s_24_1_1_U60_n_0,
      A(12) => mul_12s_12s_24_1_1_U60_n_0,
      A(11) => mul_12s_12s_24_1_1_U60_n_0,
      A(10) => mul_12s_12s_24_1_1_U60_n_1,
      A(9) => mul_12s_12s_24_1_1_U60_n_2,
      A(8) => mul_12s_12s_24_1_1_U60_n_3,
      A(7) => mul_12s_12s_24_1_1_U60_n_4,
      A(6) => mul_12s_12s_24_1_1_U60_n_5,
      A(5) => mul_12s_12s_24_1_1_U60_n_6,
      A(4) => mul_12s_12s_24_1_1_U60_n_7,
      A(3) => mul_12s_12s_24_1_1_U60_n_8,
      A(2) => mul_12s_12s_24_1_1_U60_n_9,
      A(1) => mul_12s_12s_24_1_1_U60_n_10,
      A(0) => mul_12s_12s_24_1_1_U60_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m111_reg_3106_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_12s_4s_12_1_1_U53_n_0,
      B(16) => mul_12s_4s_12_1_1_U53_n_0,
      B(15) => mul_12s_4s_12_1_1_U53_n_0,
      B(14) => mul_12s_4s_12_1_1_U53_n_0,
      B(13) => mul_12s_4s_12_1_1_U53_n_0,
      B(12) => mul_12s_4s_12_1_1_U53_n_0,
      B(11) => mul_12s_4s_12_1_1_U53_n_0,
      B(10) => mul_12s_4s_12_1_1_U53_n_1,
      B(9) => mul_12s_4s_12_1_1_U53_n_2,
      B(8) => mul_12s_4s_12_1_1_U53_n_3,
      B(7) => mul_12s_4s_12_1_1_U53_n_4,
      B(6) => mul_12s_4s_12_1_1_U53_n_5,
      B(5) => mul_12s_4s_12_1_1_U53_n_6,
      B(4) => mul_12s_4s_12_1_1_U53_n_7,
      B(3) => mul_12s_4s_12_1_1_U53_n_8,
      B(2) => mul_12s_4s_12_1_1_U53_n_9,
      B(1) => mul_12s_4s_12_1_1_U53_n_10,
      B(0) => mul_12s_4s_12_1_1_U53_n_11,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m111_reg_3106_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m111_reg_3106_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m111_reg_3106_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_5_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_6_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state10,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m111_reg_3106_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m111_reg_3106_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m111_reg_3106_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m111_reg_3106_reg_n_94,
      P(10) => m111_reg_3106_reg_n_95,
      P(9) => m111_reg_3106_reg_n_96,
      P(8) => m111_reg_3106_reg_n_97,
      P(7) => m111_reg_3106_reg_n_98,
      P(6) => m111_reg_3106_reg_n_99,
      P(5) => m111_reg_3106_reg_n_100,
      P(4) => m111_reg_3106_reg_n_101,
      P(3) => m111_reg_3106_reg_n_102,
      P(2) => m111_reg_3106_reg_n_103,
      P(1) => m111_reg_3106_reg_n_104,
      P(0) => m111_reg_3106_reg_n_105,
      PATTERNBDETECT => NLW_m111_reg_3106_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m111_reg_3106_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m111_reg_3106_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m111_reg_3106_reg_UNDERFLOW_UNCONNECTED
    );
m113_reg_3113_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_7s_2s_9_1_1_U57_n_0,
      A(28) => mul_7s_2s_9_1_1_U57_n_0,
      A(27) => mul_7s_2s_9_1_1_U57_n_0,
      A(26) => mul_7s_2s_9_1_1_U57_n_0,
      A(25) => mul_7s_2s_9_1_1_U57_n_0,
      A(24) => mul_7s_2s_9_1_1_U57_n_0,
      A(23) => mul_7s_2s_9_1_1_U57_n_0,
      A(22) => mul_7s_2s_9_1_1_U57_n_0,
      A(21) => mul_7s_2s_9_1_1_U57_n_0,
      A(20) => mul_7s_2s_9_1_1_U57_n_0,
      A(19) => mul_7s_2s_9_1_1_U57_n_0,
      A(18) => mul_7s_2s_9_1_1_U57_n_0,
      A(17) => mul_7s_2s_9_1_1_U57_n_0,
      A(16) => mul_7s_2s_9_1_1_U57_n_0,
      A(15) => mul_7s_2s_9_1_1_U57_n_0,
      A(14) => mul_7s_2s_9_1_1_U57_n_0,
      A(13) => mul_7s_2s_9_1_1_U57_n_0,
      A(12) => mul_7s_2s_9_1_1_U57_n_0,
      A(11) => mul_7s_2s_9_1_1_U57_n_0,
      A(10) => mul_7s_2s_9_1_1_U57_n_0,
      A(9) => mul_7s_2s_9_1_1_U57_n_0,
      A(8) => mul_7s_2s_9_1_1_U57_n_0,
      A(7) => mul_7s_2s_9_1_1_U57_n_1,
      A(6) => mul_7s_2s_9_1_1_U57_n_2,
      A(5) => mul_7s_2s_9_1_1_U57_n_3,
      A(4) => mul_7s_2s_9_1_1_U57_n_4,
      A(3) => mul_7s_2s_9_1_1_U57_n_5,
      A(2) => mul_7s_2s_9_1_1_U57_n_6,
      A(1) => mul_7s_2s_9_1_1_U57_n_7,
      A(0) => mul_12s_10s_14_1_1_U85_n_14,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m113_reg_3113_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(16) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(15) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(14) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(13) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(12) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(11) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(10) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(9) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(8) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(7) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(6) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(5) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_0,
      B(4) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_1,
      B(3) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_2,
      B(2) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_3,
      B(1) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_4,
      B(0) => am_addmul_6ns_6ns_6s_6_4_1_U143_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m113_reg_3113_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m113_reg_3113_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m113_reg_3113_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_5_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => \^out_data_6_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state10,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m113_reg_3113_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m113_reg_3113_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m113_reg_3113_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m113_reg_3113_reg_n_94,
      P(10) => m113_reg_3113_reg_n_95,
      P(9) => m113_reg_3113_reg_n_96,
      P(8) => m113_reg_3113_reg_n_97,
      P(7) => m113_reg_3113_reg_n_98,
      P(6) => m113_reg_3113_reg_n_99,
      P(5) => m113_reg_3113_reg_n_100,
      P(4) => m113_reg_3113_reg_n_101,
      P(3) => m113_reg_3113_reg_n_102,
      P(2) => m113_reg_3113_reg_n_103,
      P(1) => m113_reg_3113_reg_n_104,
      P(0) => m113_reg_3113_reg_n_105,
      PATTERNBDETECT => NLW_m113_reg_3113_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m113_reg_3113_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m113_reg_3113_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m113_reg_3113_reg_UNDERFLOW_UNCONNECTED
    );
\m117_reg_3119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_5s_3s_5_1_1_U66_n_3,
      Q => m117_reg_3119(0),
      R => '0'
    );
\m117_reg_3119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_5s_3s_5_1_1_U66_n_2,
      Q => m117_reg_3119(1),
      R => '0'
    );
\m117_reg_3119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_5s_3s_5_1_1_U66_n_1,
      Q => m117_reg_3119(2),
      R => '0'
    );
\m117_reg_3119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_5s_3s_5_1_1_U66_n_0,
      Q => m117_reg_3119(3),
      R => '0'
    );
\m117_reg_3119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_5s_3s_5_1_1_U66_n_4,
      Q => m117_reg_3119(4),
      R => '0'
    );
m123_reg_3248_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_12s_12_1_1_U75_n_0,
      A(28) => mul_12s_12s_12_1_1_U75_n_0,
      A(27) => mul_12s_12s_12_1_1_U75_n_0,
      A(26) => mul_12s_12s_12_1_1_U75_n_0,
      A(25) => mul_12s_12s_12_1_1_U75_n_0,
      A(24) => mul_12s_12s_12_1_1_U75_n_0,
      A(23) => mul_12s_12s_12_1_1_U75_n_0,
      A(22) => mul_12s_12s_12_1_1_U75_n_0,
      A(21) => mul_12s_12s_12_1_1_U75_n_0,
      A(20) => mul_12s_12s_12_1_1_U75_n_0,
      A(19) => mul_12s_12s_12_1_1_U75_n_0,
      A(18) => mul_12s_12s_12_1_1_U75_n_0,
      A(17) => mul_12s_12s_12_1_1_U75_n_0,
      A(16) => mul_12s_12s_12_1_1_U75_n_0,
      A(15) => mul_12s_12s_12_1_1_U75_n_0,
      A(14) => mul_12s_12s_12_1_1_U75_n_0,
      A(13) => mul_12s_12s_12_1_1_U75_n_0,
      A(12) => mul_12s_12s_12_1_1_U75_n_0,
      A(11) => mul_12s_12s_12_1_1_U75_n_0,
      A(10) => mul_12s_12s_12_1_1_U75_n_1,
      A(9) => mul_12s_12s_12_1_1_U75_n_2,
      A(8) => mul_12s_12s_12_1_1_U75_n_3,
      A(7) => mul_12s_12s_12_1_1_U75_n_4,
      A(6) => mul_12s_12s_12_1_1_U75_n_5,
      A(5) => mul_12s_12s_12_1_1_U75_n_6,
      A(4) => mul_12s_12s_12_1_1_U75_n_7,
      A(3) => mul_12s_12s_12_1_1_U75_n_8,
      A(2) => mul_12s_12s_12_1_1_U75_n_9,
      A(1) => mul_12s_12s_12_1_1_U75_n_10,
      A(0) => mul_12s_12s_12_1_1_U75_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m123_reg_3248_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_8s_6s_8_1_1_U67_n_0,
      B(16) => mul_8s_6s_8_1_1_U67_n_0,
      B(15) => mul_8s_6s_8_1_1_U67_n_0,
      B(14) => mul_8s_6s_8_1_1_U67_n_0,
      B(13) => mul_8s_6s_8_1_1_U67_n_0,
      B(12) => mul_8s_6s_8_1_1_U67_n_0,
      B(11) => mul_8s_6s_8_1_1_U67_n_0,
      B(10) => mul_8s_6s_8_1_1_U67_n_0,
      B(9) => mul_8s_6s_8_1_1_U67_n_0,
      B(8) => mul_8s_6s_8_1_1_U67_n_0,
      B(7) => mul_8s_6s_8_1_1_U67_n_0,
      B(6) => mul_8s_6s_8_1_1_U67_n_1,
      B(5) => mul_8s_6s_8_1_1_U67_n_2,
      B(4) => mul_8s_6s_8_1_1_U67_n_3,
      B(3) => mul_8s_6s_8_1_1_U67_n_4,
      B(2) => mul_8s_6s_8_1_1_U67_n_5,
      B(1) => mul_8s_6s_8_1_1_U67_n_6,
      B(0) => mul_8s_6s_8_1_1_U67_n_7,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m123_reg_3248_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m123_reg_3248_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m123_reg_3248_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_11_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state10,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_12_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m123_reg_3248_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m123_reg_3248_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m123_reg_3248_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m123_reg_3248_reg_n_94,
      P(10) => m123_reg_3248_reg_n_95,
      P(9) => m123_reg_3248_reg_n_96,
      P(8) => m123_reg_3248_reg_n_97,
      P(7) => m123_reg_3248_reg_n_98,
      P(6) => m123_reg_3248_reg_n_99,
      P(5) => m123_reg_3248_reg_n_100,
      P(4) => m123_reg_3248_reg_n_101,
      P(3) => m123_reg_3248_reg_n_102,
      P(2) => m123_reg_3248_reg_n_103,
      P(1) => m123_reg_3248_reg_n_104,
      P(0) => m123_reg_3248_reg_n_105,
      PATTERNBDETECT => NLW_m123_reg_3248_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m123_reg_3248_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m123_reg_3248_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m123_reg_3248_reg_UNDERFLOW_UNCONNECTED
    );
\m125_reg_3253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_10,
      Q => m125_reg_3253(0),
      R => '0'
    );
\m125_reg_3253_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_0,
      Q => m125_reg_3253(10),
      R => '0'
    );
\m125_reg_3253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_9,
      Q => m125_reg_3253(1),
      R => '0'
    );
\m125_reg_3253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_8,
      Q => m125_reg_3253(2),
      R => '0'
    );
\m125_reg_3253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_7,
      Q => m125_reg_3253(3),
      R => '0'
    );
\m125_reg_3253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_6,
      Q => m125_reg_3253(4),
      R => '0'
    );
\m125_reg_3253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_5,
      Q => m125_reg_3253(5),
      R => '0'
    );
\m125_reg_3253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_4,
      Q => m125_reg_3253(6),
      R => '0'
    );
\m125_reg_3253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_3,
      Q => m125_reg_3253(7),
      R => '0'
    );
\m125_reg_3253_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_2,
      Q => m125_reg_3253(8),
      R => '0'
    );
\m125_reg_3253_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_11s_11_1_1_U83_n_1,
      Q => m125_reg_3253(9),
      R => '0'
    );
m126_reg_3308_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_6s_16_1_1_U81_n_0,
      A(28) => mul_12s_6s_16_1_1_U81_n_0,
      A(27) => mul_12s_6s_16_1_1_U81_n_0,
      A(26) => mul_12s_6s_16_1_1_U81_n_0,
      A(25) => mul_12s_6s_16_1_1_U81_n_0,
      A(24) => mul_12s_6s_16_1_1_U81_n_0,
      A(23) => mul_12s_6s_16_1_1_U81_n_0,
      A(22) => mul_12s_6s_16_1_1_U81_n_0,
      A(21) => mul_12s_6s_16_1_1_U81_n_0,
      A(20) => mul_12s_6s_16_1_1_U81_n_0,
      A(19) => mul_12s_6s_16_1_1_U81_n_0,
      A(18) => mul_12s_6s_16_1_1_U81_n_0,
      A(17) => mul_12s_6s_16_1_1_U81_n_0,
      A(16) => mul_12s_6s_16_1_1_U81_n_0,
      A(15) => mul_12s_6s_16_1_1_U81_n_0,
      A(14) => mul_12s_6s_16_1_1_U81_n_0,
      A(13) => mul_12s_6s_16_1_1_U81_n_0,
      A(12) => mul_12s_6s_16_1_1_U81_n_0,
      A(11) => mul_12s_6s_16_1_1_U81_n_1,
      A(10) => mul_12s_6s_16_1_1_U81_n_2,
      A(9) => mul_12s_6s_16_1_1_U81_n_3,
      A(8) => mul_12s_6s_16_1_1_U81_n_4,
      A(7) => mul_12s_6s_16_1_1_U81_n_5,
      A(6) => mul_12s_6s_16_1_1_U81_n_6,
      A(5) => mul_12s_6s_16_1_1_U81_n_7,
      A(4) => mul_12s_6s_16_1_1_U81_n_8,
      A(3) => mul_12s_6s_16_1_1_U81_n_9,
      A(2) => mul_12s_6s_16_1_1_U81_n_10,
      A(1) => mul_12s_6s_16_1_1_U81_n_11,
      A(0) => mul_12s_6s_16_1_1_U81_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m126_reg_3308_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_6s_5s_9_1_1_U74_n_0,
      B(16) => mul_6s_5s_9_1_1_U74_n_0,
      B(15) => mul_6s_5s_9_1_1_U74_n_0,
      B(14) => mul_6s_5s_9_1_1_U74_n_0,
      B(13) => mul_6s_5s_9_1_1_U74_n_0,
      B(12) => mul_6s_5s_9_1_1_U74_n_0,
      B(11) => mul_6s_5s_9_1_1_U74_n_0,
      B(10) => mul_6s_5s_9_1_1_U74_n_0,
      B(9) => mul_6s_5s_9_1_1_U74_n_0,
      B(8) => mul_6s_5s_9_1_1_U74_n_0,
      B(7) => mul_6s_5s_9_1_1_U74_n_1,
      B(6) => mul_6s_5s_9_1_1_U74_n_2,
      B(5) => mul_6s_5s_9_1_1_U74_n_3,
      B(4) => mul_6s_5s_9_1_1_U74_n_4,
      B(3) => mul_6s_5s_9_1_1_U74_n_5,
      B(2) => mul_6s_5s_9_1_1_U74_n_6,
      B(1) => mul_6s_5s_9_1_1_U74_n_7,
      B(0) => mul_6s_5s_9_1_1_U74_n_8,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m126_reg_3308_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m126_reg_3308_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m126_reg_3308_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_12_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_11_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_14_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m126_reg_3308_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m126_reg_3308_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_m126_reg_3308_reg_P_UNCONNECTED(47 downto 13),
      P(12) => m126_reg_3308_reg_n_93,
      P(11) => m126_reg_3308_reg_n_94,
      P(10) => m126_reg_3308_reg_n_95,
      P(9) => m126_reg_3308_reg_n_96,
      P(8) => m126_reg_3308_reg_n_97,
      P(7) => m126_reg_3308_reg_n_98,
      P(6) => m126_reg_3308_reg_n_99,
      P(5) => m126_reg_3308_reg_n_100,
      P(4) => m126_reg_3308_reg_n_101,
      P(3) => m126_reg_3308_reg_n_102,
      P(2) => m126_reg_3308_reg_n_103,
      P(1) => m126_reg_3308_reg_n_104,
      P(0) => m126_reg_3308_reg_n_105,
      PATTERNBDETECT => NLW_m126_reg_3308_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m126_reg_3308_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m126_reg_3308_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m126_reg_3308_reg_UNDERFLOW_UNCONNECTED
    );
m128_reg_3218_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_12s_12_1_1_U71_n_0,
      A(28) => mul_12s_12s_12_1_1_U71_n_0,
      A(27) => mul_12s_12s_12_1_1_U71_n_0,
      A(26) => mul_12s_12s_12_1_1_U71_n_0,
      A(25) => mul_12s_12s_12_1_1_U71_n_0,
      A(24) => mul_12s_12s_12_1_1_U71_n_0,
      A(23) => mul_12s_12s_12_1_1_U71_n_0,
      A(22) => mul_12s_12s_12_1_1_U71_n_0,
      A(21) => mul_12s_12s_12_1_1_U71_n_0,
      A(20) => mul_12s_12s_12_1_1_U71_n_0,
      A(19) => mul_12s_12s_12_1_1_U71_n_0,
      A(18) => mul_12s_12s_12_1_1_U71_n_0,
      A(17) => mul_12s_12s_12_1_1_U71_n_0,
      A(16) => mul_12s_12s_12_1_1_U71_n_0,
      A(15) => mul_12s_12s_12_1_1_U71_n_0,
      A(14) => mul_12s_12s_12_1_1_U71_n_0,
      A(13) => mul_12s_12s_12_1_1_U71_n_0,
      A(12) => mul_12s_12s_12_1_1_U71_n_0,
      A(11) => mul_12s_12s_12_1_1_U71_n_0,
      A(10) => mul_12s_12s_12_1_1_U71_n_1,
      A(9) => mul_12s_12s_12_1_1_U71_n_2,
      A(8) => mul_12s_12s_12_1_1_U71_n_3,
      A(7) => mul_12s_12s_12_1_1_U71_n_4,
      A(6) => mul_12s_12s_12_1_1_U71_n_5,
      A(5) => mul_12s_12s_12_1_1_U71_n_6,
      A(4) => mul_12s_12s_12_1_1_U71_n_7,
      A(3) => mul_12s_12s_12_1_1_U71_n_8,
      A(2) => mul_12s_12s_12_1_1_U71_n_9,
      A(1) => mul_12s_12s_12_1_1_U71_n_10,
      A(0) => mul_12s_12s_12_1_1_U71_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m128_reg_3218_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m128_reg_3218_reg_i_1_n_0,
      B(16) => m128_reg_3218_reg_i_1_n_0,
      B(15) => m128_reg_3218_reg_i_1_n_0,
      B(14) => m128_reg_3218_reg_i_1_n_0,
      B(13) => m128_reg_3218_reg_i_1_n_0,
      B(12) => m128_reg_3218_reg_i_1_n_0,
      B(11) => m128_reg_3218_reg_i_1_n_0,
      B(10) => m128_reg_3218_reg_i_1_n_0,
      B(9) => m128_reg_3218_reg_i_1_n_0,
      B(8) => m128_reg_3218_reg_i_1_n_0,
      B(7) => m128_reg_3218_reg_i_1_n_0,
      B(6) => m128_reg_3218_reg_i_1_n_0,
      B(5) => m128_reg_3218_reg_i_1_n_0,
      B(4) => m128_reg_3218_reg_i_2_n_0,
      B(3) => m128_reg_3218_reg_i_3_n_0,
      B(2) => m128_reg_3218_reg_i_4_n_0,
      B(1) => m128_reg_3218_reg_i_5_n_0,
      B(0) => m128_reg_3218_reg_i_6_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m128_reg_3218_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m128_reg_3218_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m128_reg_3218_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_9_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_6_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_11_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m128_reg_3218_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m128_reg_3218_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m128_reg_3218_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m128_reg_3218_reg_n_94,
      P(10) => m128_reg_3218_reg_n_95,
      P(9) => m128_reg_3218_reg_n_96,
      P(8) => m128_reg_3218_reg_n_97,
      P(7) => m128_reg_3218_reg_n_98,
      P(6) => m128_reg_3218_reg_n_99,
      P(5) => m128_reg_3218_reg_n_100,
      P(4) => m128_reg_3218_reg_n_101,
      P(3) => m128_reg_3218_reg_n_102,
      P(2) => m128_reg_3218_reg_n_103,
      P(1) => m128_reg_3218_reg_n_104,
      P(0) => m128_reg_3218_reg_n_105,
      PATTERNBDETECT => NLW_m128_reg_3218_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m128_reg_3218_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m128_reg_3218_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m128_reg_3218_reg_UNDERFLOW_UNCONNECTED
    );
m128_reg_3218_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => m128_reg_3218_reg_i_7_n_0,
      I1 => m89_reg_2952(2),
      I2 => m89_reg_2952(0),
      I3 => m89_reg_2952(1),
      I4 => m85_reg_2904(3),
      O => m128_reg_3218_reg_i_1_n_0
    );
m128_reg_3218_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5FFAA006A00AA00"
    )
        port map (
      I0 => m85_reg_2904(3),
      I1 => m85_reg_2904(0),
      I2 => m85_reg_2904(1),
      I3 => m89_reg_2952(0),
      I4 => m89_reg_2952(1),
      I5 => m85_reg_2904(2),
      O => m128_reg_3218_reg_i_10_n_0
    );
m128_reg_3218_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447777847B88778"
    )
        port map (
      I0 => m85_reg_2904(3),
      I1 => m89_reg_2952(0),
      I2 => m85_reg_2904(0),
      I3 => m85_reg_2904(1),
      I4 => m85_reg_2904(2),
      I5 => m89_reg_2952(1),
      O => m128_reg_3218_reg_i_11_n_0
    );
m128_reg_3218_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => m128_reg_3218_reg_i_8_n_0,
      I1 => m128_reg_3218_reg_i_9_n_0,
      O => m128_reg_3218_reg_i_2_n_0,
      S => m89_reg_2952(2)
    );
m128_reg_3218_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => m128_reg_3218_reg_i_10_n_0,
      I1 => m128_reg_3218_reg_i_11_n_0,
      O => m128_reg_3218_reg_i_3_n_0,
      S => m89_reg_2952(2)
    );
m128_reg_3218_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => m89_reg_2952(2),
      I1 => m85_reg_2904(0),
      I2 => m85_reg_2904(2),
      I3 => m89_reg_2952(0),
      I4 => m89_reg_2952(1),
      I5 => m85_reg_2904(1),
      O => m128_reg_3218_reg_i_4_n_0
    );
m128_reg_3218_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m85_reg_2904(1),
      I1 => m89_reg_2952(0),
      I2 => m89_reg_2952(1),
      I3 => m85_reg_2904(0),
      O => m128_reg_3218_reg_i_5_n_0
    );
m128_reg_3218_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m85_reg_2904(0),
      I1 => m89_reg_2952(0),
      O => m128_reg_3218_reg_i_6_n_0
    );
m128_reg_3218_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F10"
    )
        port map (
      I0 => m89_reg_2952(1),
      I1 => m89_reg_2952(0),
      I2 => m85_reg_2904(3),
      I3 => m85_reg_2904(1),
      I4 => m85_reg_2904(2),
      I5 => m85_reg_2904(0),
      O => m128_reg_3218_reg_i_7_n_0
    );
m128_reg_3218_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC80CCCC00CC00"
    )
        port map (
      I0 => m85_reg_2904(0),
      I1 => m85_reg_2904(3),
      I2 => m85_reg_2904(1),
      I3 => m89_reg_2952(1),
      I4 => m85_reg_2904(2),
      I5 => m89_reg_2952(0),
      O => m128_reg_3218_reg_i_8_n_0
    );
m128_reg_3218_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55005547557F52F8"
    )
        port map (
      I0 => m85_reg_2904(3),
      I1 => m89_reg_2952(0),
      I2 => m85_reg_2904(0),
      I3 => m89_reg_2952(1),
      I4 => m85_reg_2904(1),
      I5 => m85_reg_2904(2),
      O => m128_reg_3218_reg_i_9_n_0
    );
m129_reg_3161_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_6s_12_1_1_U62_n_6,
      A(28) => mul_12s_6s_12_1_1_U62_n_6,
      A(27) => mul_12s_6s_12_1_1_U62_n_6,
      A(26) => mul_12s_6s_12_1_1_U62_n_6,
      A(25) => mul_12s_6s_12_1_1_U62_n_6,
      A(24) => mul_12s_6s_12_1_1_U62_n_6,
      A(23) => mul_12s_6s_12_1_1_U62_n_6,
      A(22) => mul_12s_6s_12_1_1_U62_n_6,
      A(21) => mul_12s_6s_12_1_1_U62_n_6,
      A(20) => mul_12s_6s_12_1_1_U62_n_6,
      A(19) => mul_12s_6s_12_1_1_U62_n_6,
      A(18) => mul_12s_6s_12_1_1_U62_n_6,
      A(17) => mul_12s_6s_12_1_1_U62_n_6,
      A(16) => mul_12s_6s_12_1_1_U62_n_6,
      A(15) => mul_12s_6s_12_1_1_U62_n_6,
      A(14) => mul_12s_6s_12_1_1_U62_n_6,
      A(13) => mul_12s_6s_12_1_1_U62_n_6,
      A(12) => mul_12s_6s_12_1_1_U62_n_6,
      A(11) => mul_12s_6s_12_1_1_U62_n_6,
      A(10) => mul_12s_6s_12_1_1_U62_n_6,
      A(9) => mul_12s_6s_12_1_1_U62_n_6,
      A(8) => mul_12s_6s_12_1_1_U62_n_6,
      A(7) => mul_12s_6s_12_1_1_U62_n_6,
      A(6) => mul_12s_6s_12_1_1_U62_n_6,
      A(5) => mul_12s_6s_12_1_1_U62_n_6,
      A(4) => mul_12s_6s_12_1_1_U62_n_7,
      A(3) => mul_12s_6s_12_1_1_U62_n_8,
      A(2) => mul_12s_6s_12_1_1_U62_n_9,
      A(1) => mul_12s_6s_12_1_1_U62_n_10,
      A(0) => mul_12s_6s_12_1_1_U62_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m129_reg_3161_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_6s_5s_6_1_1_U63_n_0,
      B(16) => mul_6s_5s_6_1_1_U63_n_0,
      B(15) => mul_6s_5s_6_1_1_U63_n_0,
      B(14) => mul_6s_5s_6_1_1_U63_n_0,
      B(13) => mul_6s_5s_6_1_1_U63_n_0,
      B(12) => mul_6s_5s_6_1_1_U63_n_0,
      B(11) => mul_6s_5s_6_1_1_U63_n_0,
      B(10) => mul_6s_5s_6_1_1_U63_n_0,
      B(9) => mul_6s_5s_6_1_1_U63_n_0,
      B(8) => mul_6s_5s_6_1_1_U63_n_0,
      B(7) => mul_6s_5s_6_1_1_U63_n_0,
      B(6) => mul_6s_5s_6_1_1_U63_n_0,
      B(5) => mul_6s_5s_6_1_1_U63_n_0,
      B(4) => mul_6s_5s_6_1_1_U63_n_1,
      B(3) => mul_6s_5s_6_1_1_U63_n_2,
      B(2) => mul_6s_5s_6_1_1_U63_n_3,
      B(1) => mul_6s_5s_6_1_1_U63_n_4,
      B(0) => mul_6s_5s_6_1_1_U63_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m129_reg_3161_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m129_reg_3161_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m129_reg_3161_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state10,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state10,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_9_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m129_reg_3161_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m129_reg_3161_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 6) => NLW_m129_reg_3161_reg_P_UNCONNECTED(47 downto 6),
      P(5) => m129_reg_3161_reg_n_100,
      P(4) => m129_reg_3161_reg_n_101,
      P(3) => m129_reg_3161_reg_n_102,
      P(2) => m129_reg_3161_reg_n_103,
      P(1) => m129_reg_3161_reg_n_104,
      P(0) => m129_reg_3161_reg_n_105,
      PATTERNBDETECT => NLW_m129_reg_3161_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m129_reg_3161_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m129_reg_3161_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m129_reg_3161_reg_UNDERFLOW_UNCONNECTED
    );
\m131_reg_3223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_7,
      Q => m131_reg_3223(10),
      R => '0'
    );
\m131_reg_3223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_6,
      Q => m131_reg_3223(3),
      R => '0'
    );
\m131_reg_3223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_5,
      Q => m131_reg_3223(4),
      R => '0'
    );
\m131_reg_3223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_4,
      Q => m131_reg_3223(5),
      R => '0'
    );
\m131_reg_3223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_3,
      Q => m131_reg_3223(6),
      R => '0'
    );
\m131_reg_3223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_10,
      Q => m131_reg_3223(7),
      R => '0'
    );
\m131_reg_3223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_9,
      Q => m131_reg_3223(8),
      R => '0'
    );
\m131_reg_3223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_8,
      Q => m131_reg_3223(9),
      R => '0'
    );
m133_reg_3263_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m111_reg_3106_reg_n_94,
      A(28) => m111_reg_3106_reg_n_94,
      A(27) => m111_reg_3106_reg_n_94,
      A(26) => m111_reg_3106_reg_n_94,
      A(25) => m111_reg_3106_reg_n_94,
      A(24) => m111_reg_3106_reg_n_94,
      A(23) => m111_reg_3106_reg_n_94,
      A(22) => m111_reg_3106_reg_n_94,
      A(21) => m111_reg_3106_reg_n_94,
      A(20) => m111_reg_3106_reg_n_94,
      A(19) => m111_reg_3106_reg_n_94,
      A(18) => m111_reg_3106_reg_n_94,
      A(17) => m111_reg_3106_reg_n_94,
      A(16) => m111_reg_3106_reg_n_94,
      A(15) => m111_reg_3106_reg_n_94,
      A(14) => m111_reg_3106_reg_n_94,
      A(13) => m111_reg_3106_reg_n_94,
      A(12) => m111_reg_3106_reg_n_94,
      A(11) => m111_reg_3106_reg_n_94,
      A(10) => m111_reg_3106_reg_n_95,
      A(9) => m111_reg_3106_reg_n_96,
      A(8) => m111_reg_3106_reg_n_97,
      A(7) => m111_reg_3106_reg_n_98,
      A(6) => m111_reg_3106_reg_n_99,
      A(5) => m111_reg_3106_reg_n_100,
      A(4) => m111_reg_3106_reg_n_101,
      A(3) => m111_reg_3106_reg_n_102,
      A(2) => m111_reg_3106_reg_n_103,
      A(1) => m111_reg_3106_reg_n_104,
      A(0) => m111_reg_3106_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m133_reg_3263_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_6s_6s_6_1_1_U77_n_0,
      B(16) => mul_6s_6s_6_1_1_U77_n_0,
      B(15) => mul_6s_6s_6_1_1_U77_n_0,
      B(14) => mul_6s_6s_6_1_1_U77_n_0,
      B(13) => mul_6s_6s_6_1_1_U77_n_0,
      B(12) => mul_6s_6s_6_1_1_U77_n_0,
      B(11) => mul_6s_6s_6_1_1_U77_n_0,
      B(10) => mul_6s_6s_6_1_1_U77_n_0,
      B(9) => mul_6s_6s_6_1_1_U77_n_0,
      B(8) => mul_6s_6s_6_1_1_U77_n_0,
      B(7) => mul_6s_6s_6_1_1_U77_n_0,
      B(6) => mul_6s_6s_6_1_1_U77_n_0,
      B(5) => mul_6s_6s_6_1_1_U77_n_0,
      B(4) => mul_6s_6s_6_1_1_U77_n_1,
      B(3) => mul_6s_6s_6_1_1_U77_n_2,
      B(2) => mul_6s_6s_6_1_1_U77_n_3,
      B(1) => mul_6s_6s_6_1_1_U77_n_4,
      B(0) => mul_6s_6s_6_1_1_U77_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m133_reg_3263_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m133_reg_3263_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m133_reg_3263_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_11_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_12_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m133_reg_3263_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m133_reg_3263_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m133_reg_3263_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m133_reg_3263_reg_n_94,
      P(10) => m133_reg_3263_reg_n_95,
      P(9) => m133_reg_3263_reg_n_96,
      P(8) => m133_reg_3263_reg_n_97,
      P(7) => m133_reg_3263_reg_n_98,
      P(6) => m133_reg_3263_reg_n_99,
      P(5) => m133_reg_3263_reg_n_100,
      P(4) => m133_reg_3263_reg_n_101,
      P(3) => m133_reg_3263_reg_n_102,
      P(2) => m133_reg_3263_reg_n_103,
      P(1) => m133_reg_3263_reg_n_104,
      P(0) => m133_reg_3263_reg_n_105,
      PATTERNBDETECT => NLW_m133_reg_3263_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m133_reg_3263_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m133_reg_3263_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m133_reg_3263_reg_UNDERFLOW_UNCONNECTED
    );
m134_fu_1618_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m111_reg_3106_reg_n_94,
      A(28) => m111_reg_3106_reg_n_94,
      A(27) => m111_reg_3106_reg_n_94,
      A(26) => m111_reg_3106_reg_n_94,
      A(25) => m111_reg_3106_reg_n_94,
      A(24) => m111_reg_3106_reg_n_94,
      A(23) => m111_reg_3106_reg_n_94,
      A(22) => m111_reg_3106_reg_n_94,
      A(21) => m111_reg_3106_reg_n_94,
      A(20) => m111_reg_3106_reg_n_94,
      A(19) => m111_reg_3106_reg_n_94,
      A(18) => m111_reg_3106_reg_n_94,
      A(17) => m111_reg_3106_reg_n_94,
      A(16) => m111_reg_3106_reg_n_94,
      A(15) => m111_reg_3106_reg_n_94,
      A(14) => m111_reg_3106_reg_n_94,
      A(13) => m111_reg_3106_reg_n_94,
      A(12) => m111_reg_3106_reg_n_94,
      A(11) => m111_reg_3106_reg_n_94,
      A(10) => m111_reg_3106_reg_n_95,
      A(9) => m111_reg_3106_reg_n_96,
      A(8) => m111_reg_3106_reg_n_97,
      A(7) => m111_reg_3106_reg_n_98,
      A(6) => m111_reg_3106_reg_n_99,
      A(5) => m111_reg_3106_reg_n_100,
      A(4) => m111_reg_3106_reg_n_101,
      A(3) => m111_reg_3106_reg_n_102,
      A(2) => m111_reg_3106_reg_n_103,
      A(1) => m111_reg_3106_reg_n_104,
      A(0) => m111_reg_3106_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m134_fu_1618_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_6s_6s_6_1_1_U77_n_0,
      B(16) => mul_6s_6s_6_1_1_U77_n_0,
      B(15) => mul_6s_6s_6_1_1_U77_n_0,
      B(14) => mul_6s_6s_6_1_1_U77_n_0,
      B(13) => mul_6s_6s_6_1_1_U77_n_0,
      B(12) => mul_6s_6s_6_1_1_U77_n_0,
      B(11) => mul_6s_6s_6_1_1_U77_n_0,
      B(10) => mul_6s_6s_6_1_1_U77_n_0,
      B(9) => mul_6s_6s_6_1_1_U77_n_0,
      B(8) => mul_6s_6s_6_1_1_U77_n_0,
      B(7) => mul_6s_6s_6_1_1_U77_n_0,
      B(6) => mul_6s_6s_6_1_1_U77_n_0,
      B(5) => mul_6s_6s_6_1_1_U77_n_0,
      B(4) => mul_6s_6s_6_1_1_U77_n_1,
      B(3) => mul_6s_6s_6_1_1_U77_n_2,
      B(2) => mul_6s_6s_6_1_1_U77_n_3,
      B(1) => mul_6s_6s_6_1_1_U77_n_4,
      B(0) => mul_6s_6s_6_1_1_U77_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m134_fu_1618_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => m129_reg_3161_reg_n_100,
      C(46) => m129_reg_3161_reg_n_100,
      C(45) => m129_reg_3161_reg_n_100,
      C(44) => m129_reg_3161_reg_n_100,
      C(43) => m129_reg_3161_reg_n_100,
      C(42) => m129_reg_3161_reg_n_100,
      C(41) => m129_reg_3161_reg_n_100,
      C(40) => m129_reg_3161_reg_n_100,
      C(39) => m129_reg_3161_reg_n_100,
      C(38) => m129_reg_3161_reg_n_100,
      C(37) => m129_reg_3161_reg_n_100,
      C(36) => m129_reg_3161_reg_n_100,
      C(35) => m129_reg_3161_reg_n_100,
      C(34) => m129_reg_3161_reg_n_100,
      C(33) => m129_reg_3161_reg_n_100,
      C(32) => m129_reg_3161_reg_n_100,
      C(31) => m129_reg_3161_reg_n_100,
      C(30) => m129_reg_3161_reg_n_100,
      C(29) => m129_reg_3161_reg_n_100,
      C(28) => m129_reg_3161_reg_n_100,
      C(27) => m129_reg_3161_reg_n_100,
      C(26) => m129_reg_3161_reg_n_100,
      C(25) => m129_reg_3161_reg_n_100,
      C(24) => m129_reg_3161_reg_n_100,
      C(23) => m129_reg_3161_reg_n_100,
      C(22) => m129_reg_3161_reg_n_100,
      C(21) => m129_reg_3161_reg_n_100,
      C(20) => m129_reg_3161_reg_n_100,
      C(19) => m129_reg_3161_reg_n_100,
      C(18) => m129_reg_3161_reg_n_100,
      C(17) => m129_reg_3161_reg_n_100,
      C(16) => m129_reg_3161_reg_n_100,
      C(15) => m129_reg_3161_reg_n_100,
      C(14) => m129_reg_3161_reg_n_100,
      C(13) => m129_reg_3161_reg_n_100,
      C(12) => m129_reg_3161_reg_n_100,
      C(11) => m129_reg_3161_reg_n_100,
      C(10) => m129_reg_3161_reg_n_100,
      C(9) => m129_reg_3161_reg_n_100,
      C(8) => m129_reg_3161_reg_n_100,
      C(7) => m129_reg_3161_reg_n_100,
      C(6) => m129_reg_3161_reg_n_100,
      C(5) => m129_reg_3161_reg_n_100,
      C(4) => m129_reg_3161_reg_n_101,
      C(3) => m129_reg_3161_reg_n_102,
      C(2) => m129_reg_3161_reg_n_103,
      C(1) => m129_reg_3161_reg_n_104,
      C(0) => m129_reg_3161_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m134_fu_1618_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m134_fu_1618_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_11_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m134_fu_1618_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m134_fu_1618_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m134_fu_1618_p2_P_UNCONNECTED(47 downto 12),
      P(11) => m134_fu_1618_p2_n_94,
      P(10) => m134_fu_1618_p2_n_95,
      P(9) => m134_fu_1618_p2_n_96,
      P(8) => m134_fu_1618_p2_n_97,
      P(7) => m134_fu_1618_p2_n_98,
      P(6) => m134_fu_1618_p2_n_99,
      P(5) => m134_fu_1618_p2_n_100,
      P(4) => m134_fu_1618_p2_n_101,
      P(3) => m134_fu_1618_p2_n_102,
      P(2) => m134_fu_1618_p2_n_103,
      P(1) => m134_fu_1618_p2_n_104,
      P(0) => m134_fu_1618_p2_n_105,
      PATTERNBDETECT => NLW_m134_fu_1618_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m134_fu_1618_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m134_fu_1618_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m134_fu_1618_p2_UNDERFLOW_UNCONNECTED
    );
m136_reg_3273_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12s_12s_12_1_1_U71_n_2,
      A(28) => mul_12s_12s_12_1_1_U71_n_2,
      A(27) => mul_12s_12s_12_1_1_U71_n_2,
      A(26) => mul_12s_12s_12_1_1_U71_n_2,
      A(25) => mul_12s_12s_12_1_1_U71_n_2,
      A(24) => mul_12s_12s_12_1_1_U71_n_2,
      A(23) => mul_12s_12s_12_1_1_U71_n_2,
      A(22) => mul_12s_12s_12_1_1_U71_n_2,
      A(21) => mul_12s_12s_12_1_1_U71_n_2,
      A(20) => mul_12s_12s_12_1_1_U71_n_2,
      A(19) => mul_12s_12s_12_1_1_U71_n_2,
      A(18) => mul_12s_12s_12_1_1_U71_n_2,
      A(17) => mul_12s_12s_12_1_1_U71_n_2,
      A(16) => mul_12s_12s_12_1_1_U71_n_2,
      A(15) => mul_12s_12s_12_1_1_U71_n_2,
      A(14) => mul_12s_12s_12_1_1_U71_n_2,
      A(13) => mul_12s_12s_12_1_1_U71_n_2,
      A(12) => mul_12s_12s_12_1_1_U71_n_2,
      A(11) => mul_12s_12s_12_1_1_U71_n_2,
      A(10) => mul_12s_12s_12_1_1_U71_n_2,
      A(9) => mul_12s_12s_12_1_1_U71_n_2,
      A(8) => mul_12s_12s_12_1_1_U71_n_3,
      A(7) => mul_12s_12s_12_1_1_U71_n_4,
      A(6) => mul_12s_12s_12_1_1_U71_n_5,
      A(5) => mul_12s_12s_12_1_1_U71_n_6,
      A(4) => mul_12s_12s_12_1_1_U71_n_7,
      A(3) => mul_12s_12s_12_1_1_U71_n_8,
      A(2) => mul_12s_12s_12_1_1_U71_n_9,
      A(1) => mul_12s_12s_12_1_1_U71_n_10,
      A(0) => mul_12s_12s_12_1_1_U71_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m136_reg_3273_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_9s_9s_9_1_1_U76_n_0,
      B(16) => mul_9s_9s_9_1_1_U76_n_0,
      B(15) => mul_9s_9s_9_1_1_U76_n_0,
      B(14) => mul_9s_9s_9_1_1_U76_n_0,
      B(13) => mul_9s_9s_9_1_1_U76_n_0,
      B(12) => mul_9s_9s_9_1_1_U76_n_0,
      B(11) => mul_9s_9s_9_1_1_U76_n_0,
      B(10) => mul_9s_9s_9_1_1_U76_n_0,
      B(9) => mul_9s_9s_9_1_1_U76_n_0,
      B(8) => mul_9s_9s_9_1_1_U76_n_0,
      B(7) => mul_9s_9s_9_1_1_U76_n_1,
      B(6) => mul_9s_9s_9_1_1_U76_n_2,
      B(5) => mul_9s_9s_9_1_1_U76_n_3,
      B(4) => mul_9s_9s_9_1_1_U76_n_4,
      B(3) => mul_9s_9s_9_1_1_U76_n_5,
      B(2) => mul_9s_9s_9_1_1_U76_n_6,
      B(1) => mul_9s_9s_9_1_1_U76_n_7,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m136_reg_3273_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m136_reg_3273_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m136_reg_3273_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_9_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_11_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_12_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m136_reg_3273_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m136_reg_3273_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_m136_reg_3273_reg_P_UNCONNECTED(47 downto 10),
      P(9) => m136_reg_3273_reg_n_96,
      P(8) => m136_reg_3273_reg_n_97,
      P(7) => m136_reg_3273_reg_n_98,
      P(6) => m136_reg_3273_reg_n_99,
      P(5) => m136_reg_3273_reg_n_100,
      P(4) => m136_reg_3273_reg_n_101,
      P(3) => m136_reg_3273_reg_n_102,
      P(2) => m136_reg_3273_reg_n_103,
      P(1) => m136_reg_3273_reg_n_104,
      P(0) => m136_reg_3273_reg_n_105,
      PATTERNBDETECT => NLW_m136_reg_3273_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m136_reg_3273_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m136_reg_3273_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m136_reg_3273_reg_UNDERFLOW_UNCONNECTED
    );
\m139_reg_3278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_11,
      Q => m139_reg_3278(0),
      R => '0'
    );
\m139_reg_3278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_1,
      Q => m139_reg_3278(10),
      R => '0'
    );
\m139_reg_3278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_0,
      Q => m139_reg_3278(11),
      R => '0'
    );
\m139_reg_3278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_10,
      Q => m139_reg_3278(1),
      R => '0'
    );
\m139_reg_3278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_9,
      Q => m139_reg_3278(2),
      R => '0'
    );
\m139_reg_3278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_8,
      Q => m139_reg_3278(3),
      R => '0'
    );
\m139_reg_3278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_7,
      Q => m139_reg_3278(4),
      R => '0'
    );
\m139_reg_3278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_6,
      Q => m139_reg_3278(5),
      R => '0'
    );
\m139_reg_3278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_5,
      Q => m139_reg_3278(6),
      R => '0'
    );
\m139_reg_3278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_4,
      Q => m139_reg_3278(7),
      R => '0'
    );
\m139_reg_3278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_3,
      Q => m139_reg_3278(8),
      R => '0'
    );
\m139_reg_3278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_11s_5s_12_1_1_U87_n_2,
      Q => m139_reg_3278(9),
      R => '0'
    );
\m149_reg_3359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_6,
      Q => m149_reg_3359(0),
      R => '0'
    );
\m149_reg_3359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_5,
      Q => m149_reg_3359(1),
      R => '0'
    );
\m149_reg_3359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_4,
      Q => m149_reg_3359(2),
      R => '0'
    );
\m149_reg_3359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_3,
      Q => m149_reg_3359(3),
      R => '0'
    );
\m149_reg_3359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_2,
      Q => m149_reg_3359(4),
      R => '0'
    );
\m149_reg_3359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_1,
      Q => m149_reg_3359(5),
      R => '0'
    );
\m149_reg_3359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_7s_7s_7_1_1_U96_n_0,
      Q => m149_reg_3359(6),
      R => '0'
    );
m151_reg_3405_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_13s_12s_13_1_1_U93_n_4,
      A(28) => mul_13s_12s_13_1_1_U93_n_4,
      A(27) => mul_13s_12s_13_1_1_U93_n_4,
      A(26) => mul_13s_12s_13_1_1_U93_n_4,
      A(25) => mul_13s_12s_13_1_1_U93_n_4,
      A(24) => mul_13s_12s_13_1_1_U93_n_4,
      A(23) => mul_13s_12s_13_1_1_U93_n_4,
      A(22) => mul_13s_12s_13_1_1_U93_n_4,
      A(21) => mul_13s_12s_13_1_1_U93_n_4,
      A(20) => mul_13s_12s_13_1_1_U93_n_4,
      A(19) => mul_13s_12s_13_1_1_U93_n_4,
      A(18) => mul_13s_12s_13_1_1_U93_n_4,
      A(17) => mul_13s_12s_13_1_1_U93_n_4,
      A(16) => mul_13s_12s_13_1_1_U93_n_4,
      A(15) => mul_13s_12s_13_1_1_U93_n_4,
      A(14) => mul_13s_12s_13_1_1_U93_n_4,
      A(13) => mul_13s_12s_13_1_1_U93_n_4,
      A(12) => mul_13s_12s_13_1_1_U93_n_4,
      A(11) => mul_13s_12s_13_1_1_U93_n_4,
      A(10) => mul_13s_12s_13_1_1_U93_n_4,
      A(9) => mul_13s_12s_13_1_1_U93_n_4,
      A(8) => mul_13s_12s_13_1_1_U93_n_4,
      A(7) => mul_13s_12s_13_1_1_U93_n_5,
      A(6) => mul_13s_12s_13_1_1_U93_n_6,
      A(5) => mul_13s_12s_13_1_1_U93_n_7,
      A(4) => mul_13s_12s_13_1_1_U93_n_8,
      A(3) => mul_13s_12s_13_1_1_U93_n_9,
      A(2) => mul_13s_12s_13_1_1_U93_n_10,
      A(1) => mul_13s_12s_13_1_1_U93_n_11,
      A(0) => mul_13s_12s_13_1_1_U93_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m151_reg_3405_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_9s_6s_9_1_1_U94_n_0,
      B(16) => mul_9s_6s_9_1_1_U94_n_0,
      B(15) => mul_9s_6s_9_1_1_U94_n_0,
      B(14) => mul_9s_6s_9_1_1_U94_n_0,
      B(13) => mul_9s_6s_9_1_1_U94_n_0,
      B(12) => mul_9s_6s_9_1_1_U94_n_0,
      B(11) => mul_9s_6s_9_1_1_U94_n_0,
      B(10) => mul_9s_6s_9_1_1_U94_n_0,
      B(9) => mul_9s_6s_9_1_1_U94_n_0,
      B(8) => mul_9s_6s_9_1_1_U94_n_0,
      B(7) => mul_9s_6s_9_1_1_U94_n_1,
      B(6) => mul_9s_6s_9_1_1_U94_n_2,
      B(5) => mul_9s_6s_9_1_1_U94_n_3,
      B(4) => mul_9s_6s_9_1_1_U94_n_4,
      B(3) => mul_9s_6s_9_1_1_U94_n_5,
      B(2) => mul_9s_6s_9_1_1_U94_n_6,
      B(1) => mul_9s_6s_9_1_1_U94_n_7,
      B(0) => mul_9s_6s_9_1_1_U94_n_8,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m151_reg_3405_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m151_reg_3405_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m151_reg_3405_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_13_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_13_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_15_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m151_reg_3405_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m151_reg_3405_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m151_reg_3405_reg_P_UNCONNECTED(47 downto 9),
      P(8) => m151_reg_3405_reg_n_97,
      P(7) => m151_reg_3405_reg_n_98,
      P(6) => m151_reg_3405_reg_n_99,
      P(5) => m151_reg_3405_reg_n_100,
      P(4) => m151_reg_3405_reg_n_101,
      P(3) => m151_reg_3405_reg_n_102,
      P(2) => m151_reg_3405_reg_n_103,
      P(1) => m151_reg_3405_reg_n_104,
      P(0) => m151_reg_3405_reg_n_105,
      PATTERNBDETECT => NLW_m151_reg_3405_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m151_reg_3405_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m151_reg_3405_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m151_reg_3405_reg_UNDERFLOW_UNCONNECTED
    );
\m154_reg_3410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_6s_6s_6_1_1_U101_n_3,
      Q => m154_reg_3410(5),
      R => '0'
    );
\m156_reg_3492[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => sext_ln386_fu_1982_p10,
      I1 => m139_reg_3278(8),
      I2 => m139_reg_3278(9),
      I3 => trunc_ln386_reg_3441(9),
      O => \m156_reg_3492[10]_i_2_n_0\
    );
\m156_reg_3492[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => m139_reg_3278(8),
      I1 => sext_ln386_fu_1982_p10,
      I2 => trunc_ln386_reg_3441(8),
      O => \m156_reg_3492[10]_i_3_n_0\
    );
\m156_reg_3492[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => m139_reg_3278(8),
      I1 => sext_ln386_fu_1982_p10,
      I2 => trunc_ln386_reg_3441(8),
      O => \m156_reg_3492[10]_i_4_n_0\
    );
\m156_reg_3492[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => trunc_ln386_reg_3441(9),
      I1 => m139_reg_3278(9),
      I2 => trunc_ln386_reg_3441(11),
      I3 => m139_reg_3278(11),
      I4 => trunc_ln386_reg_3441(10),
      I5 => m139_reg_3278(10),
      O => \m156_reg_3492[10]_i_5_n_0\
    );
\m156_reg_3492[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF00FF04BB4"
    )
        port map (
      I0 => m139_reg_3278(8),
      I1 => sext_ln386_fu_1982_p10,
      I2 => m139_reg_3278(10),
      I3 => trunc_ln386_reg_3441(10),
      I4 => trunc_ln386_reg_3441(9),
      I5 => m139_reg_3278(9),
      O => \m156_reg_3492[10]_i_6_n_0\
    );
\m156_reg_3492[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => trunc_ln386_reg_3441(8),
      I1 => trunc_ln386_reg_3441(9),
      I2 => m139_reg_3278(9),
      I3 => m139_reg_3278(8),
      I4 => sext_ln386_fu_1982_p10,
      O => \m156_reg_3492[10]_i_7_n_0\
    );
\m156_reg_3492[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => trunc_ln386_reg_3441(8),
      I1 => sext_ln386_fu_1982_p10,
      I2 => m139_reg_3278(8),
      I3 => m139_reg_3278(7),
      I4 => \mul_ln380_reg_3365_reg_n_0_[6]\,
      I5 => trunc_ln386_reg_3441(7),
      O => \m156_reg_3492[10]_i_8_n_0\
    );
\m156_reg_3492[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln386_reg_3441(6),
      I1 => \mul_ln380_reg_3365_reg_n_0_[5]\,
      I2 => m139_reg_3278(6),
      O => \m156_reg_3492[7]_i_2_n_0\
    );
\m156_reg_3492[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln386_reg_3441(5),
      I1 => \mul_ln380_reg_3365_reg_n_0_[4]\,
      I2 => m139_reg_3278(5),
      O => \m156_reg_3492[7]_i_3_n_0\
    );
\m156_reg_3492[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln386_reg_3441(4),
      I1 => \mul_ln380_reg_3365_reg_n_0_[3]\,
      I2 => m139_reg_3278(4),
      O => \m156_reg_3492[7]_i_4_n_0\
    );
\m156_reg_3492[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln386_reg_3441(3),
      I1 => \mul_ln380_reg_3365_reg_n_0_[2]\,
      I2 => m139_reg_3278(3),
      O => \m156_reg_3492[7]_i_5_n_0\
    );
\m156_reg_3492[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => m139_reg_3278(6),
      I1 => \mul_ln380_reg_3365_reg_n_0_[5]\,
      I2 => trunc_ln386_reg_3441(6),
      I3 => trunc_ln386_reg_3441(7),
      I4 => m139_reg_3278(7),
      I5 => \mul_ln380_reg_3365_reg_n_0_[6]\,
      O => \m156_reg_3492[7]_i_6_n_0\
    );
\m156_reg_3492[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => m139_reg_3278(5),
      I1 => \mul_ln380_reg_3365_reg_n_0_[4]\,
      I2 => trunc_ln386_reg_3441(5),
      I3 => trunc_ln386_reg_3441(6),
      I4 => m139_reg_3278(6),
      I5 => \mul_ln380_reg_3365_reg_n_0_[5]\,
      O => \m156_reg_3492[7]_i_7_n_0\
    );
\m156_reg_3492[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => m139_reg_3278(4),
      I1 => \mul_ln380_reg_3365_reg_n_0_[3]\,
      I2 => trunc_ln386_reg_3441(4),
      I3 => trunc_ln386_reg_3441(5),
      I4 => m139_reg_3278(5),
      I5 => \mul_ln380_reg_3365_reg_n_0_[4]\,
      O => \m156_reg_3492[7]_i_8_n_0\
    );
\m156_reg_3492[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => m139_reg_3278(3),
      I1 => \mul_ln380_reg_3365_reg_n_0_[2]\,
      I2 => trunc_ln386_reg_3441(3),
      I3 => trunc_ln386_reg_3441(4),
      I4 => m139_reg_3278(4),
      I5 => \mul_ln380_reg_3365_reg_n_0_[3]\,
      O => \m156_reg_3492[7]_i_9_n_0\
    );
\m156_reg_3492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m169_fu_2137_p2_i_1_n_7,
      Q => m156_reg_3492(0),
      R => '0'
    );
\m156_reg_3492_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[10]_i_1_n_5\,
      Q => m156_reg_3492(10),
      R => '0'
    );
\m156_reg_3492_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m156_reg_3492_reg[7]_i_1_n_0\,
      CO(3) => \NLW_m156_reg_3492_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m156_reg_3492_reg[10]_i_1_n_1\,
      CO(1) => \m156_reg_3492_reg[10]_i_1_n_2\,
      CO(0) => \m156_reg_3492_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m156_reg_3492[10]_i_2_n_0\,
      DI(1) => \m156_reg_3492[10]_i_3_n_0\,
      DI(0) => \m156_reg_3492[10]_i_4_n_0\,
      O(3) => \m156_reg_3492_reg[10]_i_1_n_4\,
      O(2) => \m156_reg_3492_reg[10]_i_1_n_5\,
      O(1) => \m156_reg_3492_reg[10]_i_1_n_6\,
      O(0) => \m156_reg_3492_reg[10]_i_1_n_7\,
      S(3) => \m156_reg_3492[10]_i_5_n_0\,
      S(2) => \m156_reg_3492[10]_i_6_n_0\,
      S(1) => \m156_reg_3492[10]_i_7_n_0\,
      S(0) => \m156_reg_3492[10]_i_8_n_0\
    );
\m156_reg_3492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m169_fu_2137_p2_i_1_n_6,
      Q => m156_reg_3492(1),
      R => '0'
    );
\m156_reg_3492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m169_fu_2137_p2_i_1_n_5,
      Q => m156_reg_3492(2),
      R => '0'
    );
\m156_reg_3492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m169_fu_2137_p2_i_1_n_4,
      Q => m156_reg_3492(3),
      R => '0'
    );
\m156_reg_3492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[7]_i_1_n_7\,
      Q => m156_reg_3492(4),
      R => '0'
    );
\m156_reg_3492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[7]_i_1_n_6\,
      Q => m156_reg_3492(5),
      R => '0'
    );
\m156_reg_3492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[7]_i_1_n_5\,
      Q => m156_reg_3492(6),
      R => '0'
    );
\m156_reg_3492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[7]_i_1_n_4\,
      Q => m156_reg_3492(7),
      R => '0'
    );
\m156_reg_3492_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => m169_fu_2137_p2_i_1_n_0,
      CO(3) => \m156_reg_3492_reg[7]_i_1_n_0\,
      CO(2) => \m156_reg_3492_reg[7]_i_1_n_1\,
      CO(1) => \m156_reg_3492_reg[7]_i_1_n_2\,
      CO(0) => \m156_reg_3492_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \m156_reg_3492[7]_i_2_n_0\,
      DI(2) => \m156_reg_3492[7]_i_3_n_0\,
      DI(1) => \m156_reg_3492[7]_i_4_n_0\,
      DI(0) => \m156_reg_3492[7]_i_5_n_0\,
      O(3) => \m156_reg_3492_reg[7]_i_1_n_4\,
      O(2) => \m156_reg_3492_reg[7]_i_1_n_5\,
      O(1) => \m156_reg_3492_reg[7]_i_1_n_6\,
      O(0) => \m156_reg_3492_reg[7]_i_1_n_7\,
      S(3) => \m156_reg_3492[7]_i_6_n_0\,
      S(2) => \m156_reg_3492[7]_i_7_n_0\,
      S(1) => \m156_reg_3492[7]_i_8_n_0\,
      S(0) => \m156_reg_3492[7]_i_9_n_0\
    );
\m156_reg_3492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[10]_i_1_n_7\,
      Q => m156_reg_3492(8),
      R => '0'
    );
\m156_reg_3492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => \m156_reg_3492_reg[10]_i_1_n_6\,
      Q => m156_reg_3492(9),
      R => '0'
    );
\m157_reg_3446[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln387_reg_3380(0),
      I1 => trunc_ln389_reg_3415(2),
      O => \m157_reg_3446[2]_i_1_n_0\
    );
\m157_reg_3446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \m157_reg_3446[2]_i_1_n_0\,
      Q => m157_reg_3446(2),
      R => '0'
    );
\m157_reg_3446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_8s_6s_8_1_1_U106_n_4,
      Q => m157_reg_3446(3),
      R => '0'
    );
\m157_reg_3446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_8s_6s_8_1_1_U106_n_3,
      Q => m157_reg_3446(4),
      R => '0'
    );
\m157_reg_3446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_8s_6s_8_1_1_U106_n_2,
      Q => m157_reg_3446(5),
      R => '0'
    );
\m157_reg_3446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_8s_6s_8_1_1_U106_n_1,
      Q => m157_reg_3446(6),
      R => '0'
    );
\m157_reg_3446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_8s_6s_8_1_1_U106_n_0,
      Q => m157_reg_3446(7),
      R => '0'
    );
\m159_reg_3420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_5s_5s_5_1_1_U102_n_2,
      Q => m159_reg_3420(2),
      R => '0'
    );
\m159_reg_3420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_5s_5s_5_1_1_U102_n_1,
      Q => m159_reg_3420(3),
      R => '0'
    );
\m159_reg_3420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_5s_5s_5_1_1_U102_n_0,
      Q => m159_reg_3420(4),
      R => '0'
    );
\m160_reg_3385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_9,
      Q => m160_reg_3385(1),
      R => '0'
    );
\m160_reg_3385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_9,
      Q => m160_reg_3385(2),
      R => '0'
    );
\m160_reg_3385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_8,
      Q => m160_reg_3385(3),
      R => '0'
    );
m166_fu_2000_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m126_reg_3308_reg_n_93,
      A(28) => m126_reg_3308_reg_n_93,
      A(27) => m126_reg_3308_reg_n_93,
      A(26) => m126_reg_3308_reg_n_93,
      A(25) => m126_reg_3308_reg_n_93,
      A(24) => m126_reg_3308_reg_n_93,
      A(23) => m126_reg_3308_reg_n_93,
      A(22) => m126_reg_3308_reg_n_93,
      A(21) => m126_reg_3308_reg_n_93,
      A(20) => m126_reg_3308_reg_n_93,
      A(19) => m126_reg_3308_reg_n_93,
      A(18) => m126_reg_3308_reg_n_93,
      A(17) => m126_reg_3308_reg_n_93,
      A(16) => m126_reg_3308_reg_n_93,
      A(15) => m126_reg_3308_reg_n_93,
      A(14) => m126_reg_3308_reg_n_93,
      A(13) => m126_reg_3308_reg_n_93,
      A(12) => m126_reg_3308_reg_n_93,
      A(11) => m126_reg_3308_reg_n_94,
      A(10) => m126_reg_3308_reg_n_95,
      A(9) => m126_reg_3308_reg_n_96,
      A(8) => m126_reg_3308_reg_n_97,
      A(7) => m126_reg_3308_reg_n_98,
      A(6) => m126_reg_3308_reg_n_99,
      A(5) => m126_reg_3308_reg_n_100,
      A(4) => m126_reg_3308_reg_n_101,
      A(3) => m126_reg_3308_reg_n_102,
      A(2) => m126_reg_3308_reg_n_103,
      A(1) => m126_reg_3308_reg_n_104,
      A(0) => m126_reg_3308_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m166_fu_2000_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m134_fu_1618_p2_n_94,
      B(16) => m134_fu_1618_p2_n_94,
      B(15) => m134_fu_1618_p2_n_94,
      B(14) => m134_fu_1618_p2_n_94,
      B(13) => m134_fu_1618_p2_n_94,
      B(12) => m134_fu_1618_p2_n_94,
      B(11) => m134_fu_1618_p2_n_94,
      B(10) => m134_fu_1618_p2_n_95,
      B(9) => m134_fu_1618_p2_n_96,
      B(8) => m134_fu_1618_p2_n_97,
      B(7) => m134_fu_1618_p2_n_98,
      B(6) => m134_fu_1618_p2_n_99,
      B(5) => m134_fu_1618_p2_n_100,
      B(4) => m134_fu_1618_p2_n_101,
      B(3) => m134_fu_1618_p2_n_102,
      B(2) => m134_fu_1618_p2_n_103,
      B(1) => m134_fu_1618_p2_n_104,
      B(0) => m134_fu_1618_p2_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m166_fu_2000_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 12) => B"000000000000000000000000000000000000",
      C(11) => mul_11s_6s_13_1_1_U108_n_0,
      C(10) => mul_11s_6s_13_1_1_U108_n_1,
      C(9) => mul_11s_6s_13_1_1_U108_n_2,
      C(8) => mul_11s_6s_13_1_1_U108_n_3,
      C(7) => mul_11s_6s_13_1_1_U108_n_4,
      C(6) => mul_11s_6s_13_1_1_U108_n_5,
      C(5) => mul_11s_6s_13_1_1_U108_n_6,
      C(4) => mul_11s_6s_13_1_1_U108_n_7,
      C(3) => mul_11s_6s_13_1_1_U108_n_8,
      C(2) => mul_11s_6s_13_1_1_U108_n_9,
      C(1) => mul_11s_6s_13_1_1_U108_n_10,
      C(0) => mul_11s_6s_13_1_1_U108_n_11,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m166_fu_2000_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m166_fu_2000_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_12_ap_vld\,
      CEC => ap_CS_fsm_state17,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^out_data_13_ap_vld\,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m166_fu_2000_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m166_fu_2000_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m166_fu_2000_p2_P_UNCONNECTED(47 downto 12),
      P(11) => m166_fu_2000_p2_n_94,
      P(10) => m166_fu_2000_p2_n_95,
      P(9) => m166_fu_2000_p2_n_96,
      P(8) => m166_fu_2000_p2_n_97,
      P(7) => m166_fu_2000_p2_n_98,
      P(6) => m166_fu_2000_p2_n_99,
      P(5) => m166_fu_2000_p2_n_100,
      P(4) => m166_fu_2000_p2_n_101,
      P(3) => m166_fu_2000_p2_n_102,
      P(2) => m166_fu_2000_p2_n_103,
      P(1) => m166_fu_2000_p2_n_104,
      P(0) => m166_fu_2000_p2_n_105,
      PATTERNBDETECT => NLW_m166_fu_2000_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m166_fu_2000_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m166_fu_2000_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m166_fu_2000_p2_UNDERFLOW_UNCONNECTED
    );
m169_fu_2137_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_13s_12s_13_1_1_U93_n_0,
      A(28) => mul_13s_12s_13_1_1_U93_n_0,
      A(27) => mul_13s_12s_13_1_1_U93_n_0,
      A(26) => mul_13s_12s_13_1_1_U93_n_0,
      A(25) => mul_13s_12s_13_1_1_U93_n_0,
      A(24) => mul_13s_12s_13_1_1_U93_n_0,
      A(23) => mul_13s_12s_13_1_1_U93_n_0,
      A(22) => mul_13s_12s_13_1_1_U93_n_0,
      A(21) => mul_13s_12s_13_1_1_U93_n_0,
      A(20) => mul_13s_12s_13_1_1_U93_n_0,
      A(19) => mul_13s_12s_13_1_1_U93_n_0,
      A(18) => mul_13s_12s_13_1_1_U93_n_0,
      A(17) => mul_13s_12s_13_1_1_U93_n_0,
      A(16) => mul_13s_12s_13_1_1_U93_n_0,
      A(15) => mul_13s_12s_13_1_1_U93_n_0,
      A(14) => mul_13s_12s_13_1_1_U93_n_0,
      A(13) => mul_13s_12s_13_1_1_U93_n_0,
      A(12) => mul_13s_12s_13_1_1_U93_n_0,
      A(11) => mul_13s_12s_13_1_1_U93_n_1,
      A(10) => mul_13s_12s_13_1_1_U93_n_2,
      A(9) => mul_13s_12s_13_1_1_U93_n_3,
      A(8) => mul_13s_12s_13_1_1_U93_n_4,
      A(7) => mul_13s_12s_13_1_1_U93_n_5,
      A(6) => mul_13s_12s_13_1_1_U93_n_6,
      A(5) => mul_13s_12s_13_1_1_U93_n_7,
      A(4) => mul_13s_12s_13_1_1_U93_n_8,
      A(3) => mul_13s_12s_13_1_1_U93_n_9,
      A(2) => mul_13s_12s_13_1_1_U93_n_10,
      A(1) => mul_13s_12s_13_1_1_U93_n_11,
      A(0) => mul_13s_12s_13_1_1_U93_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m169_fu_2137_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_12s_11s_15_1_1_U99_n_0,
      B(16) => mul_12s_11s_15_1_1_U99_n_0,
      B(15) => mul_12s_11s_15_1_1_U99_n_0,
      B(14) => mul_12s_11s_15_1_1_U99_n_0,
      B(13) => mul_12s_11s_15_1_1_U99_n_0,
      B(12) => mul_12s_11s_15_1_1_U99_n_0,
      B(11) => mul_12s_11s_15_1_1_U99_n_1,
      B(10) => mul_12s_11s_15_1_1_U99_n_2,
      B(9) => mul_12s_11s_15_1_1_U99_n_3,
      B(8) => mul_12s_11s_15_1_1_U99_n_4,
      B(7) => mul_12s_11s_15_1_1_U99_n_5,
      B(6) => mul_12s_11s_15_1_1_U99_n_6,
      B(5) => mul_12s_11s_15_1_1_U99_n_7,
      B(4) => mul_12s_11s_15_1_1_U99_n_8,
      B(3) => mul_12s_11s_15_1_1_U99_n_9,
      B(2) => mul_12s_11s_15_1_1_U99_n_10,
      B(1) => mul_12s_11s_15_1_1_U99_n_11,
      B(0) => mul_12s_11s_15_1_1_U99_n_12,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m169_fu_2137_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(46) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(45) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(44) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(43) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(42) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(41) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(40) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(39) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(38) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(37) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(36) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(35) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(34) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(33) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(32) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(31) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(30) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(29) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(28) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(27) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(26) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(25) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(24) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(23) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(22) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(21) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(20) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(19) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(18) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(17) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(16) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(15) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(14) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(13) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(12) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(11) => \m156_reg_3492_reg[10]_i_1_n_4\,
      C(10) => \m156_reg_3492_reg[10]_i_1_n_5\,
      C(9) => \m156_reg_3492_reg[10]_i_1_n_6\,
      C(8) => \m156_reg_3492_reg[10]_i_1_n_7\,
      C(7) => \m156_reg_3492_reg[7]_i_1_n_4\,
      C(6) => \m156_reg_3492_reg[7]_i_1_n_5\,
      C(5) => \m156_reg_3492_reg[7]_i_1_n_6\,
      C(4) => \m156_reg_3492_reg[7]_i_1_n_7\,
      C(3) => m169_fu_2137_p2_i_1_n_4,
      C(2) => m169_fu_2137_p2_i_1_n_5,
      C(1) => m169_fu_2137_p2_i_1_n_6,
      C(0) => m169_fu_2137_p2_i_1_n_7,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m169_fu_2137_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m169_fu_2137_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_13_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_15_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_18_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m169_fu_2137_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m169_fu_2137_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m169_fu_2137_p2_P_UNCONNECTED(47 downto 12),
      P(11) => m169_fu_2137_p2_n_94,
      P(10) => m169_fu_2137_p2_n_95,
      P(9) => m169_fu_2137_p2_n_96,
      P(8) => m169_fu_2137_p2_n_97,
      P(7) => m169_fu_2137_p2_n_98,
      P(6) => m169_fu_2137_p2_n_99,
      P(5) => m169_fu_2137_p2_n_100,
      P(4) => m169_fu_2137_p2_n_101,
      P(3) => m169_fu_2137_p2_n_102,
      P(2) => m169_fu_2137_p2_n_103,
      P(1) => m169_fu_2137_p2_n_104,
      P(0) => m169_fu_2137_p2_n_105,
      PATTERNBDETECT => NLW_m169_fu_2137_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m169_fu_2137_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m169_fu_2137_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m169_fu_2137_p2_UNDERFLOW_UNCONNECTED
    );
m169_fu_2137_p2_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m169_fu_2137_p2_i_1_n_0,
      CO(2) => m169_fu_2137_p2_i_1_n_1,
      CO(1) => m169_fu_2137_p2_i_1_n_2,
      CO(0) => m169_fu_2137_p2_i_1_n_3,
      CYINIT => '0',
      DI(3) => m169_fu_2137_p2_i_2_n_0,
      DI(2) => m169_fu_2137_p2_i_3_n_0,
      DI(1 downto 0) => trunc_ln386_reg_3441(1 downto 0),
      O(3) => m169_fu_2137_p2_i_1_n_4,
      O(2) => m169_fu_2137_p2_i_1_n_5,
      O(1) => m169_fu_2137_p2_i_1_n_6,
      O(0) => m169_fu_2137_p2_i_1_n_7,
      S(3) => m169_fu_2137_p2_i_4_n_0,
      S(2) => m169_fu_2137_p2_i_5_n_0,
      S(1) => m169_fu_2137_p2_i_6_n_0,
      S(0) => m169_fu_2137_p2_i_7_n_0
    );
m169_fu_2137_p2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln386_reg_3441(2),
      I1 => \mul_ln380_reg_3365_reg_n_0_[1]\,
      I2 => m139_reg_3278(2),
      O => m169_fu_2137_p2_i_2_n_0
    );
m169_fu_2137_p2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln386_reg_3441(2),
      I1 => \mul_ln380_reg_3365_reg_n_0_[1]\,
      I2 => m139_reg_3278(2),
      O => m169_fu_2137_p2_i_3_n_0
    );
m169_fu_2137_p2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => m139_reg_3278(2),
      I1 => \mul_ln380_reg_3365_reg_n_0_[1]\,
      I2 => trunc_ln386_reg_3441(2),
      I3 => trunc_ln386_reg_3441(3),
      I4 => m139_reg_3278(3),
      I5 => \mul_ln380_reg_3365_reg_n_0_[2]\,
      O => m169_fu_2137_p2_i_4_n_0
    );
m169_fu_2137_p2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => m139_reg_3278(2),
      I1 => \mul_ln380_reg_3365_reg_n_0_[1]\,
      I2 => trunc_ln386_reg_3441(2),
      I3 => m139_reg_3278(1),
      I4 => \mul_ln380_reg_3365_reg_n_0_[0]\,
      O => m169_fu_2137_p2_i_5_n_0
    );
m169_fu_2137_p2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mul_ln380_reg_3365_reg_n_0_[0]\,
      I1 => m139_reg_3278(1),
      I2 => trunc_ln386_reg_3441(1),
      O => m169_fu_2137_p2_i_6_n_0
    );
m169_fu_2137_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln386_reg_3441(0),
      I1 => m139_reg_3278(0),
      O => m169_fu_2137_p2_i_7_n_0
    );
\m171_reg_3523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_0,
      Q => m171_reg_3523(5),
      R => '0'
    );
m173_reg_3534_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_9s_9s_14_1_1_U105_n_3,
      A(28) => mul_9s_9s_14_1_1_U105_n_3,
      A(27) => mul_9s_9s_14_1_1_U105_n_3,
      A(26) => mul_9s_9s_14_1_1_U105_n_3,
      A(25) => mul_9s_9s_14_1_1_U105_n_3,
      A(24) => mul_9s_9s_14_1_1_U105_n_3,
      A(23) => mul_9s_9s_14_1_1_U105_n_3,
      A(22) => mul_9s_9s_14_1_1_U105_n_3,
      A(21) => mul_9s_9s_14_1_1_U105_n_3,
      A(20) => mul_9s_9s_14_1_1_U105_n_3,
      A(19) => mul_9s_9s_14_1_1_U105_n_3,
      A(18) => mul_9s_9s_14_1_1_U105_n_3,
      A(17) => mul_9s_9s_14_1_1_U105_n_3,
      A(16) => mul_9s_9s_14_1_1_U105_n_3,
      A(15) => mul_9s_9s_14_1_1_U105_n_3,
      A(14) => mul_9s_9s_14_1_1_U105_n_3,
      A(13) => mul_9s_9s_14_1_1_U105_n_3,
      A(12) => mul_9s_9s_14_1_1_U105_n_3,
      A(11) => mul_9s_9s_14_1_1_U105_n_3,
      A(10) => mul_9s_9s_14_1_1_U105_n_3,
      A(9) => mul_9s_9s_14_1_1_U105_n_3,
      A(8) => mul_9s_9s_14_1_1_U105_n_3,
      A(7) => mul_9s_9s_14_1_1_U105_n_4,
      A(6) => mul_9s_9s_14_1_1_U105_n_5,
      A(5) => mul_9s_9s_14_1_1_U105_n_6,
      A(4) => mul_9s_9s_14_1_1_U105_n_7,
      A(3) => mul_9s_9s_14_1_1_U105_n_8,
      A(2) => mul_9s_9s_14_1_1_U105_n_9,
      A(1) => mul_9s_9s_14_1_1_U105_n_10,
      A(0) => mul_9s_9s_14_1_1_U105_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m173_reg_3534_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(16) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(15) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(14) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(13) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(12) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(11) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(10) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(9) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(8) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      B(7) => am_addmul_11s_10s_11s_11_4_1_U145_n_3,
      B(6) => am_addmul_11s_10s_11s_11_4_1_U145_n_4,
      B(5) => am_addmul_11s_10s_11s_11_4_1_U145_n_5,
      B(4) => am_addmul_11s_10s_11s_11_4_1_U145_n_6,
      B(3) => am_addmul_11s_10s_11s_11_4_1_U145_n_7,
      B(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_8,
      B(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_9,
      B(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_10,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m173_reg_3534_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m173_reg_3534_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m173_reg_3534_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state17,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state17,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_18_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m173_reg_3534_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m173_reg_3534_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m173_reg_3534_reg_P_UNCONNECTED(47 downto 9),
      P(8) => m173_reg_3534_reg_n_97,
      P(7) => m173_reg_3534_reg_n_98,
      P(6) => m173_reg_3534_reg_n_99,
      P(5) => m173_reg_3534_reg_n_100,
      P(4) => m173_reg_3534_reg_n_101,
      P(3) => m173_reg_3534_reg_n_102,
      P(2) => m173_reg_3534_reg_n_103,
      P(1) => m173_reg_3534_reg_n_104,
      P(0) => m173_reg_3534_reg_n_105,
      PATTERNBDETECT => NLW_m173_reg_3534_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m173_reg_3534_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m173_reg_3534_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m173_reg_3534_reg_UNDERFLOW_UNCONNECTED
    );
\m174_reg_3615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_5s_5s_5_1_1_U118_n_1,
      Q => m174_reg_3615(0),
      R => '0'
    );
\m174_reg_3615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_5s_5s_5_1_1_U118_n_0,
      Q => m174_reg_3615(1),
      R => '0'
    );
\m174_reg_3615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_5s_5s_5_1_1_U118_n_5,
      Q => m174_reg_3615(2),
      R => '0'
    );
\m174_reg_3615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_5s_5s_5_1_1_U118_n_4,
      Q => m174_reg_3615(3),
      R => '0'
    );
\m174_reg_3615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_5s_5s_5_1_1_U118_n_3,
      Q => m174_reg_3615(4),
      R => '0'
    );
\m196_reg_3694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_10s_10s_10_1_1_U111_n_23,
      Q => m196_reg_3694(1),
      R => '0'
    );
\m196_reg_3694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_10s_10s_10_1_1_U111_n_22,
      Q => m196_reg_3694(2),
      R => '0'
    );
\m196_reg_3694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_7s_6s_7_1_1_U128_n_11,
      Q => m196_reg_3694(3),
      R => '0'
    );
\m196_reg_3694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_7s_6s_7_1_1_U128_n_10,
      Q => m196_reg_3694(4),
      R => '0'
    );
\m196_reg_3694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_7s_6s_7_1_1_U128_n_9,
      Q => m196_reg_3694(5),
      R => '0'
    );
\m196_reg_3694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_7s_6s_7_1_1_U128_n_8,
      Q => m196_reg_3694(6),
      R => '0'
    );
\m198_reg_3740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_9,
      Q => m198_reg_3740(0),
      R => '0'
    );
\m198_reg_3740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_8,
      Q => m198_reg_3740(1),
      R => '0'
    );
\m198_reg_3740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_7,
      Q => m198_reg_3740(2),
      R => '0'
    );
\m198_reg_3740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_6,
      Q => m198_reg_3740(3),
      R => '0'
    );
\m198_reg_3740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_5,
      Q => m198_reg_3740(4),
      R => '0'
    );
\m198_reg_3740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_4,
      Q => m198_reg_3740(5),
      R => '0'
    );
\m198_reg_3740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_3,
      Q => m198_reg_3740(6),
      R => '0'
    );
\m198_reg_3740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_2,
      Q => m198_reg_3740(7),
      R => '0'
    );
\m198_reg_3740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_1,
      Q => m198_reg_3740(8),
      R => '0'
    );
\m198_reg_3740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_30_ap_vld\,
      D => mul_7s_5s_10_1_1_U137_n_0,
      Q => m198_reg_3740(9),
      R => '0'
    );
m203_reg_3699_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_11s_11s_11_1_1_U123_n_0,
      A(28) => mul_11s_11s_11_1_1_U123_n_0,
      A(27) => mul_11s_11s_11_1_1_U123_n_0,
      A(26) => mul_11s_11s_11_1_1_U123_n_0,
      A(25) => mul_11s_11s_11_1_1_U123_n_0,
      A(24) => mul_11s_11s_11_1_1_U123_n_0,
      A(23) => mul_11s_11s_11_1_1_U123_n_0,
      A(22) => mul_11s_11s_11_1_1_U123_n_0,
      A(21) => mul_11s_11s_11_1_1_U123_n_0,
      A(20) => mul_11s_11s_11_1_1_U123_n_0,
      A(19) => mul_11s_11s_11_1_1_U123_n_0,
      A(18) => mul_11s_11s_11_1_1_U123_n_0,
      A(17) => mul_11s_11s_11_1_1_U123_n_0,
      A(16) => mul_11s_11s_11_1_1_U123_n_0,
      A(15) => mul_11s_11s_11_1_1_U123_n_0,
      A(14) => mul_11s_11s_11_1_1_U123_n_0,
      A(13) => mul_11s_11s_11_1_1_U123_n_0,
      A(12) => mul_11s_11s_11_1_1_U123_n_0,
      A(11) => mul_11s_11s_11_1_1_U123_n_0,
      A(10) => mul_11s_11s_11_1_1_U123_n_0,
      A(9) => mul_11s_11s_11_1_1_U123_n_1,
      A(8) => mul_11s_11s_11_1_1_U123_n_2,
      A(7) => mul_11s_11s_11_1_1_U123_n_3,
      A(6) => mul_11s_11s_11_1_1_U123_n_4,
      A(5) => mul_11s_11s_11_1_1_U123_n_5,
      A(4) => mul_11s_11s_11_1_1_U123_n_6,
      A(3) => mul_11s_11s_11_1_1_U123_n_7,
      A(2) => mul_11s_11s_11_1_1_U123_n_8,
      A(1) => mul_11s_11s_11_1_1_U123_n_9,
      A(0) => mul_11s_11s_11_1_1_U123_n_10,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m203_reg_3699_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m173_reg_3534_reg_n_97,
      B(16) => m173_reg_3534_reg_n_97,
      B(15) => m173_reg_3534_reg_n_97,
      B(14) => m173_reg_3534_reg_n_97,
      B(13) => m173_reg_3534_reg_n_97,
      B(12) => m173_reg_3534_reg_n_97,
      B(11) => m173_reg_3534_reg_n_97,
      B(10) => m173_reg_3534_reg_n_97,
      B(9) => m173_reg_3534_reg_n_97,
      B(8) => m173_reg_3534_reg_n_97,
      B(7) => m173_reg_3534_reg_n_98,
      B(6) => m173_reg_3534_reg_n_99,
      B(5) => m173_reg_3534_reg_n_100,
      B(4) => m173_reg_3534_reg_n_101,
      B(3) => m173_reg_3534_reg_n_102,
      B(2) => m173_reg_3534_reg_n_103,
      B(1) => m173_reg_3534_reg_n_104,
      B(0) => m173_reg_3534_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m203_reg_3699_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 12) => B"000000000000000000000000000000000000",
      C(11) => mul_12s_8s_20_1_1_U113_n_0,
      C(10) => mul_12s_8s_20_1_1_U113_n_1,
      C(9) => mul_12s_8s_20_1_1_U113_n_2,
      C(8) => mul_12s_8s_20_1_1_U113_n_3,
      C(7) => mul_12s_8s_20_1_1_U113_n_4,
      C(6) => mul_12s_8s_20_1_1_U113_n_5,
      C(5) => mul_12s_8s_20_1_1_U113_n_6,
      C(4) => mul_12s_8s_20_1_1_U113_n_7,
      C(3) => mul_12s_8s_20_1_1_U113_n_8,
      C(2) => mul_12s_8s_20_1_1_U113_n_9,
      C(1) => mul_12s_8s_20_1_1_U113_n_10,
      C(0) => mul_12s_8s_20_1_1_U113_n_11,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m203_reg_3699_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m203_reg_3699_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_16_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_16_ap_vld\,
      CEC => \^out_data_18_ap_vld\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_17_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m203_reg_3699_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m203_reg_3699_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m203_reg_3699_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m203_reg_3699_reg_n_94,
      P(10) => m203_reg_3699_reg_n_95,
      P(9) => m203_reg_3699_reg_n_96,
      P(8) => m203_reg_3699_reg_n_97,
      P(7) => m203_reg_3699_reg_n_98,
      P(6) => m203_reg_3699_reg_n_99,
      P(5) => m203_reg_3699_reg_n_100,
      P(4) => m203_reg_3699_reg_n_101,
      P(3) => m203_reg_3699_reg_n_102,
      P(2) => m203_reg_3699_reg_n_103,
      P(1) => m203_reg_3699_reg_n_104,
      P(0) => m203_reg_3699_reg_n_105,
      PATTERNBDETECT => NLW_m203_reg_3699_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m203_reg_3699_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m203_reg_3699_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m203_reg_3699_reg_UNDERFLOW_UNCONNECTED
    );
\m205_reg_3704_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_5s_5s_5_1_1_U131_n_2,
      Q => m205_reg_3704(2),
      R => '0'
    );
\m205_reg_3704_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_5s_5s_5_1_1_U131_n_1,
      Q => m205_reg_3704(3),
      R => '0'
    );
\m205_reg_3704_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_17_ap_vld\,
      D => mul_5s_5s_5_1_1_U131_n_0,
      Q => m205_reg_3704(4),
      R => '0'
    );
m211_fu_2422_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => trunc_ln438_reg_3710_reg_n_97,
      A(28) => trunc_ln438_reg_3710_reg_n_97,
      A(27) => trunc_ln438_reg_3710_reg_n_97,
      A(26) => trunc_ln438_reg_3710_reg_n_97,
      A(25) => trunc_ln438_reg_3710_reg_n_97,
      A(24) => trunc_ln438_reg_3710_reg_n_97,
      A(23) => trunc_ln438_reg_3710_reg_n_97,
      A(22) => trunc_ln438_reg_3710_reg_n_97,
      A(21) => trunc_ln438_reg_3710_reg_n_97,
      A(20) => trunc_ln438_reg_3710_reg_n_97,
      A(19) => trunc_ln438_reg_3710_reg_n_97,
      A(18) => trunc_ln438_reg_3710_reg_n_97,
      A(17) => trunc_ln438_reg_3710_reg_n_97,
      A(16) => trunc_ln438_reg_3710_reg_n_97,
      A(15) => trunc_ln438_reg_3710_reg_n_97,
      A(14) => trunc_ln438_reg_3710_reg_n_97,
      A(13) => trunc_ln438_reg_3710_reg_n_97,
      A(12) => trunc_ln438_reg_3710_reg_n_97,
      A(11) => trunc_ln438_reg_3710_reg_n_97,
      A(10) => trunc_ln438_reg_3710_reg_n_97,
      A(9) => trunc_ln438_reg_3710_reg_n_97,
      A(8) => trunc_ln438_reg_3710_reg_n_97,
      A(7) => trunc_ln438_reg_3710_reg_n_98,
      A(6) => trunc_ln438_reg_3710_reg_n_99,
      A(5) => trunc_ln438_reg_3710_reg_n_100,
      A(4) => trunc_ln438_reg_3710_reg_n_101,
      A(3) => trunc_ln438_reg_3710_reg_n_102,
      A(2) => trunc_ln438_reg_3710_reg_n_103,
      A(1) => trunc_ln438_reg_3710_reg_n_104,
      A(0) => trunc_ln438_reg_3710_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m211_fu_2422_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m211_fu_2422_p2_i_1_n_7,
      B(16) => m211_fu_2422_p2_i_1_n_7,
      B(15) => m211_fu_2422_p2_i_1_n_7,
      B(14) => m211_fu_2422_p2_i_1_n_7,
      B(13) => m211_fu_2422_p2_i_1_n_7,
      B(12) => m211_fu_2422_p2_i_1_n_7,
      B(11) => m211_fu_2422_p2_i_1_n_7,
      B(10) => m211_fu_2422_p2_i_1_n_7,
      B(9) => m211_fu_2422_p2_i_1_n_7,
      B(8) => m211_fu_2422_p2_i_1_n_7,
      B(7) => mul_7s_7s_7_1_1_U124_n_11,
      B(6) => mul_7s_7s_7_1_1_U124_n_12,
      B(5) => mul_7s_7s_7_1_1_U124_n_13,
      B(4) => mul_7s_7s_7_1_1_U124_n_14,
      B(3) => mul_7s_7s_7_1_1_U124_n_7,
      B(2) => mul_7s_7s_7_1_1_U124_n_8,
      B(1) => mul_7s_7s_7_1_1_U124_n_9,
      B(0) => mul_7s_7s_7_1_1_U124_n_10,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m211_fu_2422_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 9) => B"000000000000000000000000000000000000000",
      C(8) => mul_9s_9s_9_1_1_U122_n_0,
      C(7) => mul_9s_9s_9_1_1_U122_n_1,
      C(6) => mul_9s_9s_9_1_1_U122_n_2,
      C(5) => mul_9s_9s_9_1_1_U122_n_3,
      C(4) => mul_9s_9s_9_1_1_U122_n_4,
      C(3) => mul_9s_9s_9_1_1_U122_n_5,
      C(2) => mul_9s_9s_9_1_1_U122_n_6,
      C(1) => mul_9s_9s_9_1_1_U122_n_7,
      C(0) => mul_9s_9s_9_1_1_U122_n_8,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m211_fu_2422_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m211_fu_2422_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_16_ap_vld\,
      CEC => \^out_data_16_ap_vld\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m211_fu_2422_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m211_fu_2422_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m211_fu_2422_p2_P_UNCONNECTED(47 downto 9),
      P(8) => \^out_data_29\(15),
      P(7 downto 0) => \^out_data_29\(7 downto 0),
      PATTERNBDETECT => NLW_m211_fu_2422_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m211_fu_2422_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m211_fu_2422_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m211_fu_2422_p2_UNDERFLOW_UNCONNECTED
    );
m211_fu_2422_p2_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mul_7s_7s_7_1_1_U124_n_15,
      CO(3 downto 0) => NLW_m211_fu_2422_p2_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_m211_fu_2422_p2_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => m211_fu_2422_p2_i_1_n_7,
      S(3 downto 1) => B"000",
      S(0) => m211_fu_2422_p2_i_4_n_0
    );
m211_fu_2422_p2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => factor_fu_2240_p3(8),
      I1 => m169_fu_2137_p2_n_97,
      O => m211_fu_2422_p2_i_4_n_0
    );
m33_reg_2606_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => in_data_25(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m33_reg_2606_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => in_data_24(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m33_reg_2606_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m33_reg_2606_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m33_reg_2606_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m33_reg_2606_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m33_reg_2606_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_m33_reg_2606_reg_P_UNCONNECTED(47 downto 20),
      P(19) => m33_reg_2606_reg_n_86,
      P(18) => m33_reg_2606_reg_n_87,
      P(17) => m33_reg_2606_reg_n_88,
      P(16) => m33_reg_2606_reg_n_89,
      P(15) => m33_reg_2606_reg_n_90,
      P(14) => m33_reg_2606_reg_n_91,
      P(13) => m33_reg_2606_reg_n_92,
      P(12) => m33_reg_2606_reg_n_93,
      P(11) => m33_reg_2606_reg_n_94,
      P(10) => m33_reg_2606_reg_n_95,
      P(9) => m33_reg_2606_reg_n_96,
      P(8) => m33_reg_2606_reg_n_97,
      P(7) => m33_reg_2606_reg_n_98,
      P(6) => m33_reg_2606_reg_n_99,
      P(5) => m33_reg_2606_reg_n_100,
      P(4) => m33_reg_2606_reg_n_101,
      P(3) => m33_reg_2606_reg_n_102,
      P(2) => m33_reg_2606_reg_n_103,
      P(1) => m33_reg_2606_reg_n_104,
      P(0) => m33_reg_2606_reg_n_105,
      PATTERNBDETECT => NLW_m33_reg_2606_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m33_reg_2606_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m33_reg_2606_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m33_reg_2606_reg_UNDERFLOW_UNCONNECTED
    );
m39_reg_2616_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => in_data_26(8),
      A(28) => in_data_26(8),
      A(27) => in_data_26(8),
      A(26) => in_data_26(8),
      A(25) => in_data_26(8),
      A(24) => in_data_26(8),
      A(23) => in_data_26(8),
      A(22) => in_data_26(8),
      A(21) => in_data_26(8),
      A(20) => in_data_26(8),
      A(19) => in_data_26(8),
      A(18) => in_data_26(8),
      A(17) => in_data_26(8),
      A(16) => in_data_26(8),
      A(15) => in_data_26(8),
      A(14) => in_data_26(8),
      A(13) => in_data_26(8),
      A(12) => in_data_26(8),
      A(11) => in_data_26(8),
      A(10) => in_data_26(8),
      A(9) => in_data_26(8),
      A(8 downto 0) => in_data_26(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m39_reg_2616_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => dout(6),
      B(16) => dout(6),
      B(15) => dout(6),
      B(14) => dout(6),
      B(13) => dout(6),
      B(12) => dout(6),
      B(11) => dout(6),
      B(10) => dout(6),
      B(9) => dout(6),
      B(8) => dout(6),
      B(7) => dout(6),
      B(6 downto 0) => dout(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m39_reg_2616_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m39_reg_2616_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m39_reg_2616_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m39_reg_2616_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m39_reg_2616_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m39_reg_2616_reg_P_UNCONNECTED(47 downto 9),
      P(8) => m39_reg_2616_reg_n_97,
      P(7) => m39_reg_2616_reg_n_98,
      P(6) => m39_reg_2616_reg_n_99,
      P(5) => m39_reg_2616_reg_n_100,
      P(4) => m39_reg_2616_reg_n_101,
      P(3) => m39_reg_2616_reg_n_102,
      P(2) => m39_reg_2616_reg_n_103,
      P(1) => m39_reg_2616_reg_n_104,
      P(0) => m39_reg_2616_reg_n_105,
      PATTERNBDETECT => NLW_m39_reg_2616_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m39_reg_2616_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m39_reg_2616_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m39_reg_2616_reg_UNDERFLOW_UNCONNECTED
    );
m45_fu_773_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_16s_16s_16_1_1_U2_n_0,
      A(28) => mul_16s_16s_16_1_1_U2_n_0,
      A(27) => mul_16s_16s_16_1_1_U2_n_0,
      A(26) => mul_16s_16s_16_1_1_U2_n_0,
      A(25) => mul_16s_16s_16_1_1_U2_n_0,
      A(24) => mul_16s_16s_16_1_1_U2_n_0,
      A(23) => mul_16s_16s_16_1_1_U2_n_0,
      A(22) => mul_16s_16s_16_1_1_U2_n_0,
      A(21) => mul_16s_16s_16_1_1_U2_n_0,
      A(20) => mul_16s_16s_16_1_1_U2_n_0,
      A(19) => mul_16s_16s_16_1_1_U2_n_0,
      A(18) => mul_16s_16s_16_1_1_U2_n_0,
      A(17) => mul_16s_16s_16_1_1_U2_n_0,
      A(16) => mul_16s_16s_16_1_1_U2_n_0,
      A(15) => mul_16s_16s_16_1_1_U2_n_0,
      A(14) => mul_16s_16s_16_1_1_U2_n_0,
      A(13) => mul_16s_16s_16_1_1_U2_n_0,
      A(12) => mul_16s_16s_16_1_1_U2_n_0,
      A(11) => mul_16s_16s_16_1_1_U2_n_0,
      A(10) => mul_16s_16s_16_1_1_U2_n_0,
      A(9) => mul_16s_16s_16_1_1_U2_n_0,
      A(8) => mul_16s_16s_16_1_1_U2_n_1,
      A(7) => mul_16s_16s_16_1_1_U2_n_2,
      A(6) => mul_16s_16s_16_1_1_U2_n_3,
      A(5) => mul_16s_16s_16_1_1_U2_n_4,
      A(4) => mul_16s_16s_16_1_1_U2_n_5,
      A(3) => mul_16s_16s_16_1_1_U2_n_6,
      A(2) => mul_16s_16s_16_1_1_U2_n_7,
      A(1) => mul_16s_16s_16_1_1_U2_n_8,
      A(0) => mul_16s_16s_16_1_1_U2_n_9,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m45_fu_773_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_25(9),
      B(16) => in_data_25(9),
      B(15) => in_data_25(9),
      B(14) => in_data_25(9),
      B(13) => in_data_25(9),
      B(12) => in_data_25(9),
      B(11) => in_data_25(9),
      B(10) => in_data_25(9),
      B(9 downto 0) => in_data_25(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m45_fu_773_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => m39_reg_2616_reg_n_97,
      C(46) => m39_reg_2616_reg_n_97,
      C(45) => m39_reg_2616_reg_n_97,
      C(44) => m39_reg_2616_reg_n_97,
      C(43) => m39_reg_2616_reg_n_97,
      C(42) => m39_reg_2616_reg_n_97,
      C(41) => m39_reg_2616_reg_n_97,
      C(40) => m39_reg_2616_reg_n_97,
      C(39) => m39_reg_2616_reg_n_97,
      C(38) => m39_reg_2616_reg_n_97,
      C(37) => m39_reg_2616_reg_n_97,
      C(36) => m39_reg_2616_reg_n_97,
      C(35) => m39_reg_2616_reg_n_97,
      C(34) => m39_reg_2616_reg_n_97,
      C(33) => m39_reg_2616_reg_n_97,
      C(32) => m39_reg_2616_reg_n_97,
      C(31) => m39_reg_2616_reg_n_97,
      C(30) => m39_reg_2616_reg_n_97,
      C(29) => m39_reg_2616_reg_n_97,
      C(28) => m39_reg_2616_reg_n_97,
      C(27) => m39_reg_2616_reg_n_97,
      C(26) => m39_reg_2616_reg_n_97,
      C(25) => m39_reg_2616_reg_n_97,
      C(24) => m39_reg_2616_reg_n_97,
      C(23) => m39_reg_2616_reg_n_97,
      C(22) => m39_reg_2616_reg_n_97,
      C(21) => m39_reg_2616_reg_n_97,
      C(20) => m39_reg_2616_reg_n_97,
      C(19) => m39_reg_2616_reg_n_97,
      C(18) => m39_reg_2616_reg_n_97,
      C(17) => m39_reg_2616_reg_n_97,
      C(16) => m39_reg_2616_reg_n_97,
      C(15) => m39_reg_2616_reg_n_97,
      C(14) => m39_reg_2616_reg_n_97,
      C(13) => m39_reg_2616_reg_n_97,
      C(12) => m39_reg_2616_reg_n_97,
      C(11) => m39_reg_2616_reg_n_97,
      C(10) => m39_reg_2616_reg_n_97,
      C(9) => m39_reg_2616_reg_n_97,
      C(8) => m39_reg_2616_reg_n_97,
      C(7) => m39_reg_2616_reg_n_98,
      C(6) => m39_reg_2616_reg_n_99,
      C(5) => m39_reg_2616_reg_n_100,
      C(4) => m39_reg_2616_reg_n_101,
      C(3) => m39_reg_2616_reg_n_102,
      C(2) => m39_reg_2616_reg_n_103,
      C(1) => m39_reg_2616_reg_n_104,
      C(0) => m39_reg_2616_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m45_fu_773_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m45_fu_773_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_CS_fsm_state2,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m45_fu_773_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m45_fu_773_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_m45_fu_773_p2_P_UNCONNECTED(47 downto 10),
      P(9) => m45_fu_773_p2_n_96,
      P(8) => m45_fu_773_p2_n_97,
      P(7) => m45_fu_773_p2_n_98,
      P(6) => m45_fu_773_p2_n_99,
      P(5) => m45_fu_773_p2_n_100,
      P(4) => m45_fu_773_p2_n_101,
      P(3) => m45_fu_773_p2_n_102,
      P(2) => m45_fu_773_p2_n_103,
      P(1) => m45_fu_773_p2_n_104,
      P(0) => m45_fu_773_p2_n_105,
      PATTERNBDETECT => NLW_m45_fu_773_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m45_fu_773_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m45_fu_773_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m45_fu_773_p2_UNDERFLOW_UNCONNECTED
    );
\m46_reg_2728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \^out_data_2\(0),
      Q => m46_reg_2728(0),
      R => '0'
    );
\m46_reg_2728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \^out_data_2\(1),
      Q => m46_reg_2728(1),
      R => '0'
    );
\m46_reg_2728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \^out_data_2\(15),
      Q => m46_reg_2728(2),
      R => '0'
    );
m51_reg_2632_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => in_data_25(8),
      A(28) => in_data_25(8),
      A(27) => in_data_25(8),
      A(26) => in_data_25(8),
      A(25) => in_data_25(8),
      A(24) => in_data_25(8),
      A(23) => in_data_25(8),
      A(22) => in_data_25(8),
      A(21) => in_data_25(8),
      A(20) => in_data_25(8),
      A(19) => in_data_25(8),
      A(18) => in_data_25(8),
      A(17) => in_data_25(8),
      A(16) => in_data_25(8),
      A(15) => in_data_25(8),
      A(14) => in_data_25(8),
      A(13) => in_data_25(8),
      A(12) => in_data_25(8),
      A(11) => in_data_25(8),
      A(10) => in_data_25(8),
      A(9) => in_data_25(8),
      A(8 downto 0) => in_data_25(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m51_reg_2632_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_16s_16s_16_1_1_U2_n_1,
      B(16) => mul_16s_16s_16_1_1_U2_n_1,
      B(15) => mul_16s_16s_16_1_1_U2_n_1,
      B(14) => mul_16s_16s_16_1_1_U2_n_1,
      B(13) => mul_16s_16s_16_1_1_U2_n_1,
      B(12) => mul_16s_16s_16_1_1_U2_n_1,
      B(11) => mul_16s_16s_16_1_1_U2_n_1,
      B(10) => mul_16s_16s_16_1_1_U2_n_1,
      B(9) => mul_16s_16s_16_1_1_U2_n_1,
      B(8) => mul_16s_16s_16_1_1_U2_n_1,
      B(7) => mul_16s_16s_16_1_1_U2_n_2,
      B(6) => mul_16s_16s_16_1_1_U2_n_3,
      B(5) => mul_16s_16s_16_1_1_U2_n_4,
      B(4) => mul_16s_16s_16_1_1_U2_n_5,
      B(3) => mul_16s_16s_16_1_1_U2_n_6,
      B(2) => mul_16s_16s_16_1_1_U2_n_7,
      B(1) => mul_16s_16s_16_1_1_U2_n_8,
      B(0) => mul_16s_16s_16_1_1_U2_n_9,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m51_reg_2632_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m51_reg_2632_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m51_reg_2632_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m51_reg_2632_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m51_reg_2632_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m51_reg_2632_reg_P_UNCONNECTED(47 downto 9),
      P(8) => m51_reg_2632_reg_n_97,
      P(7) => m51_reg_2632_reg_n_98,
      P(6) => m51_reg_2632_reg_n_99,
      P(5) => m51_reg_2632_reg_n_100,
      P(4) => m51_reg_2632_reg_n_101,
      P(3) => m51_reg_2632_reg_n_102,
      P(2) => m51_reg_2632_reg_n_103,
      P(1) => m51_reg_2632_reg_n_104,
      P(0) => m51_reg_2632_reg_n_105,
      PATTERNBDETECT => NLW_m51_reg_2632_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m51_reg_2632_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m51_reg_2632_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m51_reg_2632_reg_UNDERFLOW_UNCONNECTED
    );
\m54_reg_2733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_9,
      Q => m54_reg_2733(0),
      R => '0'
    );
\m54_reg_2733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_8,
      Q => m54_reg_2733(1),
      R => '0'
    );
\m54_reg_2733_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_7,
      Q => m54_reg_2733(2),
      R => '0'
    );
\m54_reg_2733_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_6,
      Q => m54_reg_2733(3),
      R => '0'
    );
\m54_reg_2733_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_5,
      Q => m54_reg_2733(4),
      R => '0'
    );
\m54_reg_2733_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_4,
      Q => m54_reg_2733(5),
      R => '0'
    );
\m55_reg_2738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_3,
      Q => m55_reg_2738(0),
      R => '0'
    );
\m55_reg_2738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_2,
      Q => m55_reg_2738(1),
      R => '0'
    );
\m55_reg_2738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_1,
      Q => m55_reg_2738(2),
      R => '0'
    );
\m55_reg_2738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_6s_6s_6_1_1_U24_n_0,
      Q => m55_reg_2738(3),
      R => '0'
    );
\m58_reg_2820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_2,
      Q => m58_reg_2820(0),
      R => '0'
    );
\m58_reg_2820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_1,
      Q => m58_reg_2820(1),
      R => '0'
    );
\m58_reg_2820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_0,
      Q => m58_reg_2820(2),
      R => '0'
    );
\m58_reg_2820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_6,
      Q => m58_reg_2820(3),
      R => '0'
    );
\m58_reg_2820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_5,
      Q => m58_reg_2820(4),
      R => '0'
    );
\m58_reg_2820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_4,
      Q => m58_reg_2820(5),
      R => '0'
    );
\m58_reg_2820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_3,
      Q => m58_reg_2820(6),
      R => '0'
    );
\m58_reg_2820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_8s_8s_8_1_1_U30_n_7,
      Q => m58_reg_2820(7),
      R => '0'
    );
\m63_reg_2825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_10,
      Q => m63_reg_2825(0),
      R => '0'
    );
\m63_reg_2825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_2s_2s_2_1_1_U31_n_0,
      Q => m63_reg_2825(1),
      R => '0'
    );
m64_fu_854_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln280_reg_2675_reg_n_97,
      A(28) => mul_ln280_reg_2675_reg_n_97,
      A(27) => mul_ln280_reg_2675_reg_n_97,
      A(26) => mul_ln280_reg_2675_reg_n_97,
      A(25) => mul_ln280_reg_2675_reg_n_97,
      A(24) => mul_ln280_reg_2675_reg_n_97,
      A(23) => mul_ln280_reg_2675_reg_n_97,
      A(22) => mul_ln280_reg_2675_reg_n_97,
      A(21) => mul_ln280_reg_2675_reg_n_97,
      A(20) => mul_ln280_reg_2675_reg_n_97,
      A(19) => mul_ln280_reg_2675_reg_n_97,
      A(18) => mul_ln280_reg_2675_reg_n_97,
      A(17) => mul_ln280_reg_2675_reg_n_97,
      A(16) => mul_ln280_reg_2675_reg_n_97,
      A(15) => mul_ln280_reg_2675_reg_n_97,
      A(14) => mul_ln280_reg_2675_reg_n_97,
      A(13) => mul_ln280_reg_2675_reg_n_97,
      A(12) => mul_ln280_reg_2675_reg_n_97,
      A(11) => mul_ln280_reg_2675_reg_n_97,
      A(10) => mul_ln280_reg_2675_reg_n_97,
      A(9) => mul_ln280_reg_2675_reg_n_97,
      A(8) => mul_ln280_reg_2675_reg_n_97,
      A(7) => mul_ln280_reg_2675_reg_n_98,
      A(6) => mul_ln280_reg_2675_reg_n_99,
      A(5) => mul_ln280_reg_2675_reg_n_100,
      A(4) => mul_ln280_reg_2675_reg_n_101,
      A(3) => mul_ln280_reg_2675_reg_n_102,
      A(2) => mul_ln280_reg_2675_reg_n_103,
      A(1) => mul_ln280_reg_2675_reg_n_104,
      A(0) => mul_ln280_reg_2675_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m64_fu_854_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_26(8),
      B(16) => in_data_26(8),
      B(15) => in_data_26(8),
      B(14) => in_data_26(8),
      B(13) => in_data_26(8),
      B(12) => in_data_26(8),
      B(11) => in_data_26(8),
      B(10) => in_data_26(8),
      B(9) => in_data_26(8),
      B(8 downto 0) => in_data_26(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m64_fu_854_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 9) => B"000000000000000000000000000000000000000",
      C(8 downto 0) => \tmp_product__0\(8 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m64_fu_854_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m64_fu_854_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state2,
      CEC => ap_CS_fsm_state3,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m64_fu_854_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m64_fu_854_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m64_fu_854_p2_P_UNCONNECTED(47 downto 9),
      P(8) => m64_fu_854_p2_n_97,
      P(7) => m64_fu_854_p2_n_98,
      P(6) => m64_fu_854_p2_n_99,
      P(5) => m64_fu_854_p2_n_100,
      P(4) => m64_fu_854_p2_n_101,
      P(3) => m64_fu_854_p2_n_102,
      P(2) => m64_fu_854_p2_n_103,
      P(1) => m64_fu_854_p2_n_104,
      P(0) => m64_fu_854_p2_n_105,
      PATTERNBDETECT => NLW_m64_fu_854_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m64_fu_854_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m64_fu_854_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m64_fu_854_p2_UNDERFLOW_UNCONNECTED
    );
\m66_reg_2831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_4s_4s_4_1_1_U32_n_0,
      Q => m66_reg_2831(3),
      R => '0'
    );
\m70_reg_2836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_2,
      Q => m70_reg_2836(0),
      R => '0'
    );
\m70_reg_2836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_1,
      Q => m70_reg_2836(1),
      R => '0'
    );
\m70_reg_2836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_0,
      Q => m70_reg_2836(2),
      R => '0'
    );
\m70_reg_2836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_5,
      Q => m70_reg_2836(3),
      R => '0'
    );
\m70_reg_2836_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_4,
      Q => m70_reg_2836(4),
      R => '0'
    );
\m70_reg_2836_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_6s_6s_6_1_1_U33_n_3,
      Q => m70_reg_2836(5),
      R => '0'
    );
\m72_reg_2873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_7,
      Q => m72_reg_2873(0),
      R => '0'
    );
\m72_reg_2873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_6,
      Q => m72_reg_2873(1),
      R => '0'
    );
\m72_reg_2873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_5,
      Q => m72_reg_2873(2),
      R => '0'
    );
\m72_reg_2873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_4,
      Q => m72_reg_2873(3),
      R => '0'
    );
\m72_reg_2873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_3,
      Q => m72_reg_2873(4),
      R => '0'
    );
\m72_reg_2873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_2,
      Q => m72_reg_2873(5),
      R => '0'
    );
\m72_reg_2873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_1,
      Q => m72_reg_2873(6),
      R => '0'
    );
\m72_reg_2873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_0,
      Q => m72_reg_2873(7),
      R => '0'
    );
\m74_reg_2879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_10,
      Q => m74_reg_2879(0),
      R => '0'
    );
\m74_reg_2879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_9,
      Q => m74_reg_2879(1),
      R => '0'
    );
\m74_reg_2879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_8,
      Q => m74_reg_2879(2),
      R => '0'
    );
\m74_reg_2879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_7,
      Q => m74_reg_2879(3),
      R => '0'
    );
\m74_reg_2879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_6,
      Q => m74_reg_2879(4),
      R => '0'
    );
\m74_reg_2879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_5,
      Q => m74_reg_2879(5),
      R => '0'
    );
\m74_reg_2879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_4,
      Q => m74_reg_2879(6),
      R => '0'
    );
\m74_reg_2879_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_3,
      Q => m74_reg_2879(7),
      R => '0'
    );
\m74_reg_2879_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_2,
      Q => m74_reg_2879(8),
      R => '0'
    );
\m74_reg_2879_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_1,
      Q => m74_reg_2879(9),
      R => '0'
    );
\m75_reg_2922[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m63_reg_2825(0),
      I1 => trunc_ln300_1_reg_2804(0),
      O => \m75_reg_2922[0]_i_1_n_0\
    );
\m75_reg_2922[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => trunc_ln300_1_reg_2804(0),
      I1 => m63_reg_2825(1),
      I2 => trunc_ln300_1_reg_2804(1),
      I3 => m63_reg_2825(0),
      O => \m75_reg_2922[1]_i_1_n_0\
    );
\m75_reg_2922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => \m75_reg_2922[0]_i_1_n_0\,
      Q => m75_reg_2922(0),
      R => '0'
    );
\m75_reg_2922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => \m75_reg_2922[1]_i_1_n_0\,
      Q => m75_reg_2922(1),
      R => '0'
    );
\m78_reg_2978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_5s_5s_5_1_1_U49_n_1,
      Q => m78_reg_2978(0),
      R => '0'
    );
\m78_reg_2978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_5s_5s_5_1_1_U49_n_0,
      Q => m78_reg_2978(1),
      R => '0'
    );
\m78_reg_2978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_5s_5s_5_1_1_U49_n_4,
      Q => m78_reg_2978(2),
      R => '0'
    );
\m78_reg_2978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_5s_5s_5_1_1_U49_n_3,
      Q => m78_reg_2978(3),
      R => '0'
    );
\m78_reg_2978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_5s_5s_5_1_1_U49_n_2,
      Q => m78_reg_2978(4),
      R => '0'
    );
\m79_reg_2889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_6,
      Q => m79_reg_2889(0),
      R => '0'
    );
\m79_reg_2889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_5,
      Q => m79_reg_2889(1),
      R => '0'
    );
\m79_reg_2889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_4,
      Q => m79_reg_2889(2),
      R => '0'
    );
\m79_reg_2889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_3,
      Q => m79_reg_2889(3),
      R => '0'
    );
\m79_reg_2889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_2,
      Q => m79_reg_2889(4),
      R => '0'
    );
\m79_reg_2889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_1,
      Q => m79_reg_2889(5),
      R => '0'
    );
\m79_reg_2889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_7s_4s_7_1_1_U39_n_0,
      Q => m79_reg_2889(6),
      R => '0'
    );
\m81_reg_2937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_6,
      Q => m81_reg_2937(0),
      R => '0'
    );
\m81_reg_2937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_5,
      Q => m81_reg_2937(1),
      R => '0'
    );
\m81_reg_2937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_4,
      Q => m81_reg_2937(2),
      R => '0'
    );
\m81_reg_2937_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_3,
      Q => m81_reg_2937(3),
      R => '0'
    );
\m81_reg_2937_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_2,
      Q => m81_reg_2937(4),
      R => '0'
    );
\m81_reg_2937_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_1,
      Q => m81_reg_2937(5),
      R => '0'
    );
\m81_reg_2937_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_7s_7s_7_1_1_U47_n_0,
      Q => m81_reg_2937(6),
      R => '0'
    );
m82_reg_2899_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_12ns_2s_13_1_1_U12_n_0,
      A(28) => mul_12ns_2s_13_1_1_U12_n_0,
      A(27) => mul_12ns_2s_13_1_1_U12_n_0,
      A(26) => mul_12ns_2s_13_1_1_U12_n_0,
      A(25) => mul_12ns_2s_13_1_1_U12_n_0,
      A(24) => mul_12ns_2s_13_1_1_U12_n_0,
      A(23) => mul_12ns_2s_13_1_1_U12_n_0,
      A(22) => mul_12ns_2s_13_1_1_U12_n_0,
      A(21) => mul_12ns_2s_13_1_1_U12_n_0,
      A(20) => mul_12ns_2s_13_1_1_U12_n_0,
      A(19) => mul_12ns_2s_13_1_1_U12_n_0,
      A(18) => mul_12ns_2s_13_1_1_U12_n_0,
      A(17) => mul_12ns_2s_13_1_1_U12_n_0,
      A(16) => mul_12ns_2s_13_1_1_U12_n_0,
      A(15) => mul_12ns_2s_13_1_1_U12_n_0,
      A(14) => mul_12ns_2s_13_1_1_U12_n_0,
      A(13) => mul_12ns_2s_13_1_1_U12_n_0,
      A(12) => mul_12ns_2s_13_1_1_U12_n_0,
      A(11) => mul_12ns_2s_13_1_1_U12_n_0,
      A(10) => mul_12ns_2s_13_1_1_U12_n_1,
      A(9) => mul_12ns_2s_13_1_1_U12_n_2,
      A(8) => mul_12ns_2s_13_1_1_U12_n_3,
      A(7) => mul_12ns_2s_13_1_1_U12_n_4,
      A(6) => mul_12ns_2s_13_1_1_U12_n_5,
      A(5) => mul_12ns_2s_13_1_1_U12_n_6,
      A(4) => mul_12ns_2s_13_1_1_U12_n_7,
      A(3) => mul_12ns_2s_13_1_1_U12_n_8,
      A(2) => mul_12ns_2s_13_1_1_U12_n_9,
      A(1) => mul_12ns_2s_13_1_1_U12_n_10,
      A(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m82_reg_2899_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_4s_3s_7_1_1_U35_n_0,
      B(16) => mul_4s_3s_7_1_1_U35_n_0,
      B(15) => mul_4s_3s_7_1_1_U35_n_0,
      B(14) => mul_4s_3s_7_1_1_U35_n_0,
      B(13) => mul_4s_3s_7_1_1_U35_n_0,
      B(12) => mul_4s_3s_7_1_1_U35_n_0,
      B(11) => mul_4s_3s_7_1_1_U35_n_0,
      B(10) => mul_4s_3s_7_1_1_U35_n_0,
      B(9) => mul_4s_3s_7_1_1_U35_n_0,
      B(8) => mul_4s_3s_7_1_1_U35_n_0,
      B(7) => mul_4s_3s_7_1_1_U35_n_0,
      B(6) => mul_4s_3s_7_1_1_U35_n_0,
      B(5) => mul_4s_3s_7_1_1_U35_n_1,
      B(4) => mul_4s_3s_7_1_1_U35_n_2,
      B(3) => mul_4s_3s_7_1_1_U35_n_3,
      B(2) => mul_4s_3s_7_1_1_U35_n_4,
      B(1) => mul_4s_3s_7_1_1_U35_n_5,
      B(0) => mul_4s_3s_7_1_1_U35_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m82_reg_2899_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m82_reg_2899_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m82_reg_2899_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state3,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_4_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state6,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m82_reg_2899_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m82_reg_2899_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_m82_reg_2899_reg_P_UNCONNECTED(47 downto 12),
      P(11) => m82_reg_2899_reg_n_94,
      P(10) => m82_reg_2899_reg_n_95,
      P(9) => m82_reg_2899_reg_n_96,
      P(8) => m82_reg_2899_reg_n_97,
      P(7) => m82_reg_2899_reg_n_98,
      P(6) => m82_reg_2899_reg_n_99,
      P(5) => m82_reg_2899_reg_n_100,
      P(4) => m82_reg_2899_reg_n_101,
      P(3) => m82_reg_2899_reg_n_102,
      P(2) => m82_reg_2899_reg_n_103,
      P(1) => m82_reg_2899_reg_n_104,
      P(0) => m82_reg_2899_reg_n_105,
      PATTERNBDETECT => NLW_m82_reg_2899_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m82_reg_2899_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m82_reg_2899_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m82_reg_2899_reg_UNDERFLOW_UNCONNECTED
    );
\m83_reg_2852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_6,
      Q => m83_reg_2852(0),
      R => '0'
    );
\m83_reg_2852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_5,
      Q => m83_reg_2852(1),
      R => '0'
    );
\m83_reg_2852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_4,
      Q => m83_reg_2852(2),
      R => '0'
    );
\m83_reg_2852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_3,
      Q => m83_reg_2852(3),
      R => '0'
    );
\m83_reg_2852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_2,
      Q => m83_reg_2852(4),
      R => '0'
    );
\m83_reg_2852_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_1,
      Q => m83_reg_2852(5),
      R => '0'
    );
\m83_reg_2852_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_7s_7s_7_1_1_U36_n_0,
      Q => m83_reg_2852(6),
      R => '0'
    );
\m85_reg_2904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_19,
      Q => m85_reg_2904(0),
      R => '0'
    );
\m85_reg_2904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_18,
      Q => m85_reg_2904(1),
      R => '0'
    );
\m85_reg_2904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_17,
      Q => m85_reg_2904(2),
      R => '0'
    );
\m85_reg_2904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_16,
      Q => m85_reg_2904(3),
      R => '0'
    );
m86_reg_2984_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_8s_7s_13_1_1_U48_n_0,
      A(28) => mul_8s_7s_13_1_1_U48_n_0,
      A(27) => mul_8s_7s_13_1_1_U48_n_0,
      A(26) => mul_8s_7s_13_1_1_U48_n_0,
      A(25) => mul_8s_7s_13_1_1_U48_n_0,
      A(24) => mul_8s_7s_13_1_1_U48_n_0,
      A(23) => mul_8s_7s_13_1_1_U48_n_0,
      A(22) => mul_8s_7s_13_1_1_U48_n_0,
      A(21) => mul_8s_7s_13_1_1_U48_n_0,
      A(20) => mul_8s_7s_13_1_1_U48_n_0,
      A(19) => mul_8s_7s_13_1_1_U48_n_0,
      A(18) => mul_8s_7s_13_1_1_U48_n_0,
      A(17) => mul_8s_7s_13_1_1_U48_n_0,
      A(16) => mul_8s_7s_13_1_1_U48_n_0,
      A(15) => mul_8s_7s_13_1_1_U48_n_0,
      A(14) => mul_8s_7s_13_1_1_U48_n_0,
      A(13) => mul_8s_7s_13_1_1_U48_n_0,
      A(12) => mul_8s_7s_13_1_1_U48_n_0,
      A(11) => mul_8s_7s_13_1_1_U48_n_0,
      A(10) => mul_8s_7s_13_1_1_U48_n_0,
      A(9) => mul_8s_7s_13_1_1_U48_n_0,
      A(8) => mul_8s_7s_13_1_1_U48_n_0,
      A(7) => mul_8s_7s_13_1_1_U48_n_1,
      A(6) => mul_8s_7s_13_1_1_U48_n_2,
      A(5) => mul_8s_7s_13_1_1_U48_n_3,
      A(4) => mul_8s_7s_13_1_1_U48_n_4,
      A(3) => mul_8s_7s_13_1_1_U48_n_5,
      A(2) => mul_8s_7s_13_1_1_U48_n_6,
      A(1) => mul_8s_7s_13_1_1_U48_n_7,
      A(0) => mul_8s_7s_13_1_1_U48_n_8,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m86_reg_2984_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_9s_2s_10_1_1_U46_n_1,
      B(16) => mul_9s_2s_10_1_1_U46_n_1,
      B(15) => mul_9s_2s_10_1_1_U46_n_1,
      B(14) => mul_9s_2s_10_1_1_U46_n_1,
      B(13) => mul_9s_2s_10_1_1_U46_n_1,
      B(12) => mul_9s_2s_10_1_1_U46_n_1,
      B(11) => mul_9s_2s_10_1_1_U46_n_1,
      B(10) => mul_9s_2s_10_1_1_U46_n_1,
      B(9) => mul_9s_2s_10_1_1_U46_n_1,
      B(8) => mul_9s_2s_10_1_1_U46_n_1,
      B(7) => mul_9s_2s_10_1_1_U46_n_2,
      B(6) => mul_9s_2s_10_1_1_U46_n_3,
      B(5) => mul_9s_2s_10_1_1_U46_n_4,
      B(4) => mul_9s_2s_10_1_1_U46_n_5,
      B(3) => mul_9s_2s_10_1_1_U46_n_6,
      B(2) => mul_9s_2s_10_1_1_U46_n_7,
      B(1) => mul_9s_2s_10_1_1_U46_n_8,
      B(0) => mul_9s_2s_10_1_1_U46_n_9,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m86_reg_2984_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m86_reg_2984_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m86_reg_2984_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_7_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_7_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_6_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m86_reg_2984_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m86_reg_2984_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_m86_reg_2984_reg_P_UNCONNECTED(47 downto 9),
      P(8) => m86_reg_2984_reg_n_97,
      P(7) => m86_reg_2984_reg_n_98,
      P(6) => m86_reg_2984_reg_n_99,
      P(5) => m86_reg_2984_reg_n_100,
      P(4) => m86_reg_2984_reg_n_101,
      P(3) => m86_reg_2984_reg_n_102,
      P(2) => m86_reg_2984_reg_n_103,
      P(1) => m86_reg_2984_reg_n_104,
      P(0) => m86_reg_2984_reg_n_105,
      PATTERNBDETECT => NLW_m86_reg_2984_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m86_reg_2984_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m86_reg_2984_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m86_reg_2984_reg_UNDERFLOW_UNCONNECTED
    );
\m87_reg_3045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_2,
      Q => sext_ln342_1_fu_1502_p1(7),
      R => '0'
    );
\m87_reg_3045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_1,
      Q => sext_ln342_1_fu_1502_p1(8),
      R => '0'
    );
\m87_reg_3045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_0,
      Q => sext_ln342_1_fu_1502_p1(9),
      R => '0'
    );
\m89_reg_2952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => m89_fu_1107_p2(0),
      Q => m89_reg_2952(0),
      R => '0'
    );
\m89_reg_2952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => m89_fu_1107_p2(1),
      Q => m89_reg_2952(1),
      R => '0'
    );
\m89_reg_2952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => m89_fu_1107_p2(2),
      Q => m89_reg_2952(2),
      R => '0'
    );
\m92_reg_2910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_22,
      Q => m92_reg_2910(0),
      R => '0'
    );
\m92_reg_2910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_21,
      Q => m92_reg_2910(1),
      R => '0'
    );
\m92_reg_2910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_20,
      Q => m92_reg_2910(2),
      R => '0'
    );
\m92_reg_2910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_6s_8_1_1_U38_n_8,
      Q => m92_reg_2910(3),
      R => '0'
    );
\m93_reg_2989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(0),
      Q => m93_reg_2989(0),
      R => '0'
    );
\m93_reg_2989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(1),
      Q => m93_reg_2989(1),
      R => '0'
    );
\m93_reg_2989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(2),
      Q => m93_reg_2989(2),
      R => '0'
    );
\m93_reg_2989_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(3),
      Q => m93_reg_2989(3),
      R => '0'
    );
\m93_reg_2989_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(4),
      Q => m93_reg_2989(4),
      R => '0'
    );
\m93_reg_2989_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => P(5),
      Q => m93_reg_2989(5),
      R => '0'
    );
\m94_reg_3087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_5,
      Q => m94_reg_3087(0),
      R => '0'
    );
\m94_reg_3087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_4,
      Q => m94_reg_3087(1),
      R => '0'
    );
\m94_reg_3087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_3,
      Q => m94_reg_3087(2),
      R => '0'
    );
\m94_reg_3087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_2,
      Q => m94_reg_3087(3),
      R => '0'
    );
\m94_reg_3087_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_1,
      Q => m94_reg_3087(4),
      R => '0'
    );
\m94_reg_3087_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U61_n_0,
      Q => m94_reg_3087(5),
      R => '0'
    );
m95_reg_2996_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_10s_4s_10_1_1_U54_n_10,
      A(28) => mul_10s_4s_10_1_1_U54_n_10,
      A(27) => mul_10s_4s_10_1_1_U54_n_10,
      A(26) => mul_10s_4s_10_1_1_U54_n_10,
      A(25) => mul_10s_4s_10_1_1_U54_n_10,
      A(24) => mul_10s_4s_10_1_1_U54_n_10,
      A(23) => mul_10s_4s_10_1_1_U54_n_10,
      A(22) => mul_10s_4s_10_1_1_U54_n_10,
      A(21) => mul_10s_4s_10_1_1_U54_n_10,
      A(20) => mul_10s_4s_10_1_1_U54_n_10,
      A(19) => mul_10s_4s_10_1_1_U54_n_10,
      A(18) => mul_10s_4s_10_1_1_U54_n_10,
      A(17) => mul_10s_4s_10_1_1_U54_n_10,
      A(16) => mul_10s_4s_10_1_1_U54_n_10,
      A(15) => mul_10s_4s_10_1_1_U54_n_10,
      A(14) => mul_10s_4s_10_1_1_U54_n_10,
      A(13) => mul_10s_4s_10_1_1_U54_n_10,
      A(12) => mul_10s_4s_10_1_1_U54_n_10,
      A(11) => mul_10s_4s_10_1_1_U54_n_10,
      A(10) => mul_10s_4s_10_1_1_U54_n_10,
      A(9) => mul_10s_4s_10_1_1_U54_n_10,
      A(8) => mul_10s_4s_10_1_1_U54_n_10,
      A(7) => mul_10s_4s_10_1_1_U54_n_10,
      A(6) => mul_10s_4s_10_1_1_U54_n_10,
      A(5) => mul_10s_4s_10_1_1_U54_n_11,
      A(4) => mul_10s_4s_10_1_1_U54_n_12,
      A(3) => mul_10s_4s_10_1_1_U54_n_13,
      A(2) => mul_10s_4s_10_1_1_U54_n_14,
      A(1) => mul_10s_4s_10_1_1_U54_n_15,
      A(0) => mul_10s_4s_10_1_1_U54_n_16,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m95_reg_2996_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m(5),
      B(16) => m(5),
      B(15) => m(5),
      B(14) => m(5),
      B(13) => m(5),
      B(12) => m(5),
      B(11) => m(5),
      B(10) => m(5),
      B(9) => m(5),
      B(8) => m(5),
      B(7) => m(5),
      B(6) => m(5),
      B(5 downto 0) => m(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m95_reg_2996_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m95_reg_2996_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m95_reg_2996_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_6_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m95_reg_2996_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m95_reg_2996_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 7) => NLW_m95_reg_2996_reg_P_UNCONNECTED(47 downto 7),
      P(6) => m95_reg_2996_reg_n_99,
      P(5) => m95_reg_2996_reg_n_100,
      P(4) => m95_reg_2996_reg_n_101,
      P(3) => m95_reg_2996_reg_n_102,
      P(2) => m95_reg_2996_reg_n_103,
      P(1) => m95_reg_2996_reg_n_104,
      P(0) => m95_reg_2996_reg_n_105,
      PATTERNBDETECT => NLW_m95_reg_2996_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m95_reg_2996_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m95_reg_2996_reg_n_106,
      PCOUT(46) => m95_reg_2996_reg_n_107,
      PCOUT(45) => m95_reg_2996_reg_n_108,
      PCOUT(44) => m95_reg_2996_reg_n_109,
      PCOUT(43) => m95_reg_2996_reg_n_110,
      PCOUT(42) => m95_reg_2996_reg_n_111,
      PCOUT(41) => m95_reg_2996_reg_n_112,
      PCOUT(40) => m95_reg_2996_reg_n_113,
      PCOUT(39) => m95_reg_2996_reg_n_114,
      PCOUT(38) => m95_reg_2996_reg_n_115,
      PCOUT(37) => m95_reg_2996_reg_n_116,
      PCOUT(36) => m95_reg_2996_reg_n_117,
      PCOUT(35) => m95_reg_2996_reg_n_118,
      PCOUT(34) => m95_reg_2996_reg_n_119,
      PCOUT(33) => m95_reg_2996_reg_n_120,
      PCOUT(32) => m95_reg_2996_reg_n_121,
      PCOUT(31) => m95_reg_2996_reg_n_122,
      PCOUT(30) => m95_reg_2996_reg_n_123,
      PCOUT(29) => m95_reg_2996_reg_n_124,
      PCOUT(28) => m95_reg_2996_reg_n_125,
      PCOUT(27) => m95_reg_2996_reg_n_126,
      PCOUT(26) => m95_reg_2996_reg_n_127,
      PCOUT(25) => m95_reg_2996_reg_n_128,
      PCOUT(24) => m95_reg_2996_reg_n_129,
      PCOUT(23) => m95_reg_2996_reg_n_130,
      PCOUT(22) => m95_reg_2996_reg_n_131,
      PCOUT(21) => m95_reg_2996_reg_n_132,
      PCOUT(20) => m95_reg_2996_reg_n_133,
      PCOUT(19) => m95_reg_2996_reg_n_134,
      PCOUT(18) => m95_reg_2996_reg_n_135,
      PCOUT(17) => m95_reg_2996_reg_n_136,
      PCOUT(16) => m95_reg_2996_reg_n_137,
      PCOUT(15) => m95_reg_2996_reg_n_138,
      PCOUT(14) => m95_reg_2996_reg_n_139,
      PCOUT(13) => m95_reg_2996_reg_n_140,
      PCOUT(12) => m95_reg_2996_reg_n_141,
      PCOUT(11) => m95_reg_2996_reg_n_142,
      PCOUT(10) => m95_reg_2996_reg_n_143,
      PCOUT(9) => m95_reg_2996_reg_n_144,
      PCOUT(8) => m95_reg_2996_reg_n_145,
      PCOUT(7) => m95_reg_2996_reg_n_146,
      PCOUT(6) => m95_reg_2996_reg_n_147,
      PCOUT(5) => m95_reg_2996_reg_n_148,
      PCOUT(4) => m95_reg_2996_reg_n_149,
      PCOUT(3) => m95_reg_2996_reg_n_150,
      PCOUT(2) => m95_reg_2996_reg_n_151,
      PCOUT(1) => m95_reg_2996_reg_n_152,
      PCOUT(0) => m95_reg_2996_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m95_reg_2996_reg_UNDERFLOW_UNCONNECTED
    );
\m97_reg_3003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => m97_fu_1185_p2(0),
      Q => m97_reg_3003(0),
      R => '0'
    );
\m97_reg_3003_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => m97_fu_1185_p2(1),
      Q => m97_reg_3003(1),
      R => '0'
    );
\m97_reg_3003_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => m97_fu_1185_p2(2),
      Q => m97_reg_3003(2),
      R => '0'
    );
m98_reg_3008_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_8s_7s_13_1_1_U48_n_0,
      A(28) => mul_8s_7s_13_1_1_U48_n_0,
      A(27) => mul_8s_7s_13_1_1_U48_n_0,
      A(26) => mul_8s_7s_13_1_1_U48_n_0,
      A(25) => mul_8s_7s_13_1_1_U48_n_0,
      A(24) => mul_8s_7s_13_1_1_U48_n_0,
      A(23) => mul_8s_7s_13_1_1_U48_n_0,
      A(22) => mul_8s_7s_13_1_1_U48_n_0,
      A(21) => mul_8s_7s_13_1_1_U48_n_0,
      A(20) => mul_8s_7s_13_1_1_U48_n_0,
      A(19) => mul_8s_7s_13_1_1_U48_n_0,
      A(18) => mul_8s_7s_13_1_1_U48_n_0,
      A(17) => mul_8s_7s_13_1_1_U48_n_0,
      A(16) => mul_8s_7s_13_1_1_U48_n_0,
      A(15) => mul_8s_7s_13_1_1_U48_n_0,
      A(14) => mul_8s_7s_13_1_1_U48_n_0,
      A(13) => mul_8s_7s_13_1_1_U48_n_0,
      A(12) => mul_8s_7s_13_1_1_U48_n_0,
      A(11) => mul_8s_7s_13_1_1_U48_n_0,
      A(10) => mul_8s_7s_13_1_1_U48_n_0,
      A(9) => mul_8s_7s_13_1_1_U48_n_0,
      A(8) => mul_8s_7s_13_1_1_U48_n_0,
      A(7) => mul_8s_7s_13_1_1_U48_n_1,
      A(6) => mul_8s_7s_13_1_1_U48_n_2,
      A(5) => mul_8s_7s_13_1_1_U48_n_3,
      A(4) => mul_8s_7s_13_1_1_U48_n_4,
      A(3) => mul_8s_7s_13_1_1_U48_n_5,
      A(2) => mul_8s_7s_13_1_1_U48_n_6,
      A(1) => mul_8s_7s_13_1_1_U48_n_7,
      A(0) => mul_8s_7s_13_1_1_U48_n_8,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m98_reg_3008_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mul_9s_2s_10_1_1_U46_n_1,
      B(16) => mul_9s_2s_10_1_1_U46_n_1,
      B(15) => mul_9s_2s_10_1_1_U46_n_1,
      B(14) => mul_9s_2s_10_1_1_U46_n_1,
      B(13) => mul_9s_2s_10_1_1_U46_n_1,
      B(12) => mul_9s_2s_10_1_1_U46_n_1,
      B(11) => mul_9s_2s_10_1_1_U46_n_1,
      B(10) => mul_9s_2s_10_1_1_U46_n_1,
      B(9) => mul_9s_2s_10_1_1_U46_n_1,
      B(8) => mul_9s_2s_10_1_1_U46_n_1,
      B(7) => mul_9s_2s_10_1_1_U46_n_2,
      B(6) => mul_9s_2s_10_1_1_U46_n_3,
      B(5) => mul_9s_2s_10_1_1_U46_n_4,
      B(4) => mul_9s_2s_10_1_1_U46_n_5,
      B(3) => mul_9s_2s_10_1_1_U46_n_6,
      B(2) => mul_9s_2s_10_1_1_U46_n_7,
      B(1) => mul_9s_2s_10_1_1_U46_n_8,
      B(0) => mul_9s_2s_10_1_1_U46_n_9,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m98_reg_3008_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 6) => B"000000000000000000000000000000000000000000",
      C(5) => mul_9s_2s_10_1_1_U46_n_4,
      C(4) => mul_9s_2s_10_1_1_U46_n_5,
      C(3) => mul_9s_2s_10_1_1_U46_n_6,
      C(2) => mul_9s_2s_10_1_1_U46_n_7,
      C(1) => mul_9s_2s_10_1_1_U46_n_8,
      C(0) => mul_9s_2s_10_1_1_U46_n_9,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m98_reg_3008_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m98_reg_3008_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_7_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_7_ap_vld\,
      CEC => \^out_data_7_ap_vld\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_6_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m98_reg_3008_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_m98_reg_3008_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 6) => NLW_m98_reg_3008_reg_P_UNCONNECTED(47 downto 6),
      P(5) => m98_reg_3008_reg_n_100,
      P(4) => m98_reg_3008_reg_n_101,
      P(3) => m98_reg_3008_reg_n_102,
      P(2) => m98_reg_3008_reg_n_103,
      P(1) => m98_reg_3008_reg_n_104,
      P(0) => m98_reg_3008_reg_n_105,
      PATTERNBDETECT => NLW_m98_reg_3008_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m98_reg_3008_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m98_reg_3008_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m98_reg_3008_reg_UNDERFLOW_UNCONNECTED
    );
mac_muladd_10s_10s_10s_10_4_1_U142: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_10s_10s_10s_10_4_1
     port map (
      A(8) => mul_12ns_2s_13_1_1_U12_n_2,
      A(7) => mul_12ns_2s_13_1_1_U12_n_3,
      A(6) => mul_12ns_2s_13_1_1_U12_n_4,
      A(5) => mul_12ns_2s_13_1_1_U12_n_5,
      A(4) => mul_12ns_2s_13_1_1_U12_n_6,
      A(3) => mul_12ns_2s_13_1_1_U12_n_7,
      A(2) => mul_12ns_2s_13_1_1_U12_n_8,
      A(1) => mul_12ns_2s_13_1_1_U12_n_9,
      A(0) => mul_12ns_2s_13_1_1_U12_n_10,
      D(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_0,
      DI(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_11,
      DI(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_12,
      O(2) => mul_8s_6s_8_1_1_U38_n_5,
      O(1) => mul_8s_6s_8_1_1_U38_n_6,
      O(0) => mul_8s_6s_8_1_1_U38_n_7,
      P(9) => m33_reg_2606_reg_n_96,
      P(8) => m33_reg_2606_reg_n_97,
      P(7) => m33_reg_2606_reg_n_98,
      P(6) => m33_reg_2606_reg_n_99,
      P(5) => m33_reg_2606_reg_n_100,
      P(4) => m33_reg_2606_reg_n_101,
      P(3) => m33_reg_2606_reg_n_102,
      P(2) => m33_reg_2606_reg_n_103,
      P(1) => m33_reg_2606_reg_n_104,
      P(0) => m33_reg_2606_reg_n_105,
      Q(0) => \^out_data_2_ap_vld\,
      S(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_13,
      S(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_14,
      S(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_15,
      ap_clk => ap_clk,
      in_data_22(1 downto 0) => in_data_22(1 downto 0),
      m70_reg_2836(3 downto 0) => m70_reg_2836(3 downto 0),
      \m70_reg_2836_reg[3]\(3) => mac_muladd_10s_10s_10s_10_4_1_U142_n_16,
      \m70_reg_2836_reg[3]\(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_17,
      \m70_reg_2836_reg[3]\(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_18,
      \m70_reg_2836_reg[3]\(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_19,
      m82_reg_2899_reg(5 downto 1) => trunc_ln277_reg_2576(11 downto 7),
      m82_reg_2899_reg(0) => trunc_ln277_reg_2576(0),
      p_reg_reg(9) => mac_muladd_10s_10s_10s_10_4_1_U142_n_1,
      p_reg_reg(8) => mac_muladd_10s_10s_10s_10_4_1_U142_n_2,
      p_reg_reg(7) => mac_muladd_10s_10s_10s_10_4_1_U142_n_3,
      p_reg_reg(6) => mac_muladd_10s_10s_10s_10_4_1_U142_n_4,
      p_reg_reg(5) => mac_muladd_10s_10s_10s_10_4_1_U142_n_5,
      p_reg_reg(4) => mac_muladd_10s_10s_10s_10_4_1_U142_n_6,
      p_reg_reg(3) => mac_muladd_10s_10s_10s_10_4_1_U142_n_7,
      p_reg_reg(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_8,
      p_reg_reg(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_9,
      p_reg_reg(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_10,
      p_reg_reg_0(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_20,
      p_reg_reg_0(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_21,
      p_reg_reg_0(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_22,
      p_reg_reg_1(8) => m51_reg_2632_reg_n_97,
      p_reg_reg_1(7) => m51_reg_2632_reg_n_98,
      p_reg_reg_1(6) => m51_reg_2632_reg_n_99,
      p_reg_reg_1(5) => m51_reg_2632_reg_n_100,
      p_reg_reg_1(4) => m51_reg_2632_reg_n_101,
      p_reg_reg_1(3) => m51_reg_2632_reg_n_102,
      p_reg_reg_1(2) => m51_reg_2632_reg_n_103,
      p_reg_reg_1(1) => m51_reg_2632_reg_n_104,
      p_reg_reg_1(0) => m51_reg_2632_reg_n_105,
      p_reg_reg_2(9) => m45_fu_773_p2_n_96,
      p_reg_reg_2(8) => m45_fu_773_p2_n_97,
      p_reg_reg_2(7) => m45_fu_773_p2_n_98,
      p_reg_reg_2(6) => m45_fu_773_p2_n_99,
      p_reg_reg_2(5) => m45_fu_773_p2_n_100,
      p_reg_reg_2(4) => m45_fu_773_p2_n_101,
      p_reg_reg_2(3) => m45_fu_773_p2_n_102,
      p_reg_reg_2(2) => m45_fu_773_p2_n_103,
      p_reg_reg_2(1) => m45_fu_773_p2_n_104,
      p_reg_reg_2(0) => m45_fu_773_p2_n_105
    );
mac_muladd_7s_6s_6s_7_4_1_U146: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mac_muladd_7s_6s_6s_7_4_1
     port map (
      CO(0) => mul_7s_5s_10_1_1_U137_n_14,
      D(4) => mul_6s_4s_6_1_1_U120_n_3,
      D(3) => mul_6s_4s_6_1_1_U120_n_4,
      D(2) => mul_6s_4s_6_1_1_U120_n_5,
      D(1) => mul_10s_10s_10_1_1_U111_n_10,
      D(0) => mul_10s_10s_10_1_1_U111_n_11,
      DI(0) => m171_reg_3523(5),
      O(3) => mul_7s_5s_10_1_1_U137_n_10,
      O(2) => mul_7s_5s_10_1_1_U137_n_11,
      O(1) => mul_7s_5s_10_1_1_U137_n_12,
      O(0) => mul_7s_5s_10_1_1_U137_n_13,
      Q(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_12,
      S(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_8,
      S(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_9,
      S(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_10,
      S(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_11,
      \a_reg_reg[5]\(5 downto 0) => trunc_ln425_reg_3555(5 downto 0),
      ap_clk => ap_clk,
      m174_reg_3615(4 downto 0) => m174_reg_3615(4 downto 0),
      \m174_reg_3615_reg[0]\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_1,
      \m174_reg_3615_reg[0]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_2,
      \m174_reg_3615_reg[0]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_3,
      \m174_reg_3615_reg[0]_0\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_4,
      \m174_reg_3615_reg[0]_0\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_5,
      \m174_reg_3615_reg[0]_0\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_6,
      \m174_reg_3615_reg[0]_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_7,
      \m174_reg_3615_reg[1]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_26,
      \m174_reg_3615_reg[4]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_13,
      \m174_reg_3615_reg[4]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_14,
      \p_reg_reg[0]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_27,
      \p_reg_reg[0]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_28,
      \p_reg_reg[2]\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_15,
      \p_reg_reg[2]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_16,
      \p_reg_reg[2]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_17,
      \p_reg_reg[4]\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_22,
      \p_reg_reg[4]\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_23,
      \p_reg_reg[4]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_24,
      \p_reg_reg[4]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_25,
      \p_reg_reg[6]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_0,
      \p_reg_reg[6]_0\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_18,
      \p_reg_reg[6]_0\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_19,
      \p_reg_reg[6]_0\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_20,
      \p_reg_reg[6]_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_21,
      \tmp_product__26_carry__0_i_4\(0) => mul_7s_5s_10_1_1_U137_n_15,
      trunc_ln404_2_reg_3540(4 downto 0) => trunc_ln404_2_reg_3540(4 downto 0)
    );
mul_10s_10s_10_1_1_U111: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_10s_10_1_1
     port map (
      A(7) => mul_10s_5s_10_1_1_U107_n_0,
      A(6) => mul_10s_5s_10_1_1_U107_n_1,
      A(5) => mul_10s_5s_10_1_1_U107_n_2,
      A(4) => mul_10s_5s_10_1_1_U107_n_3,
      A(3) => mul_10s_5s_10_1_1_U107_n_4,
      A(2) => mul_10s_5s_10_1_1_U107_n_5,
      A(1) => mul_10s_5s_10_1_1_U107_n_6,
      A(0) => mul_10s_5s_10_1_1_U107_n_7,
      D(9) => mul_9s_9s_14_1_1_U105_n_2,
      D(8) => mul_9s_9s_14_1_1_U105_n_3,
      D(7) => mul_9s_9s_14_1_1_U105_n_4,
      D(6) => mul_9s_9s_14_1_1_U105_n_5,
      D(5) => mul_9s_9s_14_1_1_U105_n_6,
      D(4) => mul_9s_9s_14_1_1_U105_n_7,
      D(3) => mul_9s_9s_14_1_1_U105_n_8,
      D(2) => mul_9s_9s_14_1_1_U105_n_9,
      D(1) => mul_9s_9s_14_1_1_U105_n_10,
      D(0) => mul_9s_9s_14_1_1_U105_n_11,
      DI(2) => mul_10s_10s_10_1_1_U111_n_0,
      DI(1) => mul_10s_10s_10_1_1_U111_n_1,
      DI(0) => mul_10s_10s_10_1_1_U111_n_2,
      O(2) => mul_6s_4s_6_1_1_U120_n_0,
      O(1) => mul_6s_4s_6_1_1_U120_n_1,
      O(0) => mul_6s_4s_6_1_1_U120_n_2,
      Q(1) => \^out_data_18_ap_vld\,
      Q(0) => ap_CS_fsm_state17,
      S(3) => mul_10s_10s_10_1_1_U111_n_3,
      S(2) => mul_10s_10s_10_1_1_U111_n_4,
      S(1) => mul_10s_10s_10_1_1_U111_n_5,
      S(0) => mul_10s_10s_10_1_1_U111_n_6,
      ap_clk => ap_clk,
      \b_reg_reg[5]\(2 downto 0) => sext_ln408_reg_3550(3 downto 1),
      factor_fu_2240_p3(6 downto 0) => factor_fu_2240_p3(7 downto 1),
      out_data_19(10) => \^out_data_19\(15),
      out_data_19(9 downto 0) => \^out_data_19\(9 downto 0),
      p_reg_reg(3) => mul_7s_6s_7_1_1_U128_n_4,
      p_reg_reg(2) => mul_7s_6s_7_1_1_U128_n_5,
      p_reg_reg(1) => mul_7s_6s_7_1_1_U128_n_6,
      p_reg_reg(0) => mul_7s_6s_7_1_1_U128_n_7,
      p_reg_reg_0(3) => mul_7s_6s_7_1_1_U128_n_0,
      p_reg_reg_0(2) => mul_7s_6s_7_1_1_U128_n_1,
      p_reg_reg_0(1) => mul_7s_6s_7_1_1_U128_n_2,
      p_reg_reg_0(0) => mul_7s_6s_7_1_1_U128_n_3,
      \sext_ln408_reg_3550_reg[2]\(1) => mul_10s_10s_10_1_1_U111_n_10,
      \sext_ln408_reg_3550_reg[2]\(0) => mul_10s_10s_10_1_1_U111_n_11,
      \sext_ln425_reg_3636_reg[5]\(3) => mul_10s_10s_10_1_1_U111_n_28,
      \sext_ln425_reg_3636_reg[5]\(2) => mul_10s_10s_10_1_1_U111_n_29,
      \sext_ln425_reg_3636_reg[5]\(1) => mul_10s_10s_10_1_1_U111_n_30,
      \sext_ln425_reg_3636_reg[5]\(0) => mul_10s_10s_10_1_1_U111_n_31,
      tmp_product_0(1) => mul_10s_10s_10_1_1_U111_n_8,
      tmp_product_0(0) => mul_10s_10s_10_1_1_U111_n_9,
      tmp_product_1(2) => mul_10s_10s_10_1_1_U111_n_12,
      tmp_product_1(1) => mul_10s_10s_10_1_1_U111_n_13,
      tmp_product_1(0) => mul_10s_10s_10_1_1_U111_n_14,
      tmp_product_2(0) => mul_10s_10s_10_1_1_U111_n_15,
      tmp_product_3(2) => mul_10s_10s_10_1_1_U111_n_16,
      tmp_product_3(1) => mul_10s_10s_10_1_1_U111_n_17,
      tmp_product_3(0) => mul_10s_10s_10_1_1_U111_n_18,
      tmp_product_4(2) => mul_10s_10s_10_1_1_U111_n_19,
      tmp_product_4(1) => mul_10s_10s_10_1_1_U111_n_20,
      tmp_product_4(0) => mul_10s_10s_10_1_1_U111_n_21,
      tmp_product_5(1) => mul_10s_10s_10_1_1_U111_n_22,
      tmp_product_5(0) => mul_10s_10s_10_1_1_U111_n_23,
      tmp_product_6(3) => mul_10s_10s_10_1_1_U111_n_24,
      tmp_product_6(2) => mul_10s_10s_10_1_1_U111_n_25,
      tmp_product_6(1) => mul_10s_10s_10_1_1_U111_n_26,
      tmp_product_6(0) => mul_10s_10s_10_1_1_U111_n_27,
      tmp_product_7(1) => mul_10s_10s_10_1_1_U111_n_32,
      tmp_product_7(0) => mul_10s_10s_10_1_1_U111_n_33,
      tmp_product_8(2 downto 0) => m159_reg_3420(4 downto 2),
      \tmp_product__0_carry\(3) => mul_10s_10s_10_1_1_U111_n_34,
      \tmp_product__0_carry\(2) => mul_10s_10s_10_1_1_U111_n_35,
      \tmp_product__0_carry\(1) => mul_10s_10s_10_1_1_U111_n_36,
      \tmp_product__0_carry\(0) => mul_10s_10s_10_1_1_U111_n_37,
      \tmp_product__10_carry_i_3_0\(4 downto 0) => sext_ln425_reg_3636(5 downto 1),
      \tmp_product_carry__0_i_4_0\(6 downto 0) => trunc_ln392_reg_3431(7 downto 1),
      \trunc_ln392_reg_3431_reg[1]\ => mul_10s_10s_10_1_1_U111_n_7
    );
mul_10s_4s_10_1_1_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_4s_10_1_1
     port map (
      O(2) => mul_10s_4s_10_1_1_U54_n_10,
      O(1) => mul_10s_4s_10_1_1_U54_n_11,
      O(0) => mul_10s_4s_10_1_1_U54_n_12,
      Q(3 downto 0) => m85_reg_2904(3 downto 0),
      out_data_8(9 downto 0) => \^out_data_8\(9 downto 0),
      \tmp_product__0_carry__1_i_4__2_0\(9 downto 0) => m74_reg_2879(9 downto 0),
      trunc_ln320_reg_2958(9 downto 0) => trunc_ln320_reg_2958(9 downto 0),
      \trunc_ln320_reg_2958_reg[3]\(3) => mul_10s_4s_10_1_1_U54_n_13,
      \trunc_ln320_reg_2958_reg[3]\(2) => mul_10s_4s_10_1_1_U54_n_14,
      \trunc_ln320_reg_2958_reg[3]\(1) => mul_10s_4s_10_1_1_U54_n_15,
      \trunc_ln320_reg_2958_reg[3]\(0) => mul_10s_4s_10_1_1_U54_n_16
    );
mul_10s_5s_10_1_1_U107: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_10_1_1
     port map (
      A(7) => mul_10s_5s_10_1_1_U107_n_0,
      A(6) => mul_10s_5s_10_1_1_U107_n_1,
      A(5) => mul_10s_5s_10_1_1_U107_n_2,
      A(4) => mul_10s_5s_10_1_1_U107_n_3,
      A(3) => mul_10s_5s_10_1_1_U107_n_4,
      A(2) => mul_10s_5s_10_1_1_U107_n_5,
      A(1) => mul_10s_5s_10_1_1_U107_n_6,
      A(0) => mul_10s_5s_10_1_1_U107_n_7,
      DI(2) => mul_10s_10s_10_1_1_U111_n_0,
      DI(1) => mul_10s_10s_10_1_1_U111_n_1,
      DI(0) => mul_10s_10s_10_1_1_U111_n_2,
      Q(3 downto 0) => trunc_ln392_reg_3431(3 downto 0),
      S(3) => mul_10s_10s_10_1_1_U111_n_3,
      S(2) => mul_10s_10s_10_1_1_U111_n_4,
      S(1) => mul_10s_10s_10_1_1_U111_n_5,
      S(0) => mul_10s_10s_10_1_1_U111_n_6,
      tmp_product(2 downto 0) => m159_reg_3420(4 downto 2),
      tmp_product_0 => mul_10s_10s_10_1_1_U111_n_7
    );
mul_10s_5s_13_1_1_U141: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1
     port map (
      Q(2 downto 0) => m205_reg_3704(4 downto 2),
      out_data_26(10 downto 0) => \^out_data_26\(12 downto 2),
      \out_data_26[12]\(9 downto 0) => m198_reg_3740(9 downto 0)
    );
mul_10s_5s_13_1_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_5s_13_1_1_0
     port map (
      A(12) => mul_10s_5s_13_1_1_U3_n_0,
      A(11) => mul_10s_5s_13_1_1_U3_n_1,
      A(10) => mul_10s_5s_13_1_1_U3_n_2,
      A(9) => mul_10s_5s_13_1_1_U3_n_3,
      A(8) => mul_10s_5s_13_1_1_U3_n_4,
      A(7) => mul_10s_5s_13_1_1_U3_n_5,
      A(6) => mul_10s_5s_13_1_1_U3_n_6,
      A(5) => mul_10s_5s_13_1_1_U3_n_7,
      A(4) => mul_10s_5s_13_1_1_U3_n_8,
      A(3) => mul_10s_5s_13_1_1_U3_n_9,
      A(2) => mul_10s_5s_13_1_1_U3_n_10,
      A(1) => mul_10s_5s_13_1_1_U3_n_11,
      A(0) => mul_10s_5s_13_1_1_U3_n_12,
      in_data_11(4 downto 0) => in_data_11(4 downto 0),
      in_data_8(9 downto 0) => in_data_8(9 downto 0),
      tmp_product => mul_13s_9s_16_1_1_U17_n_14
    );
mul_10s_7s_14_1_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_7s_14_1_1
     port map (
      P(11) => mul_10s_7s_14_1_1_U59_n_0,
      P(10) => mul_10s_7s_14_1_1_U59_n_1,
      P(9) => mul_10s_7s_14_1_1_U59_n_2,
      P(8) => mul_10s_7s_14_1_1_U59_n_3,
      P(7) => mul_10s_7s_14_1_1_U59_n_4,
      P(6) => mul_10s_7s_14_1_1_U59_n_5,
      P(5) => mul_10s_7s_14_1_1_U59_n_6,
      P(4) => mul_10s_7s_14_1_1_U59_n_7,
      P(3) => mul_10s_7s_14_1_1_U59_n_8,
      P(2) => mul_10s_7s_14_1_1_U59_n_9,
      P(1) => mul_10s_7s_14_1_1_U59_n_10,
      P(0) => mul_10s_7s_14_1_1_U59_n_11,
      Q(0) => \^out_data_7_ap_vld\,
      ap_clk => ap_clk,
      out_data_10(14) => \^out_data_10\(15),
      out_data_10(13 downto 0) => \^out_data_10\(13 downto 0),
      tmp_product_0(6) => m95_reg_2996_reg_n_99,
      tmp_product_0(5) => m95_reg_2996_reg_n_100,
      tmp_product_0(4) => m95_reg_2996_reg_n_101,
      tmp_product_0(3) => m95_reg_2996_reg_n_102,
      tmp_product_0(2) => m95_reg_2996_reg_n_103,
      tmp_product_0(1) => m95_reg_2996_reg_n_104,
      tmp_product_0(0) => m95_reg_2996_reg_n_105,
      tmp_product_1(9) => mul_9s_2s_10_1_1_U46_n_0,
      tmp_product_1(8) => mul_9s_2s_10_1_1_U46_n_1,
      tmp_product_1(7) => mul_9s_2s_10_1_1_U46_n_2,
      tmp_product_1(6) => mul_9s_2s_10_1_1_U46_n_3,
      tmp_product_1(5) => mul_9s_2s_10_1_1_U46_n_4,
      tmp_product_1(4) => mul_9s_2s_10_1_1_U46_n_5,
      tmp_product_1(3) => mul_9s_2s_10_1_1_U46_n_6,
      tmp_product_1(2) => mul_9s_2s_10_1_1_U46_n_7,
      tmp_product_1(1) => mul_9s_2s_10_1_1_U46_n_8,
      tmp_product_1(0) => mul_9s_2s_10_1_1_U46_n_9
    );
mul_10s_8s_12_1_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_10s_8s_12_1_1
     port map (
      B(7) => mul_8s_8s_8_1_1_U29_n_0,
      B(6) => mul_8s_8s_8_1_1_U29_n_1,
      B(5) => mul_8s_8s_8_1_1_U29_n_2,
      B(4) => mul_8s_8s_8_1_1_U29_n_3,
      B(3) => mul_8s_8s_8_1_1_U29_n_4,
      B(2) => mul_8s_8s_8_1_1_U29_n_5,
      B(1) => mul_8s_8s_8_1_1_U29_n_6,
      B(0) => mul_8s_8s_8_1_1_U29_n_7,
      DI(2) => mul_10s_8s_12_1_1_U34_n_12,
      DI(1) => mul_10s_8s_12_1_1_U34_n_13,
      DI(0) => mul_10s_8s_12_1_1_U34_n_14,
      P(9) => mul_9s_8s_10_1_1_U26_n_0,
      P(8) => mul_9s_8s_10_1_1_U26_n_1,
      P(7) => mul_9s_8s_10_1_1_U26_n_2,
      P(6) => mul_9s_8s_10_1_1_U26_n_3,
      P(5) => mul_9s_8s_10_1_1_U26_n_4,
      P(4) => mul_9s_8s_10_1_1_U26_n_5,
      P(3) => mul_9s_8s_10_1_1_U26_n_6,
      P(2) => mul_9s_8s_10_1_1_U26_n_7,
      P(1) => mul_9s_8s_10_1_1_U26_n_8,
      P(0) => mul_9s_8s_10_1_1_U26_n_9,
      Q(0) => \^out_data_2_ap_vld\,
      S(3) => mul_10s_8s_12_1_1_U34_n_15,
      S(2) => mul_10s_8s_12_1_1_U34_n_16,
      S(1) => mul_10s_8s_12_1_1_U34_n_17,
      S(0) => mul_10s_8s_12_1_1_U34_n_18,
      ap_clk => ap_clk,
      out_data_4(11 downto 0) => \^out_data_4\(11 downto 0),
      \tmp_product__0_carry__0\(6 downto 0) => trunc_ln292_reg_2701(7 downto 1),
      trunc_ln288_reg_2695(5 downto 0) => trunc_ln288_reg_2695(5 downto 0),
      \trunc_ln292_reg_2701_reg[4]\(0) => mul_10s_8s_12_1_1_U34_n_19
    );
mul_11s_11s_11_1_1_U123: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1
     port map (
      P(10) => mul_11s_11s_11_1_1_U123_n_0,
      P(9) => mul_11s_11s_11_1_1_U123_n_1,
      P(8) => mul_11s_11s_11_1_1_U123_n_2,
      P(7) => mul_11s_11s_11_1_1_U123_n_3,
      P(6) => mul_11s_11s_11_1_1_U123_n_4,
      P(5) => mul_11s_11s_11_1_1_U123_n_5,
      P(4) => mul_11s_11s_11_1_1_U123_n_6,
      P(3) => mul_11s_11s_11_1_1_U123_n_7,
      P(2) => mul_11s_11s_11_1_1_U123_n_8,
      P(1) => mul_11s_11s_11_1_1_U123_n_9,
      P(0) => mul_11s_11s_11_1_1_U123_n_10,
      Q(0) => \^out_data_18_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(10) => mul_13s_13s_13_1_1_U109_n_2,
      tmp_product_0(9) => mul_13s_13s_13_1_1_U109_n_3,
      tmp_product_0(8) => mul_13s_13s_13_1_1_U109_n_4,
      tmp_product_0(7) => mul_13s_13s_13_1_1_U109_n_5,
      tmp_product_0(6) => mul_13s_13s_13_1_1_U109_n_6,
      tmp_product_0(5) => mul_13s_13s_13_1_1_U109_n_7,
      tmp_product_0(4) => mul_13s_13s_13_1_1_U109_n_8,
      tmp_product_0(3) => mul_13s_13s_13_1_1_U109_n_9,
      tmp_product_0(2) => mul_13s_13s_13_1_1_U109_n_10,
      tmp_product_0(1) => mul_13s_13s_13_1_1_U109_n_11,
      tmp_product_0(0) => mul_13s_13s_13_1_1_U109_n_12,
      tmp_product_1(10) => mul_9s_9s_14_1_1_U115_n_3,
      tmp_product_1(9) => mul_9s_9s_14_1_1_U115_n_4,
      tmp_product_1(8) => mul_9s_9s_14_1_1_U115_n_5,
      tmp_product_1(7) => mul_9s_9s_14_1_1_U115_n_6,
      tmp_product_1(6) => mul_9s_9s_14_1_1_U115_n_7,
      tmp_product_1(5) => mul_9s_9s_14_1_1_U115_n_8,
      tmp_product_1(4) => mul_9s_9s_14_1_1_U115_n_9,
      tmp_product_1(3) => mul_9s_9s_14_1_1_U115_n_10,
      tmp_product_1(2) => mul_9s_9s_14_1_1_U115_n_11,
      tmp_product_1(1) => mul_9s_9s_14_1_1_U115_n_12,
      tmp_product_1(0) => mul_9s_9s_14_1_1_U115_n_13
    );
mul_11s_11s_11_1_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_11s_11_1_1_1
     port map (
      D(10) => mul_11s_11s_11_1_1_U83_n_0,
      D(9) => mul_11s_11s_11_1_1_U83_n_1,
      D(8) => mul_11s_11s_11_1_1_U83_n_2,
      D(7) => mul_11s_11s_11_1_1_U83_n_3,
      D(6) => mul_11s_11s_11_1_1_U83_n_4,
      D(5) => mul_11s_11s_11_1_1_U83_n_5,
      D(4) => mul_11s_11s_11_1_1_U83_n_6,
      D(3) => mul_11s_11s_11_1_1_U83_n_7,
      D(2) => mul_11s_11s_11_1_1_U83_n_8,
      D(1) => mul_11s_11s_11_1_1_U83_n_9,
      D(0) => mul_11s_11s_11_1_1_U83_n_10,
      Q(1) => \^out_data_11_ap_vld\,
      Q(0) => ap_CS_fsm_state10,
      ad0(6) => mul_11s_11s_11_1_1_U83_n_11,
      ad0(5) => mul_11s_11s_11_1_1_U83_n_12,
      ad0(4) => mul_11s_11s_11_1_1_U83_n_13,
      ad0(3) => mul_11s_11s_11_1_1_U83_n_14,
      ad0(2) => mul_11s_11s_11_1_1_U83_n_15,
      ad0(1) => mul_11s_11s_11_1_1_U83_n_16,
      ad0(0) => mul_11s_11s_11_1_1_U83_n_17,
      ap_clk => ap_clk,
      tmp_product_0(10) => mul_12s_6s_12_1_1_U62_n_1,
      tmp_product_0(9) => mul_12s_6s_12_1_1_U62_n_2,
      tmp_product_0(8) => mul_12s_6s_12_1_1_U62_n_3,
      tmp_product_0(7) => mul_12s_6s_12_1_1_U62_n_4,
      tmp_product_0(6) => mul_12s_6s_12_1_1_U62_n_5,
      tmp_product_0(5) => mul_12s_6s_12_1_1_U62_n_6,
      tmp_product_0(4) => mul_12s_6s_12_1_1_U62_n_7,
      tmp_product_0(3) => mul_12s_6s_12_1_1_U62_n_8,
      tmp_product_0(2) => mul_12s_6s_12_1_1_U62_n_9,
      tmp_product_0(1) => mul_12s_6s_12_1_1_U62_n_10,
      tmp_product_0(0) => mul_12s_6s_12_1_1_U62_n_11,
      tmp_product_1(5 downto 0) => m94_reg_3087(5 downto 0),
      tmp_product_2(2 downto 0) => sext_ln342_1_fu_1502_p1(9 downto 7),
      trunc_ln324_reg_3052(5 downto 0) => trunc_ln324_reg_3052(5 downto 0)
    );
mul_11s_5s_11_1_1_U89: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_11_1_1
     port map (
      B(10) => mul_11s_5s_11_1_1_U89_n_0,
      B(9) => mul_11s_5s_11_1_1_U89_n_1,
      B(8) => mul_11s_5s_11_1_1_U89_n_2,
      B(7) => mul_11s_5s_11_1_1_U89_n_3,
      B(6) => mul_11s_5s_11_1_1_U89_n_4,
      B(5) => mul_11s_5s_11_1_1_U89_n_5,
      B(4) => mul_11s_5s_11_1_1_U89_n_6,
      B(3) => mul_11s_5s_11_1_1_U89_n_7,
      B(2) => mul_11s_5s_11_1_1_U89_n_8,
      B(1) => mul_11s_5s_11_1_1_U89_n_9,
      B(0) => mul_11s_5s_11_1_1_U89_n_10,
      Q(4 downto 0) => m117_reg_3119(4 downto 0),
      \tmp_product__0_carry__1_0\(10 downto 0) => m125_reg_3253(10 downto 0)
    );
mul_11s_5s_12_1_1_U87: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_5s_12_1_1
     port map (
      D(11) => mul_11s_5s_12_1_1_U87_n_0,
      D(10) => mul_11s_5s_12_1_1_U87_n_1,
      D(9) => mul_11s_5s_12_1_1_U87_n_2,
      D(8) => mul_11s_5s_12_1_1_U87_n_3,
      D(7) => mul_11s_5s_12_1_1_U87_n_4,
      D(6) => mul_11s_5s_12_1_1_U87_n_5,
      D(5) => mul_11s_5s_12_1_1_U87_n_6,
      D(4) => mul_11s_5s_12_1_1_U87_n_7,
      D(3) => mul_11s_5s_12_1_1_U87_n_8,
      D(2) => mul_11s_5s_12_1_1_U87_n_9,
      D(1) => mul_11s_5s_12_1_1_U87_n_10,
      D(0) => mul_11s_5s_12_1_1_U87_n_11,
      DI(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_15,
      DI(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_16,
      DI(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_17,
      Q(4 downto 0) => m117_reg_3119(4 downto 0),
      S(3) => am_addmul_11s_10s_11s_11_4_1_U145_n_11,
      S(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_12,
      S(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_13,
      S(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_14,
      m131_reg_3223(5 downto 0) => m131_reg_3223(8 downto 3),
      trunc_ln380_reg_3243(2 downto 0) => trunc_ln380_reg_3243(2 downto 0)
    );
mul_11s_6s_13_1_1_U108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_6s_13_1_1
     port map (
      B(5) => mul_6s_6s_6_1_1_U73_n_0,
      B(4) => mul_6s_6s_6_1_1_U73_n_1,
      B(3) => mul_6s_6s_6_1_1_U73_n_2,
      B(2) => mul_6s_6s_6_1_1_U73_n_3,
      B(1) => mul_6s_6s_6_1_1_U73_n_4,
      B(0) => mul_6s_6s_6_1_1_U73_n_5,
      DI(0) => mul_11s_6s_13_1_1_U108_n_14,
      P(11) => mul_11s_6s_13_1_1_U108_n_0,
      P(10) => mul_11s_6s_13_1_1_U108_n_1,
      P(9) => mul_11s_6s_13_1_1_U108_n_2,
      P(8) => mul_11s_6s_13_1_1_U108_n_3,
      P(7) => mul_11s_6s_13_1_1_U108_n_4,
      P(6) => mul_11s_6s_13_1_1_U108_n_5,
      P(5) => mul_11s_6s_13_1_1_U108_n_6,
      P(4) => mul_11s_6s_13_1_1_U108_n_7,
      P(3) => mul_11s_6s_13_1_1_U108_n_8,
      P(2) => mul_11s_6s_13_1_1_U108_n_9,
      P(1) => mul_11s_6s_13_1_1_U108_n_10,
      P(0) => mul_11s_6s_13_1_1_U108_n_11,
      Q(0) => \^out_data_9_ap_vld\,
      S(0) => mul_11s_6s_13_1_1_U108_n_12,
      ap_clk => ap_clk,
      \mul_ln370_reg_3141_reg[1]\ => mul_11s_6s_13_1_1_U108_n_15,
      \mul_ln370_reg_3141_reg[1]_0\(0) => mul_11s_6s_13_1_1_U108_n_18,
      \mul_ln370_reg_3141_reg[2]\(1) => mul_11s_6s_13_1_1_U108_n_16,
      \mul_ln370_reg_3141_reg[2]\(0) => mul_11s_6s_13_1_1_U108_n_17,
      \mul_ln370_reg_3141_reg[4]\ => mul_11s_6s_13_1_1_U108_n_13,
      tmp_product_0(10) => am_addmul_11s_10s_11s_11_4_1_U145_n_0,
      tmp_product_0(9) => am_addmul_11s_10s_11s_11_4_1_U145_n_1,
      tmp_product_0(8) => am_addmul_11s_10s_11s_11_4_1_U145_n_2,
      tmp_product_0(7) => am_addmul_11s_10s_11s_11_4_1_U145_n_3,
      tmp_product_0(6) => am_addmul_11s_10s_11s_11_4_1_U145_n_4,
      tmp_product_0(5) => am_addmul_11s_10s_11s_11_4_1_U145_n_5,
      tmp_product_0(4) => am_addmul_11s_10s_11s_11_4_1_U145_n_6,
      tmp_product_0(3) => am_addmul_11s_10s_11s_11_4_1_U145_n_7,
      tmp_product_0(2) => am_addmul_11s_10s_11s_11_4_1_U145_n_8,
      tmp_product_0(1) => am_addmul_11s_10s_11s_11_4_1_U145_n_9,
      tmp_product_0(0) => am_addmul_11s_10s_11s_11_4_1_U145_n_10,
      \tmp_product_i_15__0_0\(5 downto 0) => mul_ln370_reg_3141(5 downto 0),
      tmp_product_i_17(5) => m98_reg_3008_reg_n_100,
      tmp_product_i_17(4) => m98_reg_3008_reg_n_101,
      tmp_product_i_17(3) => m98_reg_3008_reg_n_102,
      tmp_product_i_17(2) => m98_reg_3008_reg_n_103,
      tmp_product_i_17(1) => m98_reg_3008_reg_n_104,
      tmp_product_i_17(0) => m98_reg_3008_reg_n_105
    );
mul_11s_7s_11_1_1_U79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_11s_7s_11_1_1
     port map (
      P(6) => m109_reg_3062_reg_n_99,
      P(5) => m109_reg_3062_reg_n_100,
      P(4) => m109_reg_3062_reg_n_101,
      P(3) => m109_reg_3062_reg_n_102,
      P(2) => m109_reg_3062_reg_n_103,
      P(1) => m109_reg_3062_reg_n_104,
      P(0) => m109_reg_3062_reg_n_105,
      Q(0) => \^out_data_9_ap_vld\,
      ap_clk => ap_clk,
      out_data_11(10 downto 0) => \^out_data_11\(10 downto 0),
      tmp_product_0(10) => mul_12s_12s_12_1_1_U71_n_1,
      tmp_product_0(9) => mul_12s_12s_12_1_1_U71_n_2,
      tmp_product_0(8) => mul_12s_12s_12_1_1_U71_n_3,
      tmp_product_0(7) => mul_12s_12s_12_1_1_U71_n_4,
      tmp_product_0(6) => mul_12s_12s_12_1_1_U71_n_5,
      tmp_product_0(5) => mul_12s_12s_12_1_1_U71_n_6,
      tmp_product_0(4) => mul_12s_12s_12_1_1_U71_n_7,
      tmp_product_0(3) => mul_12s_12s_12_1_1_U71_n_8,
      tmp_product_0(2) => mul_12s_12s_12_1_1_U71_n_9,
      tmp_product_0(1) => mul_12s_12s_12_1_1_U71_n_10,
      tmp_product_0(0) => mul_12s_12s_12_1_1_U71_n_11
    );
mul_12ns_2s_13_1_1_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12ns_2s_13_1_1
     port map (
      A(10) => mul_12ns_2s_13_1_1_U12_n_0,
      A(9) => mul_12ns_2s_13_1_1_U12_n_1,
      A(8) => mul_12ns_2s_13_1_1_U12_n_2,
      A(7) => mul_12ns_2s_13_1_1_U12_n_3,
      A(6) => mul_12ns_2s_13_1_1_U12_n_4,
      A(5) => mul_12ns_2s_13_1_1_U12_n_5,
      A(4) => mul_12ns_2s_13_1_1_U12_n_6,
      A(3) => mul_12ns_2s_13_1_1_U12_n_7,
      A(2) => mul_12ns_2s_13_1_1_U12_n_8,
      A(1) => mul_12ns_2s_13_1_1_U12_n_9,
      A(0) => mul_12ns_2s_13_1_1_U12_n_10,
      DI(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_11,
      DI(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_12,
      Q(8 downto 0) => trunc_ln277_reg_2576(8 downto 0),
      S(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_13,
      S(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_14,
      S(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_15,
      in_data_22(1 downto 0) => in_data_22(1 downto 0)
    );
mul_12s_10s_14_1_1_U85: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_10s_14_1_1
     port map (
      B(7) => mul_7s_2s_9_1_1_U57_n_0,
      B(6) => mul_7s_2s_9_1_1_U57_n_1,
      B(5) => mul_7s_2s_9_1_1_U57_n_2,
      B(4) => mul_7s_2s_9_1_1_U57_n_3,
      B(3) => mul_7s_2s_9_1_1_U57_n_4,
      B(2) => mul_7s_2s_9_1_1_U57_n_5,
      B(1) => mul_7s_2s_9_1_1_U57_n_6,
      B(0) => mul_7s_2s_9_1_1_U57_n_7,
      DI(2) => mul_12s_10s_14_1_1_U85_n_15,
      DI(1) => mul_12s_10s_14_1_1_U85_n_16,
      DI(0) => mul_12s_10s_14_1_1_U85_n_17,
      P(11) => m128_reg_3218_reg_n_94,
      P(10) => m128_reg_3218_reg_n_95,
      P(9) => m128_reg_3218_reg_n_96,
      P(8) => m128_reg_3218_reg_n_97,
      P(7) => m128_reg_3218_reg_n_98,
      P(6) => m128_reg_3218_reg_n_99,
      P(5) => m128_reg_3218_reg_n_100,
      P(4) => m128_reg_3218_reg_n_101,
      P(3) => m128_reg_3218_reg_n_102,
      P(2) => m128_reg_3218_reg_n_103,
      P(1) => m128_reg_3218_reg_n_104,
      P(0) => m128_reg_3218_reg_n_105,
      Q(1) => \^out_data_11_ap_vld\,
      Q(0) => \^out_data_5_ap_vld\,
      S(2) => mul_12s_10s_14_1_1_U85_n_18,
      S(1) => mul_12s_10s_14_1_1_U85_n_19,
      S(0) => mul_12s_10s_14_1_1_U85_n_20,
      ap_clk => ap_clk,
      \m83_reg_2852_reg[0]\(0) => mul_12s_10s_14_1_1_U85_n_14,
      out_data_12(13 downto 0) => \^out_data_12\(13 downto 0),
      tmp_product_0(1 downto 0) => m75_reg_2922(1 downto 0),
      tmp_product_1(4 downto 1) => m83_reg_2852(6 downto 3),
      tmp_product_1(0) => m83_reg_2852(0)
    );
mul_12s_11s_15_1_1_U99: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_11s_15_1_1
     port map (
      B(10) => mul_11s_5s_11_1_1_U89_n_0,
      B(9) => mul_11s_5s_11_1_1_U89_n_1,
      B(8) => mul_11s_5s_11_1_1_U89_n_2,
      B(7) => mul_11s_5s_11_1_1_U89_n_3,
      B(6) => mul_11s_5s_11_1_1_U89_n_4,
      B(5) => mul_11s_5s_11_1_1_U89_n_5,
      B(4) => mul_11s_5s_11_1_1_U89_n_6,
      B(3) => mul_11s_5s_11_1_1_U89_n_7,
      B(2) => mul_11s_5s_11_1_1_U89_n_8,
      B(1) => mul_11s_5s_11_1_1_U89_n_9,
      B(0) => mul_11s_5s_11_1_1_U89_n_10,
      P(12) => mul_12s_11s_15_1_1_U99_n_0,
      P(11) => mul_12s_11s_15_1_1_U99_n_1,
      P(10) => mul_12s_11s_15_1_1_U99_n_2,
      P(9) => mul_12s_11s_15_1_1_U99_n_3,
      P(8) => mul_12s_11s_15_1_1_U99_n_4,
      P(7) => mul_12s_11s_15_1_1_U99_n_5,
      P(6) => mul_12s_11s_15_1_1_U99_n_6,
      P(5) => mul_12s_11s_15_1_1_U99_n_7,
      P(4) => mul_12s_11s_15_1_1_U99_n_8,
      P(3) => mul_12s_11s_15_1_1_U99_n_9,
      P(2) => mul_12s_11s_15_1_1_U99_n_10,
      P(1) => mul_12s_11s_15_1_1_U99_n_11,
      P(0) => mul_12s_11s_15_1_1_U99_n_12,
      Q(0) => \^out_data_14_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(11) => m123_reg_3248_reg_n_94,
      tmp_product_0(10) => m123_reg_3248_reg_n_95,
      tmp_product_0(9) => m123_reg_3248_reg_n_96,
      tmp_product_0(8) => m123_reg_3248_reg_n_97,
      tmp_product_0(7) => m123_reg_3248_reg_n_98,
      tmp_product_0(6) => m123_reg_3248_reg_n_99,
      tmp_product_0(5) => m123_reg_3248_reg_n_100,
      tmp_product_0(4) => m123_reg_3248_reg_n_101,
      tmp_product_0(3) => m123_reg_3248_reg_n_102,
      tmp_product_0(2) => m123_reg_3248_reg_n_103,
      tmp_product_0(1) => m123_reg_3248_reg_n_104,
      tmp_product_0(0) => m123_reg_3248_reg_n_105
    );
mul_12s_12s_12_1_1_U71: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1
     port map (
      P(11) => mul_12s_12s_12_1_1_U71_n_0,
      P(10) => mul_12s_12s_12_1_1_U71_n_1,
      P(9) => mul_12s_12s_12_1_1_U71_n_2,
      P(8) => mul_12s_12s_12_1_1_U71_n_3,
      P(7) => mul_12s_12s_12_1_1_U71_n_4,
      P(6) => mul_12s_12s_12_1_1_U71_n_5,
      P(5) => mul_12s_12s_12_1_1_U71_n_6,
      P(4) => mul_12s_12s_12_1_1_U71_n_7,
      P(3) => mul_12s_12s_12_1_1_U71_n_8,
      P(2) => mul_12s_12s_12_1_1_U71_n_9,
      P(1) => mul_12s_12s_12_1_1_U71_n_10,
      P(0) => mul_12s_12s_12_1_1_U71_n_11,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      tmp_product_0(11) => mul_12s_6s_12_1_1_U62_n_0,
      tmp_product_0(10) => mul_12s_6s_12_1_1_U62_n_1,
      tmp_product_0(9) => mul_12s_6s_12_1_1_U62_n_2,
      tmp_product_0(8) => mul_12s_6s_12_1_1_U62_n_3,
      tmp_product_0(7) => mul_12s_6s_12_1_1_U62_n_4,
      tmp_product_0(6) => mul_12s_6s_12_1_1_U62_n_5,
      tmp_product_0(5) => mul_12s_6s_12_1_1_U62_n_6,
      tmp_product_0(4) => mul_12s_6s_12_1_1_U62_n_7,
      tmp_product_0(3) => mul_12s_6s_12_1_1_U62_n_8,
      tmp_product_0(2) => mul_12s_6s_12_1_1_U62_n_9,
      tmp_product_0(1) => mul_12s_6s_12_1_1_U62_n_10,
      tmp_product_0(0) => mul_12s_6s_12_1_1_U62_n_11,
      tmp_product_1(11) => m113_reg_3113_reg_n_94,
      tmp_product_1(10) => m113_reg_3113_reg_n_95,
      tmp_product_1(9) => m113_reg_3113_reg_n_96,
      tmp_product_1(8) => m113_reg_3113_reg_n_97,
      tmp_product_1(7) => m113_reg_3113_reg_n_98,
      tmp_product_1(6) => m113_reg_3113_reg_n_99,
      tmp_product_1(5) => m113_reg_3113_reg_n_100,
      tmp_product_1(4) => m113_reg_3113_reg_n_101,
      tmp_product_1(3) => m113_reg_3113_reg_n_102,
      tmp_product_1(2) => m113_reg_3113_reg_n_103,
      tmp_product_1(1) => m113_reg_3113_reg_n_104,
      tmp_product_1(0) => m113_reg_3113_reg_n_105
    );
mul_12s_12s_12_1_1_U75: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_12_1_1_2
     port map (
      A(11) => mul_12s_4s_13_1_1_U70_n_0,
      A(10) => mul_12s_4s_13_1_1_U70_n_1,
      A(9) => mul_12s_4s_13_1_1_U70_n_2,
      A(8) => mul_12s_4s_13_1_1_U70_n_3,
      A(7) => mul_12s_4s_13_1_1_U70_n_4,
      A(6) => mul_12s_4s_13_1_1_U70_n_5,
      A(5) => mul_12s_4s_13_1_1_U70_n_6,
      A(4) => mul_12s_4s_13_1_1_U70_n_7,
      A(3) => mul_12s_4s_13_1_1_U70_n_8,
      A(2) => mul_12s_4s_13_1_1_U70_n_9,
      A(1) => mul_12s_4s_13_1_1_U70_n_10,
      A(0) => mul_12s_4s_13_1_1_U70_n_11,
      P(11) => mul_12s_12s_12_1_1_U75_n_0,
      P(10) => mul_12s_12s_12_1_1_U75_n_1,
      P(9) => mul_12s_12s_12_1_1_U75_n_2,
      P(8) => mul_12s_12s_12_1_1_U75_n_3,
      P(7) => mul_12s_12s_12_1_1_U75_n_4,
      P(6) => mul_12s_12s_12_1_1_U75_n_5,
      P(5) => mul_12s_12s_12_1_1_U75_n_6,
      P(4) => mul_12s_12s_12_1_1_U75_n_7,
      P(3) => mul_12s_12s_12_1_1_U75_n_8,
      P(2) => mul_12s_12s_12_1_1_U75_n_9,
      P(1) => mul_12s_12s_12_1_1_U75_n_10,
      P(0) => mul_12s_12s_12_1_1_U75_n_11,
      Q(1) => \^out_data_9_ap_vld\,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      tmp_product_0(11) => mul_12s_6s_12_1_1_U62_n_0,
      tmp_product_0(10) => mul_12s_6s_12_1_1_U62_n_1,
      tmp_product_0(9) => mul_12s_6s_12_1_1_U62_n_2,
      tmp_product_0(8) => mul_12s_6s_12_1_1_U62_n_3,
      tmp_product_0(7) => mul_12s_6s_12_1_1_U62_n_4,
      tmp_product_0(6) => mul_12s_6s_12_1_1_U62_n_5,
      tmp_product_0(5) => mul_12s_6s_12_1_1_U62_n_6,
      tmp_product_0(4) => mul_12s_6s_12_1_1_U62_n_7,
      tmp_product_0(3) => mul_12s_6s_12_1_1_U62_n_8,
      tmp_product_0(2) => mul_12s_6s_12_1_1_U62_n_9,
      tmp_product_0(1) => mul_12s_6s_12_1_1_U62_n_10,
      tmp_product_0(0) => mul_12s_6s_12_1_1_U62_n_11
    );
mul_12s_12s_13_1_1_U95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_13_1_1
     port map (
      P(12) => mul_12s_12s_13_1_1_U95_n_0,
      P(11) => mul_12s_12s_13_1_1_U95_n_1,
      P(10) => mul_12s_12s_13_1_1_U95_n_2,
      P(9) => mul_12s_12s_13_1_1_U95_n_3,
      P(8) => mul_12s_12s_13_1_1_U95_n_4,
      P(7) => mul_12s_12s_13_1_1_U95_n_5,
      P(6) => mul_12s_12s_13_1_1_U95_n_6,
      P(5) => mul_12s_12s_13_1_1_U95_n_7,
      P(4) => mul_12s_12s_13_1_1_U95_n_8,
      P(3) => mul_12s_12s_13_1_1_U95_n_9,
      P(2) => mul_12s_12s_13_1_1_U95_n_10,
      P(1) => mul_12s_12s_13_1_1_U95_n_11,
      P(0) => mul_12s_12s_13_1_1_U95_n_12,
      Q(0) => \^out_data_12_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(11) => m133_reg_3263_reg_n_94,
      tmp_product_0(10) => m133_reg_3263_reg_n_95,
      tmp_product_0(9) => m133_reg_3263_reg_n_96,
      tmp_product_0(8) => m133_reg_3263_reg_n_97,
      tmp_product_0(7) => m133_reg_3263_reg_n_98,
      tmp_product_0(6) => m133_reg_3263_reg_n_99,
      tmp_product_0(5) => m133_reg_3263_reg_n_100,
      tmp_product_0(4) => m133_reg_3263_reg_n_101,
      tmp_product_0(3) => m133_reg_3263_reg_n_102,
      tmp_product_0(2) => m133_reg_3263_reg_n_103,
      tmp_product_0(1) => m133_reg_3263_reg_n_104,
      tmp_product_0(0) => m133_reg_3263_reg_n_105,
      tmp_product_1(11) => m134_fu_1618_p2_n_94,
      tmp_product_1(10) => m134_fu_1618_p2_n_95,
      tmp_product_1(9) => m134_fu_1618_p2_n_96,
      tmp_product_1(8) => m134_fu_1618_p2_n_97,
      tmp_product_1(7) => m134_fu_1618_p2_n_98,
      tmp_product_1(6) => m134_fu_1618_p2_n_99,
      tmp_product_1(5) => m134_fu_1618_p2_n_100,
      tmp_product_1(4) => m134_fu_1618_p2_n_101,
      tmp_product_1(3) => m134_fu_1618_p2_n_102,
      tmp_product_1(2) => m134_fu_1618_p2_n_103,
      tmp_product_1(1) => m134_fu_1618_p2_n_104,
      tmp_product_1(0) => m134_fu_1618_p2_n_105
    );
mul_12s_12s_24_1_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_12s_24_1_1
     port map (
      B(11) => mul_12s_4s_12_1_1_U53_n_0,
      B(10) => mul_12s_4s_12_1_1_U53_n_1,
      B(9) => mul_12s_4s_12_1_1_U53_n_2,
      B(8) => mul_12s_4s_12_1_1_U53_n_3,
      B(7) => mul_12s_4s_12_1_1_U53_n_4,
      B(6) => mul_12s_4s_12_1_1_U53_n_5,
      B(5) => mul_12s_4s_12_1_1_U53_n_6,
      B(4) => mul_12s_4s_12_1_1_U53_n_7,
      B(3) => mul_12s_4s_12_1_1_U53_n_8,
      B(2) => mul_12s_4s_12_1_1_U53_n_9,
      B(1) => mul_12s_4s_12_1_1_U53_n_10,
      B(0) => mul_12s_4s_12_1_1_U53_n_11,
      P(11) => mul_12s_12s_24_1_1_U60_n_0,
      P(10) => mul_12s_12s_24_1_1_U60_n_1,
      P(9) => mul_12s_12s_24_1_1_U60_n_2,
      P(8) => mul_12s_12s_24_1_1_U60_n_3,
      P(7) => mul_12s_12s_24_1_1_U60_n_4,
      P(6) => mul_12s_12s_24_1_1_U60_n_5,
      P(5) => mul_12s_12s_24_1_1_U60_n_6,
      P(4) => mul_12s_12s_24_1_1_U60_n_7,
      P(3) => mul_12s_12s_24_1_1_U60_n_8,
      P(2) => mul_12s_12s_24_1_1_U60_n_9,
      P(1) => mul_12s_12s_24_1_1_U60_n_10,
      P(0) => mul_12s_12s_24_1_1_U60_n_11,
      Q(0) => \^out_data_6_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(11) => m82_reg_2899_reg_n_94,
      tmp_product_0(10) => m82_reg_2899_reg_n_95,
      tmp_product_0(9) => m82_reg_2899_reg_n_96,
      tmp_product_0(8) => m82_reg_2899_reg_n_97,
      tmp_product_0(7) => m82_reg_2899_reg_n_98,
      tmp_product_0(6) => m82_reg_2899_reg_n_99,
      tmp_product_0(5) => m82_reg_2899_reg_n_100,
      tmp_product_0(4) => m82_reg_2899_reg_n_101,
      tmp_product_0(3) => m82_reg_2899_reg_n_102,
      tmp_product_0(2) => m82_reg_2899_reg_n_103,
      tmp_product_0(1) => m82_reg_2899_reg_n_104,
      tmp_product_0(0) => m82_reg_2899_reg_n_105
    );
mul_12s_4s_12_1_1_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_12_1_1
     port map (
      B(11) => mul_12s_4s_12_1_1_U53_n_0,
      B(10) => mul_12s_4s_12_1_1_U53_n_1,
      B(9) => mul_12s_4s_12_1_1_U53_n_2,
      B(8) => mul_12s_4s_12_1_1_U53_n_3,
      B(7) => mul_12s_4s_12_1_1_U53_n_4,
      B(6) => mul_12s_4s_12_1_1_U53_n_5,
      B(5) => mul_12s_4s_12_1_1_U53_n_6,
      B(4) => mul_12s_4s_12_1_1_U53_n_7,
      B(3) => mul_12s_4s_12_1_1_U53_n_8,
      B(2) => mul_12s_4s_12_1_1_U53_n_9,
      B(1) => mul_12s_4s_12_1_1_U53_n_10,
      B(0) => mul_12s_4s_12_1_1_U53_n_11,
      Q(3 downto 0) => m92_reg_2910(3 downto 0),
      \tmp_product__0_carry__1_0\(1 downto 0) => trunc_ln330_reg_2968(11 downto 10),
      trunc_ln320_reg_2958(9 downto 0) => trunc_ln320_reg_2958(9 downto 0)
    );
mul_12s_4s_13_1_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_4s_13_1_1
     port map (
      A(11) => mul_12s_4s_13_1_1_U70_n_0,
      A(10) => mul_12s_4s_13_1_1_U70_n_1,
      A(9) => mul_12s_4s_13_1_1_U70_n_2,
      A(8) => mul_12s_4s_13_1_1_U70_n_3,
      A(7) => mul_12s_4s_13_1_1_U70_n_4,
      A(6) => mul_12s_4s_13_1_1_U70_n_5,
      A(5) => mul_12s_4s_13_1_1_U70_n_6,
      A(4) => mul_12s_4s_13_1_1_U70_n_7,
      A(3) => mul_12s_4s_13_1_1_U70_n_8,
      A(2) => mul_12s_4s_13_1_1_U70_n_9,
      A(1) => mul_12s_4s_13_1_1_U70_n_10,
      A(0) => mul_12s_4s_13_1_1_U70_n_11,
      P(11) => m111_reg_3106_reg_n_94,
      P(10) => m111_reg_3106_reg_n_95,
      P(9) => m111_reg_3106_reg_n_96,
      P(8) => m111_reg_3106_reg_n_97,
      P(7) => m111_reg_3106_reg_n_98,
      P(6) => m111_reg_3106_reg_n_99,
      P(5) => m111_reg_3106_reg_n_100,
      P(4) => m111_reg_3106_reg_n_101,
      P(3) => m111_reg_3106_reg_n_102,
      P(2) => m111_reg_3106_reg_n_103,
      P(1) => m111_reg_3106_reg_n_104,
      P(0) => m111_reg_3106_reg_n_105,
      Q(3 downto 0) => m92_reg_2910(3 downto 0)
    );
mul_12s_5s_13_1_1_U116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_5s_13_1_1
     port map (
      Q(2 downto 0) => m159_reg_3420(4 downto 2),
      m156_reg_3492(10 downto 0) => m156_reg_3492(10 downto 0),
      out_data_16(10 downto 0) => \^out_data_16\(12 downto 2)
    );
mul_12s_6s_12_1_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1
     port map (
      P(11) => mul_10s_7s_14_1_1_U59_n_0,
      P(10) => mul_10s_7s_14_1_1_U59_n_1,
      P(9) => mul_10s_7s_14_1_1_U59_n_2,
      P(8) => mul_10s_7s_14_1_1_U59_n_3,
      P(7) => mul_10s_7s_14_1_1_U59_n_4,
      P(6) => mul_10s_7s_14_1_1_U59_n_5,
      P(5) => mul_10s_7s_14_1_1_U59_n_6,
      P(4) => mul_10s_7s_14_1_1_U59_n_7,
      P(3) => mul_10s_7s_14_1_1_U59_n_8,
      P(2) => mul_10s_7s_14_1_1_U59_n_9,
      P(1) => mul_10s_7s_14_1_1_U59_n_10,
      P(0) => mul_10s_7s_14_1_1_U59_n_11,
      Q(0) => \^out_data_5_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(11) => mul_12s_6s_12_1_1_U62_n_0,
      tmp_product_0(10) => mul_12s_6s_12_1_1_U62_n_1,
      tmp_product_0(9) => mul_12s_6s_12_1_1_U62_n_2,
      tmp_product_0(8) => mul_12s_6s_12_1_1_U62_n_3,
      tmp_product_0(7) => mul_12s_6s_12_1_1_U62_n_4,
      tmp_product_0(6) => mul_12s_6s_12_1_1_U62_n_5,
      tmp_product_0(5) => mul_12s_6s_12_1_1_U62_n_6,
      tmp_product_0(4) => mul_12s_6s_12_1_1_U62_n_7,
      tmp_product_0(3) => mul_12s_6s_12_1_1_U62_n_8,
      tmp_product_0(2) => mul_12s_6s_12_1_1_U62_n_9,
      tmp_product_0(1) => mul_12s_6s_12_1_1_U62_n_10,
      tmp_product_0(0) => mul_12s_6s_12_1_1_U62_n_11,
      tmp_product_1(5) => m98_reg_3008_reg_n_100,
      tmp_product_1(4) => m98_reg_3008_reg_n_101,
      tmp_product_1(3) => m98_reg_3008_reg_n_102,
      tmp_product_1(2) => m98_reg_3008_reg_n_103,
      tmp_product_1(1) => m98_reg_3008_reg_n_104,
      tmp_product_1(0) => m98_reg_3008_reg_n_105
    );
mul_12s_6s_12_1_1_U69: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_12_1_1_3
     port map (
      B(5) => mul_6s_5s_6_1_1_U61_n_0,
      B(4) => mul_6s_5s_6_1_1_U61_n_1,
      B(3) => mul_6s_5s_6_1_1_U61_n_2,
      B(2) => mul_6s_5s_6_1_1_U61_n_3,
      B(1) => mul_6s_5s_6_1_1_U61_n_4,
      B(0) => mul_6s_5s_6_1_1_U61_n_5,
      DI(0) => mul_12s_6s_12_1_1_U69_n_14,
      Q(0) => ap_CS_fsm_state10,
      S(1) => mul_12s_6s_12_1_1_U69_n_12,
      S(0) => mul_12s_6s_12_1_1_U69_n_13,
      ap_clk => ap_clk,
      out_data_9(11 downto 0) => \^out_data_9\(11 downto 0),
      tmp_product_0(11) => m113_reg_3113_reg_n_94,
      tmp_product_0(10) => m113_reg_3113_reg_n_95,
      tmp_product_0(9) => m113_reg_3113_reg_n_96,
      tmp_product_0(8) => m113_reg_3113_reg_n_97,
      tmp_product_0(7) => m113_reg_3113_reg_n_98,
      tmp_product_0(6) => m113_reg_3113_reg_n_99,
      tmp_product_0(5) => m113_reg_3113_reg_n_100,
      tmp_product_0(4) => m113_reg_3113_reg_n_101,
      tmp_product_0(3) => m113_reg_3113_reg_n_102,
      tmp_product_0(2) => m113_reg_3113_reg_n_103,
      tmp_product_0(1) => m113_reg_3113_reg_n_104,
      tmp_product_0(0) => m113_reg_3113_reg_n_105,
      \tmp_product__0_carry__0\(2 downto 0) => m78_reg_2978(2 downto 0),
      trunc_ln324_reg_3052(4 downto 0) => trunc_ln324_reg_3052(5 downto 1)
    );
mul_12s_6s_16_1_1_U81: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_6s_16_1_1
     port map (
      B(5) => mul_6s_5s_6_1_1_U63_n_0,
      B(4) => mul_6s_5s_6_1_1_U63_n_1,
      B(3) => mul_6s_5s_6_1_1_U63_n_2,
      B(2) => mul_6s_5s_6_1_1_U63_n_3,
      B(1) => mul_6s_5s_6_1_1_U63_n_4,
      B(0) => mul_6s_5s_6_1_1_U63_n_5,
      DI(0) => mul_12s_6s_16_1_1_U81_n_15,
      P(12) => mul_12s_6s_16_1_1_U81_n_0,
      P(11) => mul_12s_6s_16_1_1_U81_n_1,
      P(10) => mul_12s_6s_16_1_1_U81_n_2,
      P(9) => mul_12s_6s_16_1_1_U81_n_3,
      P(8) => mul_12s_6s_16_1_1_U81_n_4,
      P(7) => mul_12s_6s_16_1_1_U81_n_5,
      P(6) => mul_12s_6s_16_1_1_U81_n_6,
      P(5) => mul_12s_6s_16_1_1_U81_n_7,
      P(4) => mul_12s_6s_16_1_1_U81_n_8,
      P(3) => mul_12s_6s_16_1_1_U81_n_9,
      P(2) => mul_12s_6s_16_1_1_U81_n_10,
      P(1) => mul_12s_6s_16_1_1_U81_n_11,
      P(0) => mul_12s_6s_16_1_1_U81_n_12,
      Q(0) => ap_CS_fsm_state10,
      S(1) => mul_12s_6s_16_1_1_U81_n_13,
      S(0) => mul_12s_6s_16_1_1_U81_n_14,
      ap_clk => ap_clk,
      tmp_product_0(11) => m111_reg_3106_reg_n_94,
      tmp_product_0(10) => m111_reg_3106_reg_n_95,
      tmp_product_0(9) => m111_reg_3106_reg_n_96,
      tmp_product_0(8) => m111_reg_3106_reg_n_97,
      tmp_product_0(7) => m111_reg_3106_reg_n_98,
      tmp_product_0(6) => m111_reg_3106_reg_n_99,
      tmp_product_0(5) => m111_reg_3106_reg_n_100,
      tmp_product_0(4) => m111_reg_3106_reg_n_101,
      tmp_product_0(3) => m111_reg_3106_reg_n_102,
      tmp_product_0(2) => m111_reg_3106_reg_n_103,
      tmp_product_0(1) => m111_reg_3106_reg_n_104,
      tmp_product_0(0) => m111_reg_3106_reg_n_105,
      \tmp_product__0_carry__0\(2 downto 0) => m78_reg_2978(2 downto 0),
      \tmp_product__0_carry__0_0\(4 downto 0) => trunc_ln334_reg_3020(5 downto 1)
    );
mul_12s_8s_20_1_1_U113: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_12s_8s_20_1_1
     port map (
      B(7) => mul_8s_7s_8_1_1_U104_n_0,
      B(6) => mul_8s_7s_8_1_1_U104_n_1,
      B(5) => mul_8s_7s_8_1_1_U104_n_2,
      B(4) => mul_8s_7s_8_1_1_U104_n_3,
      B(3) => mul_8s_7s_8_1_1_U104_n_4,
      B(2) => mul_8s_7s_8_1_1_U104_n_5,
      B(1) => mul_8s_7s_8_1_1_U104_n_6,
      B(0) => mul_8s_7s_8_1_1_U104_n_7,
      P(11) => mul_12s_8s_20_1_1_U113_n_0,
      P(10) => mul_12s_8s_20_1_1_U113_n_1,
      P(9) => mul_12s_8s_20_1_1_U113_n_2,
      P(8) => mul_12s_8s_20_1_1_U113_n_3,
      P(7) => mul_12s_8s_20_1_1_U113_n_4,
      P(6) => mul_12s_8s_20_1_1_U113_n_5,
      P(5) => mul_12s_8s_20_1_1_U113_n_6,
      P(4) => mul_12s_8s_20_1_1_U113_n_7,
      P(3) => mul_12s_8s_20_1_1_U113_n_8,
      P(2) => mul_12s_8s_20_1_1_U113_n_9,
      P(1) => mul_12s_8s_20_1_1_U113_n_10,
      P(0) => mul_12s_8s_20_1_1_U113_n_11,
      Q(0) => \^out_data_15_ap_vld\,
      S(0) => mul_12s_8s_20_1_1_U113_n_12,
      ap_clk => ap_clk,
      tmp_product_0(11) => m166_fu_2000_p2_n_94,
      tmp_product_0(10) => m166_fu_2000_p2_n_95,
      tmp_product_0(9) => m166_fu_2000_p2_n_96,
      tmp_product_0(8) => m166_fu_2000_p2_n_97,
      tmp_product_0(7) => m166_fu_2000_p2_n_98,
      tmp_product_0(6) => m166_fu_2000_p2_n_99,
      tmp_product_0(5) => m166_fu_2000_p2_n_100,
      tmp_product_0(4) => m166_fu_2000_p2_n_101,
      tmp_product_0(3) => m166_fu_2000_p2_n_102,
      tmp_product_0(2) => m166_fu_2000_p2_n_103,
      tmp_product_0(1) => m166_fu_2000_p2_n_104,
      tmp_product_0(0) => m166_fu_2000_p2_n_105,
      \tmp_product_i_35__0_0\(2 downto 0) => m149_reg_3359(5 downto 3),
      \tmp_product_i_35__0_1\(3 downto 0) => trunc_ln400_reg_3400(4 downto 1)
    );
mul_13s_10s_15_1_1_U129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_10s_15_1_1
     port map (
      D(0) => mul_13s_10s_15_1_1_U129_n_15,
      P(11) => m169_fu_2137_p2_n_94,
      P(10) => m169_fu_2137_p2_n_95,
      P(9) => m169_fu_2137_p2_n_96,
      P(8) => m169_fu_2137_p2_n_97,
      P(7) => m169_fu_2137_p2_n_98,
      P(6) => m169_fu_2137_p2_n_99,
      P(5) => m169_fu_2137_p2_n_100,
      P(4) => m169_fu_2137_p2_n_101,
      P(3) => m169_fu_2137_p2_n_102,
      P(2) => m169_fu_2137_p2_n_103,
      P(1) => m169_fu_2137_p2_n_104,
      P(0) => m169_fu_2137_p2_n_105,
      Q(0) => \^out_data_16_ap_vld\,
      ap_clk => ap_clk,
      out_data_21(14 downto 0) => \^out_data_21\(14 downto 0),
      tmp_product_0(8) => mul_9s_6s_9_1_1_U121_n_0,
      tmp_product_0(7) => mul_9s_6s_9_1_1_U121_n_1,
      tmp_product_0(6) => mul_9s_6s_9_1_1_U121_n_2,
      tmp_product_0(5) => mul_9s_6s_9_1_1_U121_n_3,
      tmp_product_0(4) => mul_9s_6s_9_1_1_U121_n_4,
      tmp_product_0(3) => mul_9s_6s_9_1_1_U121_n_5,
      tmp_product_0(2) => mul_9s_6s_9_1_1_U121_n_6,
      tmp_product_0(1) => mul_9s_6s_9_1_1_U121_n_7,
      tmp_product_0(0) => mul_9s_6s_9_1_1_U121_n_8,
      tmp_product_1(8) => m173_reg_3534_reg_n_97,
      tmp_product_1(7) => m173_reg_3534_reg_n_98,
      tmp_product_1(6) => m173_reg_3534_reg_n_99,
      tmp_product_1(5) => m173_reg_3534_reg_n_100,
      tmp_product_1(4) => m173_reg_3534_reg_n_101,
      tmp_product_1(3) => m173_reg_3534_reg_n_102,
      tmp_product_1(2) => m173_reg_3534_reg_n_103,
      tmp_product_1(1) => m173_reg_3534_reg_n_104,
      tmp_product_1(0) => m173_reg_3534_reg_n_105,
      tmp_product_2(5 downto 0) => m157_reg_3446(7 downto 2)
    );
mul_13s_11s_13_1_1_U132: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_11s_13_1_1
     port map (
      P(10) => mul_11s_11s_11_1_1_U123_n_0,
      P(9) => mul_11s_11s_11_1_1_U123_n_1,
      P(8) => mul_11s_11s_11_1_1_U123_n_2,
      P(7) => mul_11s_11s_11_1_1_U123_n_3,
      P(6) => mul_11s_11s_11_1_1_U123_n_4,
      P(5) => mul_11s_11s_11_1_1_U123_n_5,
      P(4) => mul_11s_11s_11_1_1_U123_n_6,
      P(3) => mul_11s_11s_11_1_1_U123_n_7,
      P(2) => mul_11s_11s_11_1_1_U123_n_8,
      P(1) => mul_11s_11s_11_1_1_U123_n_9,
      P(0) => mul_11s_11s_11_1_1_U123_n_10,
      Q(1) => \^out_data_16_ap_vld\,
      Q(0) => \^out_data_18_ap_vld\,
      ap_clk => ap_clk,
      out_data_27(12 downto 0) => \^out_data_27\(12 downto 0),
      tmp_product_0(12) => mul_9s_9s_14_1_1_U115_n_1,
      tmp_product_0(11) => mul_9s_9s_14_1_1_U115_n_2,
      tmp_product_0(10) => mul_9s_9s_14_1_1_U115_n_3,
      tmp_product_0(9) => mul_9s_9s_14_1_1_U115_n_4,
      tmp_product_0(8) => mul_9s_9s_14_1_1_U115_n_5,
      tmp_product_0(7) => mul_9s_9s_14_1_1_U115_n_6,
      tmp_product_0(6) => mul_9s_9s_14_1_1_U115_n_7,
      tmp_product_0(5) => mul_9s_9s_14_1_1_U115_n_8,
      tmp_product_0(4) => mul_9s_9s_14_1_1_U115_n_9,
      tmp_product_0(3) => mul_9s_9s_14_1_1_U115_n_10,
      tmp_product_0(2) => mul_9s_9s_14_1_1_U115_n_11,
      tmp_product_0(1) => mul_9s_9s_14_1_1_U115_n_12,
      tmp_product_0(0) => mul_9s_9s_14_1_1_U115_n_13
    );
mul_13s_12s_13_1_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_12s_13_1_1
     port map (
      P(12) => mul_13s_12s_13_1_1_U93_n_0,
      P(11) => mul_13s_12s_13_1_1_U93_n_1,
      P(10) => mul_13s_12s_13_1_1_U93_n_2,
      P(9) => mul_13s_12s_13_1_1_U93_n_3,
      P(8) => mul_13s_12s_13_1_1_U93_n_4,
      P(7) => mul_13s_12s_13_1_1_U93_n_5,
      P(6) => mul_13s_12s_13_1_1_U93_n_6,
      P(5) => mul_13s_12s_13_1_1_U93_n_7,
      P(4) => mul_13s_12s_13_1_1_U93_n_8,
      P(3) => mul_13s_12s_13_1_1_U93_n_9,
      P(2) => mul_13s_12s_13_1_1_U93_n_10,
      P(1) => mul_13s_12s_13_1_1_U93_n_11,
      P(0) => mul_13s_12s_13_1_1_U93_n_12,
      Q(0) => \^out_data_12_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(11) => m134_fu_1618_p2_n_94,
      tmp_product_0(10) => m134_fu_1618_p2_n_95,
      tmp_product_0(9) => m134_fu_1618_p2_n_96,
      tmp_product_0(8) => m134_fu_1618_p2_n_97,
      tmp_product_0(7) => m134_fu_1618_p2_n_98,
      tmp_product_0(6) => m134_fu_1618_p2_n_99,
      tmp_product_0(5) => m134_fu_1618_p2_n_100,
      tmp_product_0(4) => m134_fu_1618_p2_n_101,
      tmp_product_0(3) => m134_fu_1618_p2_n_102,
      tmp_product_0(2) => m134_fu_1618_p2_n_103,
      tmp_product_0(1) => m134_fu_1618_p2_n_104,
      tmp_product_0(0) => m134_fu_1618_p2_n_105,
      tmp_product_1(12) => m126_reg_3308_reg_n_93,
      tmp_product_1(11) => m126_reg_3308_reg_n_94,
      tmp_product_1(10) => m126_reg_3308_reg_n_95,
      tmp_product_1(9) => m126_reg_3308_reg_n_96,
      tmp_product_1(8) => m126_reg_3308_reg_n_97,
      tmp_product_1(7) => m126_reg_3308_reg_n_98,
      tmp_product_1(6) => m126_reg_3308_reg_n_99,
      tmp_product_1(5) => m126_reg_3308_reg_n_100,
      tmp_product_1(4) => m126_reg_3308_reg_n_101,
      tmp_product_1(3) => m126_reg_3308_reg_n_102,
      tmp_product_1(2) => m126_reg_3308_reg_n_103,
      tmp_product_1(1) => m126_reg_3308_reg_n_104,
      tmp_product_1(0) => m126_reg_3308_reg_n_105
    );
mul_13s_13s_13_1_1_U109: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_13s_13_1_1
     port map (
      P(12) => mul_13s_13s_13_1_1_U109_n_0,
      P(11) => mul_13s_13s_13_1_1_U109_n_1,
      P(10) => mul_13s_13s_13_1_1_U109_n_2,
      P(9) => mul_13s_13s_13_1_1_U109_n_3,
      P(8) => mul_13s_13s_13_1_1_U109_n_4,
      P(7) => mul_13s_13s_13_1_1_U109_n_5,
      P(6) => mul_13s_13s_13_1_1_U109_n_6,
      P(5) => mul_13s_13s_13_1_1_U109_n_7,
      P(4) => mul_13s_13s_13_1_1_U109_n_8,
      P(3) => mul_13s_13s_13_1_1_U109_n_9,
      P(2) => mul_13s_13s_13_1_1_U109_n_10,
      P(1) => mul_13s_13s_13_1_1_U109_n_11,
      P(0) => mul_13s_13s_13_1_1_U109_n_12,
      Q(1) => \^out_data_15_ap_vld\,
      Q(0) => \^out_data_13_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(12) => mul_12s_11s_15_1_1_U99_n_0,
      tmp_product_0(11) => mul_12s_11s_15_1_1_U99_n_1,
      tmp_product_0(10) => mul_12s_11s_15_1_1_U99_n_2,
      tmp_product_0(9) => mul_12s_11s_15_1_1_U99_n_3,
      tmp_product_0(8) => mul_12s_11s_15_1_1_U99_n_4,
      tmp_product_0(7) => mul_12s_11s_15_1_1_U99_n_5,
      tmp_product_0(6) => mul_12s_11s_15_1_1_U99_n_6,
      tmp_product_0(5) => mul_12s_11s_15_1_1_U99_n_7,
      tmp_product_0(4) => mul_12s_11s_15_1_1_U99_n_8,
      tmp_product_0(3) => mul_12s_11s_15_1_1_U99_n_9,
      tmp_product_0(2) => mul_12s_11s_15_1_1_U99_n_10,
      tmp_product_0(1) => mul_12s_11s_15_1_1_U99_n_11,
      tmp_product_0(0) => mul_12s_11s_15_1_1_U99_n_12,
      tmp_product_1(12) => mul_13s_12s_13_1_1_U93_n_0,
      tmp_product_1(11) => mul_13s_12s_13_1_1_U93_n_1,
      tmp_product_1(10) => mul_13s_12s_13_1_1_U93_n_2,
      tmp_product_1(9) => mul_13s_12s_13_1_1_U93_n_3,
      tmp_product_1(8) => mul_13s_12s_13_1_1_U93_n_4,
      tmp_product_1(7) => mul_13s_12s_13_1_1_U93_n_5,
      tmp_product_1(6) => mul_13s_12s_13_1_1_U93_n_6,
      tmp_product_1(5) => mul_13s_12s_13_1_1_U93_n_7,
      tmp_product_1(4) => mul_13s_12s_13_1_1_U93_n_8,
      tmp_product_1(3) => mul_13s_12s_13_1_1_U93_n_9,
      tmp_product_1(2) => mul_13s_12s_13_1_1_U93_n_10,
      tmp_product_1(1) => mul_13s_12s_13_1_1_U93_n_11,
      tmp_product_1(0) => mul_13s_12s_13_1_1_U93_n_12
    );
mul_13s_7s_13_1_1_U103: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_7s_13_1_1
     port map (
      B(6) => mul_7s_7s_7_1_1_U96_n_0,
      B(5) => mul_7s_7s_7_1_1_U96_n_1,
      B(4) => mul_7s_7s_7_1_1_U96_n_2,
      B(3) => mul_7s_7s_7_1_1_U96_n_3,
      B(2) => mul_7s_7s_7_1_1_U96_n_4,
      B(1) => mul_7s_7s_7_1_1_U96_n_5,
      B(0) => mul_7s_7s_7_1_1_U96_n_6,
      DI(1) => mul_13s_7s_13_1_1_U103_n_13,
      DI(0) => mul_13s_7s_13_1_1_U103_n_14,
      P(12) => mul_12s_12s_13_1_1_U95_n_0,
      P(11) => mul_12s_12s_13_1_1_U95_n_1,
      P(10) => mul_12s_12s_13_1_1_U95_n_2,
      P(9) => mul_12s_12s_13_1_1_U95_n_3,
      P(8) => mul_12s_12s_13_1_1_U95_n_4,
      P(7) => mul_12s_12s_13_1_1_U95_n_5,
      P(6) => mul_12s_12s_13_1_1_U95_n_6,
      P(5) => mul_12s_12s_13_1_1_U95_n_7,
      P(4) => mul_12s_12s_13_1_1_U95_n_8,
      P(3) => mul_12s_12s_13_1_1_U95_n_9,
      P(2) => mul_12s_12s_13_1_1_U95_n_10,
      P(1) => mul_12s_12s_13_1_1_U95_n_11,
      P(0) => mul_12s_12s_13_1_1_U95_n_12,
      Q(0) => \^out_data_13_ap_vld\,
      S(2) => mul_13s_7s_13_1_1_U103_n_15,
      S(1) => mul_13s_7s_13_1_1_U103_n_16,
      S(0) => mul_13s_7s_13_1_1_U103_n_17,
      ap_clk => ap_clk,
      out_data_15(12 downto 0) => \^out_data_15\(12 downto 0),
      tmp_product_i_17_0(6 downto 0) => trunc_ln379_reg_3328(6 downto 0),
      \tmp_product_i_28__0_0\(5 downto 0) => trunc_ln379_1_reg_3298(5 downto 0),
      \trunc_ln379_1_reg_3298_reg[3]\(0) => mul_13s_7s_13_1_1_U103_n_18,
      \trunc_ln379_reg_3328_reg[1]\(3) => mul_13s_7s_13_1_1_U103_n_19,
      \trunc_ln379_reg_3328_reg[1]\(2) => mul_13s_7s_13_1_1_U103_n_20,
      \trunc_ln379_reg_3328_reg[1]\(1) => mul_13s_7s_13_1_1_U103_n_21,
      \trunc_ln379_reg_3328_reg[1]\(0) => mul_13s_7s_13_1_1_U103_n_22
    );
mul_13s_9s_16_1_1_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_13s_9s_16_1_1
     port map (
      A(12) => mul_10s_5s_13_1_1_U3_n_0,
      A(11) => mul_10s_5s_13_1_1_U3_n_1,
      A(10) => mul_10s_5s_13_1_1_U3_n_2,
      A(9) => mul_10s_5s_13_1_1_U3_n_3,
      A(8) => mul_10s_5s_13_1_1_U3_n_4,
      A(7) => mul_10s_5s_13_1_1_U3_n_5,
      A(6) => mul_10s_5s_13_1_1_U3_n_6,
      A(5) => mul_10s_5s_13_1_1_U3_n_7,
      A(4) => mul_10s_5s_13_1_1_U3_n_8,
      A(3) => mul_10s_5s_13_1_1_U3_n_9,
      A(2) => mul_10s_5s_13_1_1_U3_n_10,
      A(1) => mul_10s_5s_13_1_1_U3_n_11,
      A(0) => mul_10s_5s_13_1_1_U3_n_12,
      P(13) => mul_13s_9s_16_1_1_U17_n_0,
      P(12) => mul_13s_9s_16_1_1_U17_n_1,
      P(11) => mul_13s_9s_16_1_1_U17_n_2,
      P(10) => mul_13s_9s_16_1_1_U17_n_3,
      P(9) => mul_13s_9s_16_1_1_U17_n_4,
      P(8) => mul_13s_9s_16_1_1_U17_n_5,
      P(7) => mul_13s_9s_16_1_1_U17_n_6,
      P(6) => mul_13s_9s_16_1_1_U17_n_7,
      P(5) => mul_13s_9s_16_1_1_U17_n_8,
      P(4) => mul_13s_9s_16_1_1_U17_n_9,
      P(3) => mul_13s_9s_16_1_1_U17_n_10,
      P(2) => mul_13s_9s_16_1_1_U17_n_11,
      P(1) => mul_13s_9s_16_1_1_U17_n_12,
      P(0) => mul_13s_9s_16_1_1_U17_n_13,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      in_data_11(0) => in_data_11(3),
      \in_data_11[3]\ => mul_13s_9s_16_1_1_U17_n_14,
      in_data_8(0) => in_data_8(7),
      tmp_product_0(8) => m51_reg_2632_reg_n_97,
      tmp_product_0(7) => m51_reg_2632_reg_n_98,
      tmp_product_0(6) => m51_reg_2632_reg_n_99,
      tmp_product_0(5) => m51_reg_2632_reg_n_100,
      tmp_product_0(4) => m51_reg_2632_reg_n_101,
      tmp_product_0(3) => m51_reg_2632_reg_n_102,
      tmp_product_0(2) => m51_reg_2632_reg_n_103,
      tmp_product_0(1) => m51_reg_2632_reg_n_104,
      tmp_product_0(0) => m51_reg_2632_reg_n_105
    );
mul_14s_13s_14_1_1_U125: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_13s_14_1_1
     port map (
      P(12) => mul_13s_13s_13_1_1_U109_n_0,
      P(11) => mul_13s_13s_13_1_1_U109_n_1,
      P(10) => mul_13s_13s_13_1_1_U109_n_2,
      P(9) => mul_13s_13s_13_1_1_U109_n_3,
      P(8) => mul_13s_13s_13_1_1_U109_n_4,
      P(7) => mul_13s_13s_13_1_1_U109_n_5,
      P(6) => mul_13s_13s_13_1_1_U109_n_6,
      P(5) => mul_13s_13s_13_1_1_U109_n_7,
      P(4) => mul_13s_13s_13_1_1_U109_n_8,
      P(3) => mul_13s_13s_13_1_1_U109_n_9,
      P(2) => mul_13s_13s_13_1_1_U109_n_10,
      P(1) => mul_13s_13s_13_1_1_U109_n_11,
      P(0) => mul_13s_13s_13_1_1_U109_n_12,
      Q(0) => \^out_data_18_ap_vld\,
      ap_clk => ap_clk,
      out_data_17(13 downto 0) => \^out_data_17\(13 downto 0),
      tmp_product_0(13) => mul_ln406_reg_3626_reg_n_92,
      tmp_product_0(12) => mul_ln406_reg_3626_reg_n_93,
      tmp_product_0(11) => mul_ln406_reg_3626_reg_n_94,
      tmp_product_0(10) => mul_ln406_reg_3626_reg_n_95,
      tmp_product_0(9) => mul_ln406_reg_3626_reg_n_96,
      tmp_product_0(8) => mul_ln406_reg_3626_reg_n_97,
      tmp_product_0(7) => mul_ln406_reg_3626_reg_n_98,
      tmp_product_0(6) => mul_ln406_reg_3626_reg_n_99,
      tmp_product_0(5) => mul_ln406_reg_3626_reg_n_100,
      tmp_product_0(4) => mul_ln406_reg_3626_reg_n_101,
      tmp_product_0(3) => mul_ln406_reg_3626_reg_n_102,
      tmp_product_0(2) => mul_ln406_reg_3626_reg_n_103,
      tmp_product_0(1) => mul_ln406_reg_3626_reg_n_104,
      tmp_product_0(0) => mul_ln406_reg_3626_reg_n_105
    );
mul_14s_8s_14_1_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_14s_8s_14_1_1
     port map (
      B(7) => mul_8s_6s_8_1_1_U38_n_0,
      B(6) => mul_8s_6s_8_1_1_U38_n_1,
      B(5) => mul_8s_6s_8_1_1_U38_n_2,
      B(4) => mul_8s_6s_8_1_1_U38_n_3,
      B(3) => mul_8s_6s_8_1_1_U38_n_4,
      B(2) => mul_8s_6s_8_1_1_U38_n_5,
      B(1) => mul_8s_6s_8_1_1_U38_n_6,
      B(0) => mul_8s_6s_8_1_1_U38_n_7,
      P(13) => mul_13s_9s_16_1_1_U17_n_0,
      P(12) => mul_13s_9s_16_1_1_U17_n_1,
      P(11) => mul_13s_9s_16_1_1_U17_n_2,
      P(10) => mul_13s_9s_16_1_1_U17_n_3,
      P(9) => mul_13s_9s_16_1_1_U17_n_4,
      P(8) => mul_13s_9s_16_1_1_U17_n_5,
      P(7) => mul_13s_9s_16_1_1_U17_n_6,
      P(6) => mul_13s_9s_16_1_1_U17_n_7,
      P(5) => mul_13s_9s_16_1_1_U17_n_8,
      P(4) => mul_13s_9s_16_1_1_U17_n_9,
      P(3) => mul_13s_9s_16_1_1_U17_n_10,
      P(2) => mul_13s_9s_16_1_1_U17_n_11,
      P(1) => mul_13s_9s_16_1_1_U17_n_12,
      P(0) => mul_13s_9s_16_1_1_U17_n_13,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      S(0) => mul_14s_8s_14_1_1_U44_n_14,
      ap_clk => ap_clk,
      m70_reg_2836(2 downto 0) => m70_reg_2836(5 downto 3),
      out_data_3(13 downto 0) => \^out_data_3\(13 downto 0),
      \tmp_product__22_carry__0\(3 downto 0) => trunc_ln292_reg_2701(4 downto 1)
    );
mul_15s_14s_15_1_1_U139: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_15s_14s_15_1_1
     port map (
      P(13) => mul_9s_9s_14_1_1_U115_n_0,
      P(12) => mul_9s_9s_14_1_1_U115_n_1,
      P(11) => mul_9s_9s_14_1_1_U115_n_2,
      P(10) => mul_9s_9s_14_1_1_U115_n_3,
      P(9) => mul_9s_9s_14_1_1_U115_n_4,
      P(8) => mul_9s_9s_14_1_1_U115_n_5,
      P(7) => mul_9s_9s_14_1_1_U115_n_6,
      P(6) => mul_9s_9s_14_1_1_U115_n_7,
      P(5) => mul_9s_9s_14_1_1_U115_n_8,
      P(4) => mul_9s_9s_14_1_1_U115_n_9,
      P(3) => mul_9s_9s_14_1_1_U115_n_10,
      P(2) => mul_9s_9s_14_1_1_U115_n_11,
      P(1) => mul_9s_9s_14_1_1_U115_n_12,
      P(0) => mul_9s_9s_14_1_1_U115_n_13,
      Q(0) => \^out_data_18_ap_vld\,
      ap_clk => ap_clk,
      out_data_24(14 downto 0) => \^out_data_24\(14 downto 0),
      tmp_product_0(14) => mul_ln434_reg_3730_reg_n_91,
      tmp_product_0(13) => mul_ln434_reg_3730_reg_n_92,
      tmp_product_0(12) => mul_ln434_reg_3730_reg_n_93,
      tmp_product_0(11) => mul_ln434_reg_3730_reg_n_94,
      tmp_product_0(10) => mul_ln434_reg_3730_reg_n_95,
      tmp_product_0(9) => mul_ln434_reg_3730_reg_n_96,
      tmp_product_0(8) => mul_ln434_reg_3730_reg_n_97,
      tmp_product_0(7) => mul_ln434_reg_3730_reg_n_98,
      tmp_product_0(6) => mul_ln434_reg_3730_reg_n_99,
      tmp_product_0(5) => mul_ln434_reg_3730_reg_n_100,
      tmp_product_0(4) => mul_ln434_reg_3730_reg_n_101,
      tmp_product_0(3) => mul_ln434_reg_3730_reg_n_102,
      tmp_product_0(2) => mul_ln434_reg_3730_reg_n_103,
      tmp_product_0(1) => mul_ln434_reg_3730_reg_n_104,
      tmp_product_0(0) => mul_ln434_reg_3730_reg_n_105
    );
mul_16s_16s_16_1_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_16s_16_1_1
     port map (
      P(9) => mul_16s_16s_16_1_1_U2_n_0,
      P(8) => mul_16s_16s_16_1_1_U2_n_1,
      P(7) => mul_16s_16s_16_1_1_U2_n_2,
      P(6) => mul_16s_16s_16_1_1_U2_n_3,
      P(5) => mul_16s_16s_16_1_1_U2_n_4,
      P(4) => mul_16s_16s_16_1_1_U2_n_5,
      P(3) => mul_16s_16s_16_1_1_U2_n_6,
      P(2) => mul_16s_16s_16_1_1_U2_n_7,
      P(1) => mul_16s_16s_16_1_1_U2_n_8,
      P(0) => mul_16s_16s_16_1_1_U2_n_9,
      in_data_14(9 downto 0) => in_data_14(9 downto 0),
      in_data_24(9 downto 0) => in_data_24(9 downto 0)
    );
mul_16s_5s_16_1_1_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_16s_5s_16_1_1
     port map (
      P(8 downto 0) => \tmp_product__0\(8 downto 0),
      in_data_16(8 downto 0) => in_data_16(8 downto 0),
      in_data_20(4 downto 0) => in_data_20(4 downto 0)
    );
mul_2s_2s_2_1_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_2s_2s_2_1_1
     port map (
      B(0) => mul_2s_2s_2_1_1_U31_n_0,
      Q(1 downto 0) => trunc_ln293_1_reg_2763(1 downto 0),
      tmp_product_0(1 downto 0) => trunc_ln293_reg_2758(1 downto 0)
    );
mul_4s_3s_7_1_1_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_3s_7_1_1
     port map (
      B(6) => mul_4s_3s_7_1_1_U35_n_0,
      B(5) => mul_4s_3s_7_1_1_U35_n_1,
      B(4) => mul_4s_3s_7_1_1_U35_n_2,
      B(3) => mul_4s_3s_7_1_1_U35_n_3,
      B(2) => mul_4s_3s_7_1_1_U35_n_4,
      B(1) => mul_4s_3s_7_1_1_U35_n_5,
      B(0) => mul_4s_3s_7_1_1_U35_n_6,
      Q(3 downto 0) => m55_reg_2738(3 downto 0),
      m82_reg_2899_reg(2 downto 0) => m46_reg_2728(2 downto 0)
    );
mul_4s_4s_4_1_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_4s_4s_4_1_1
     port map (
      P(3) => trunc_ln296_2_reg_2773_reg_n_102,
      P(2) => trunc_ln296_2_reg_2773_reg_n_103,
      P(1) => trunc_ln296_2_reg_2773_reg_n_104,
      P(0) => trunc_ln296_2_reg_2773_reg_n_105,
      Q(3 downto 0) => mul_ln296_reg_2778(3 downto 0),
      trunc_ln296_2_reg_2773_reg => mul_4s_4s_4_1_1_U32_n_0,
      trunc_ln296_2_reg_2773_reg_0 => mul_4s_4s_4_1_1_U32_n_1
    );
mul_5s_3s_5_1_1_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_3s_5_1_1
     port map (
      DI(0) => mul_5s_3s_5_1_1_U66_n_5,
      O(3) => mul_5s_3s_5_1_1_U66_n_0,
      O(2) => mul_5s_3s_5_1_1_U66_n_1,
      O(1) => mul_5s_3s_5_1_1_U66_n_2,
      O(0) => mul_5s_3s_5_1_1_U66_n_3,
      Q(2 downto 0) => m97_reg_3003(2 downto 0),
      S(0) => mul_6s_5s_6_1_1_U68_n_8,
      \m93_reg_2989_reg[0]\(0) => mul_5s_3s_5_1_1_U66_n_15,
      \m93_reg_2989_reg[1]\(1) => mul_5s_3s_5_1_1_U66_n_16,
      \m93_reg_2989_reg[1]\(0) => mul_5s_3s_5_1_1_U66_n_17,
      \m93_reg_2989_reg[2]\(3) => mul_5s_3s_5_1_1_U66_n_11,
      \m93_reg_2989_reg[2]\(2) => mul_5s_3s_5_1_1_U66_n_12,
      \m93_reg_2989_reg[2]\(1) => mul_5s_3s_5_1_1_U66_n_13,
      \m93_reg_2989_reg[2]\(0) => mul_5s_3s_5_1_1_U66_n_14,
      \m93_reg_2989_reg[3]\(2) => mul_5s_3s_5_1_1_U66_n_6,
      \m93_reg_2989_reg[3]\(1) => mul_5s_3s_5_1_1_U66_n_7,
      \m93_reg_2989_reg[3]\(0) => mul_5s_3s_5_1_1_U66_n_8,
      \m93_reg_2989_reg[5]\(1) => mul_5s_3s_5_1_1_U66_n_9,
      \m93_reg_2989_reg[5]\(0) => mul_5s_3s_5_1_1_U66_n_10,
      \m97_reg_3003_reg[0]\(0) => mul_5s_3s_5_1_1_U66_n_4,
      \mul_ln370_reg_3141_reg[5]\(1) => mul_6s_5s_6_1_1_U68_n_6,
      \mul_ln370_reg_3141_reg[5]\(0) => mul_6s_5s_6_1_1_U68_n_7,
      \tmp_product__0_carry__0_0\(5 downto 0) => m93_reg_2989(5 downto 0),
      trunc_ln347_reg_3072(3 downto 0) => trunc_ln347_reg_3072(3 downto 0)
    );
mul_5s_5s_5_1_1_U102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1
     port map (
      D(2) => mul_5s_5s_5_1_1_U102_n_0,
      D(1) => mul_5s_5s_5_1_1_U102_n_1,
      D(0) => mul_5s_5s_5_1_1_U102_n_2,
      DI(0) => mul_6s_6s_6_1_1_U101_n_7,
      S(2) => mul_6s_6s_6_1_1_U101_n_4,
      S(1) => mul_6s_6s_6_1_1_U101_n_5,
      S(0) => mul_6s_6s_6_1_1_U101_n_6
    );
mul_5s_5s_5_1_1_U117: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_4
     port map (
      DI(2) => mul_5s_5s_5_1_1_U117_n_3,
      DI(1) => mul_5s_5s_5_1_1_U117_n_4,
      DI(0) => mul_5s_5s_5_1_1_U117_n_5,
      O(0) => mul_5s_5s_5_1_1_U117_n_0,
      Q(3 downto 0) => trunc_ln404_1_reg_3513(3 downto 0),
      S(0) => mul_5s_5s_5_1_1_U118_n_6,
      m156_reg_3492(4 downto 0) => m156_reg_3492(4 downto 0),
      \m174_reg_3615_reg[4]\(0) => mul_5s_5s_5_1_1_U118_n_2,
      trunc_ln404_2_reg_3540(4 downto 0) => trunc_ln404_2_reg_3540(4 downto 0),
      \trunc_ln404_2_reg_3540_reg[0]\(0) => mul_5s_5s_5_1_1_U117_n_2,
      \trunc_ln404_2_reg_3540_reg[0]_0\(3) => mul_5s_5s_5_1_1_U117_n_6,
      \trunc_ln404_2_reg_3540_reg[0]_0\(2) => mul_5s_5s_5_1_1_U117_n_7,
      \trunc_ln404_2_reg_3540_reg[0]_0\(1) => mul_5s_5s_5_1_1_U117_n_8,
      \trunc_ln404_2_reg_3540_reg[0]_0\(0) => mul_5s_5s_5_1_1_U117_n_9,
      \trunc_ln404_2_reg_3540_reg[3]\(0) => mul_5s_5s_5_1_1_U117_n_1
    );
mul_5s_5s_5_1_1_U118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_5
     port map (
      DI(2) => mul_5s_5s_5_1_1_U117_n_3,
      DI(1) => mul_5s_5s_5_1_1_U117_n_4,
      DI(0) => mul_5s_5s_5_1_1_U117_n_5,
      O(1) => mul_5s_5s_5_1_1_U118_n_0,
      O(0) => mul_5s_5s_5_1_1_U118_n_1,
      Q(3 downto 0) => trunc_ln404_1_reg_3513(4 downto 1),
      S(0) => mul_5s_5s_5_1_1_U118_n_6,
      m156_reg_3492(2 downto 0) => m156_reg_3492(2 downto 0),
      \m174_reg_3615_reg[1]\(3) => mul_5s_5s_5_1_1_U117_n_6,
      \m174_reg_3615_reg[1]\(2) => mul_5s_5s_5_1_1_U117_n_7,
      \m174_reg_3615_reg[1]\(1) => mul_5s_5s_5_1_1_U117_n_8,
      \m174_reg_3615_reg[1]\(0) => mul_5s_5s_5_1_1_U117_n_9,
      \m174_reg_3615_reg[4]\(0) => mul_5s_5s_5_1_1_U117_n_1,
      \m174_reg_3615_reg[4]_0\(0) => mul_5s_5s_5_1_1_U117_n_0,
      \tmp_product__12_carry_i_1__2\(0) => mul_5s_5s_5_1_1_U117_n_2,
      trunc_ln404_2_reg_3540(0) => trunc_ln404_2_reg_3540(3),
      \trunc_ln404_2_reg_3540_reg[0]\(0) => mul_5s_5s_5_1_1_U118_n_2,
      \trunc_ln404_2_reg_3540_reg[3]\(2) => mul_5s_5s_5_1_1_U118_n_3,
      \trunc_ln404_2_reg_3540_reg[3]\(1) => mul_5s_5s_5_1_1_U118_n_4,
      \trunc_ln404_2_reg_3540_reg[3]\(0) => mul_5s_5s_5_1_1_U118_n_5
    );
mul_5s_5s_5_1_1_U130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_6
     port map (
      DI(0) => mul_5s_5s_5_1_1_U131_n_6,
      Q(2 downto 0) => trunc_ln411_reg_3642(2 downto 0),
      S(2) => mul_5s_5s_5_1_1_U131_n_3,
      S(1) => mul_5s_5s_5_1_1_U131_n_4,
      S(0) => mul_5s_5s_5_1_1_U131_n_5,
      \trunc_ln411_reg_3642_reg[1]\(0) => mul_5s_5s_5_1_1_U130_n_3,
      \trunc_ln411_reg_3642_reg[2]\(2) => mul_5s_5s_5_1_1_U130_n_0,
      \trunc_ln411_reg_3642_reg[2]\(1) => mul_5s_5s_5_1_1_U130_n_1,
      \trunc_ln411_reg_3642_reg[2]\(0) => mul_5s_5s_5_1_1_U130_n_2
    );
mul_5s_5s_5_1_1_U131: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_7
     port map (
      D(2) => mul_5s_5s_5_1_1_U131_n_0,
      D(1) => mul_5s_5s_5_1_1_U131_n_1,
      D(0) => mul_5s_5s_5_1_1_U131_n_2,
      DI(0) => mul_5s_5s_5_1_1_U131_n_6,
      S(2) => mul_5s_5s_5_1_1_U131_n_3,
      S(1) => mul_5s_5s_5_1_1_U131_n_4,
      S(0) => mul_5s_5s_5_1_1_U131_n_5,
      \m205_reg_3704_reg[4]\(0) => mul_5s_5s_5_1_1_U130_n_3,
      \m205_reg_3704_reg[4]_0\(2) => mul_5s_5s_5_1_1_U130_n_0,
      \m205_reg_3704_reg[4]_0\(1) => mul_5s_5s_5_1_1_U130_n_1,
      \m205_reg_3704_reg[4]_0\(0) => mul_5s_5s_5_1_1_U130_n_2,
      trunc_ln389_reg_3415(2 downto 0) => trunc_ln389_reg_3415(4 downto 2),
      trunc_ln435_reg_3684(2 downto 0) => trunc_ln435_reg_3684(2 downto 0)
    );
mul_5s_5s_5_1_1_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_8
     port map (
      D(2) => mul_5s_5s_5_1_1_U49_n_2,
      D(1) => mul_5s_5s_5_1_1_U49_n_3,
      D(0) => mul_5s_5s_5_1_1_U49_n_4,
      O(1) => mul_5s_5s_5_1_1_U49_n_0,
      O(0) => mul_5s_5s_5_1_1_U49_n_1,
      Q(4 downto 0) => trunc_ln308_1_reg_2932(4 downto 0),
      out_data_6(2 downto 0) => \^out_data_6\(2 downto 0),
      \out_data_6[2]\(2 downto 0) => m89_reg_2952(2 downto 0),
      \tmp_product__0_carry__0_0\(4 downto 0) => trunc_ln308_reg_2884(4 downto 0),
      trunc_ln336_reg_2894(2 downto 0) => trunc_ln336_reg_2894(2 downto 0),
      \trunc_ln336_reg_2894_reg[1]\(2 downto 0) => m97_fu_1185_p2(2 downto 0)
    );
mul_5s_5s_5_1_1_U90: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_5s_5s_5_1_1_9
     port map (
      D(0) => mul_5s_5s_5_1_1_U90_n_2,
      O(1) => mul_5s_5s_5_1_1_U90_n_0,
      O(0) => \^out_data_14\(0),
      Q(4 downto 0) => m117_reg_3119(4 downto 0),
      out_data_14(2 downto 0) => \^out_data_14\(4 downto 2),
      \tmp_product__0_carry__0_0\(4 downto 0) => trunc_ln383_reg_3228(4 downto 0)
    );
mul_6s_4s_6_1_1_U114: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1
     port map (
      O(2) => mul_9s_9s_14_1_1_U115_n_15,
      O(1) => mul_9s_9s_14_1_1_U115_n_16,
      O(0) => mul_9s_9s_14_1_1_U115_n_17,
      Q(1 downto 0) => trunc_ln397_1_reg_3395(1 downto 0),
      out_data_18(2 downto 0) => \^out_data_18\(5 downto 3),
      \out_data_18[5]\(2 downto 0) => m160_reg_3385(3 downto 1)
    );
mul_6s_4s_6_1_1_U120: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_4s_6_1_1_10
     port map (
      D(2) => mul_6s_4s_6_1_1_U120_n_3,
      D(1) => mul_6s_4s_6_1_1_U120_n_4,
      D(0) => mul_6s_4s_6_1_1_U120_n_5,
      O(2) => mul_6s_4s_6_1_1_U120_n_0,
      O(1) => mul_6s_4s_6_1_1_U120_n_1,
      O(0) => mul_6s_4s_6_1_1_U120_n_2,
      \b_reg_reg[5]\(0) => mul_10s_10s_10_1_1_U111_n_15,
      \b_reg_reg[5]_0\(2) => mul_10s_10s_10_1_1_U111_n_16,
      \b_reg_reg[5]_0\(1) => mul_10s_10s_10_1_1_U111_n_17,
      \b_reg_reg[5]_0\(0) => mul_10s_10s_10_1_1_U111_n_18,
      \tmp_product__7_carry_i_4\(1) => mul_10s_10s_10_1_1_U111_n_8,
      \tmp_product__7_carry_i_4\(0) => mul_10s_10s_10_1_1_U111_n_9,
      \tmp_product__7_carry_i_4_0\(2) => mul_10s_10s_10_1_1_U111_n_12,
      \tmp_product__7_carry_i_4_0\(1) => mul_10s_10s_10_1_1_U111_n_13,
      \tmp_product__7_carry_i_4_0\(0) => mul_10s_10s_10_1_1_U111_n_14
    );
mul_6s_5s_6_1_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1
     port map (
      D(5) => mul_6s_5s_6_1_1_U61_n_0,
      D(4) => mul_6s_5s_6_1_1_U61_n_1,
      D(3) => mul_6s_5s_6_1_1_U61_n_2,
      D(2) => mul_6s_5s_6_1_1_U61_n_3,
      D(1) => mul_6s_5s_6_1_1_U61_n_4,
      D(0) => mul_6s_5s_6_1_1_U61_n_5,
      DI(0) => mul_12s_6s_12_1_1_U69_n_14,
      Q(4 downto 0) => m78_reg_2978(4 downto 0),
      S(1) => mul_12s_6s_12_1_1_U69_n_12,
      S(0) => mul_12s_6s_12_1_1_U69_n_13,
      trunc_ln324_reg_3052(3 downto 0) => trunc_ln324_reg_3052(3 downto 0)
    );
mul_6s_5s_6_1_1_U63: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_11
     port map (
      B(5) => mul_6s_5s_6_1_1_U63_n_0,
      B(4) => mul_6s_5s_6_1_1_U63_n_1,
      B(3) => mul_6s_5s_6_1_1_U63_n_2,
      B(2) => mul_6s_5s_6_1_1_U63_n_3,
      B(1) => mul_6s_5s_6_1_1_U63_n_4,
      B(0) => mul_6s_5s_6_1_1_U63_n_5,
      DI(0) => mul_12s_6s_16_1_1_U81_n_15,
      Q(4 downto 0) => m78_reg_2978(4 downto 0),
      S(1) => mul_12s_6s_16_1_1_U81_n_13,
      S(0) => mul_12s_6s_16_1_1_U81_n_14,
      tmp_product(3 downto 0) => trunc_ln334_reg_3020(3 downto 0)
    );
mul_6s_5s_6_1_1_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_6_1_1_12
     port map (
      D(5) => mul_6s_5s_6_1_1_U68_n_0,
      D(4) => mul_6s_5s_6_1_1_U68_n_1,
      D(3) => mul_6s_5s_6_1_1_U68_n_2,
      D(2) => mul_6s_5s_6_1_1_U68_n_3,
      D(1) => mul_6s_5s_6_1_1_U68_n_4,
      D(0) => mul_6s_5s_6_1_1_U68_n_5,
      DI(0) => mul_5s_3s_5_1_1_U66_n_5,
      Q(2 downto 0) => m97_reg_3003(2 downto 0),
      S(0) => mul_6s_5s_6_1_1_U68_n_8,
      \m93_reg_2989_reg[2]\(1) => mul_6s_5s_6_1_1_U68_n_6,
      \m93_reg_2989_reg[2]\(0) => mul_6s_5s_6_1_1_U68_n_7,
      \mul_ln370_reg_3141_reg[1]\(2) => mul_5s_3s_5_1_1_U66_n_6,
      \mul_ln370_reg_3141_reg[1]\(1) => mul_5s_3s_5_1_1_U66_n_7,
      \mul_ln370_reg_3141_reg[1]\(0) => mul_5s_3s_5_1_1_U66_n_8,
      \mul_ln370_reg_3141_reg[1]_0\(3) => mul_5s_3s_5_1_1_U66_n_11,
      \mul_ln370_reg_3141_reg[1]_0\(2) => mul_5s_3s_5_1_1_U66_n_12,
      \mul_ln370_reg_3141_reg[1]_0\(1) => mul_5s_3s_5_1_1_U66_n_13,
      \mul_ln370_reg_3141_reg[1]_0\(0) => mul_5s_3s_5_1_1_U66_n_14,
      \mul_ln370_reg_3141_reg[5]\(0) => mul_5s_3s_5_1_1_U66_n_15,
      \mul_ln370_reg_3141_reg[5]_0\(1) => mul_5s_3s_5_1_1_U66_n_16,
      \mul_ln370_reg_3141_reg[5]_0\(0) => mul_5s_3s_5_1_1_U66_n_17,
      \mul_ln370_reg_3141_reg[5]_1\(0) => mul_5s_3s_5_1_1_U66_n_0,
      \mul_ln370_reg_3141_reg[5]_2\(0) => m93_reg_2989(0),
      \tmp_product__15_carry_i_5__1\(1) => mul_5s_3s_5_1_1_U66_n_9,
      \tmp_product__15_carry_i_5__1\(0) => mul_5s_3s_5_1_1_U66_n_10,
      trunc_ln347_reg_3072(3 downto 0) => trunc_ln347_reg_3072(4 downto 1)
    );
mul_6s_5s_9_1_1_U74: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_5s_9_1_1
     port map (
      B(8) => mul_6s_5s_9_1_1_U74_n_0,
      B(7) => mul_6s_5s_9_1_1_U74_n_1,
      B(6) => mul_6s_5s_9_1_1_U74_n_2,
      B(5) => mul_6s_5s_9_1_1_U74_n_3,
      B(4) => mul_6s_5s_9_1_1_U74_n_4,
      B(3) => mul_6s_5s_9_1_1_U74_n_5,
      B(2) => mul_6s_5s_9_1_1_U74_n_6,
      B(1) => mul_6s_5s_9_1_1_U74_n_7,
      B(0) => mul_6s_5s_9_1_1_U74_n_8,
      Q(4 downto 0) => m78_reg_2978(4 downto 0),
      m126_reg_3308_reg(5 downto 0) => m94_reg_3087(5 downto 0)
    );
mul_6s_6s_6_1_1_U101: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1
     port map (
      DI(0) => mul_6s_6s_6_1_1_U101_n_7,
      O(2) => mul_6s_6s_6_1_1_U101_n_0,
      O(1) => mul_6s_6s_6_1_1_U101_n_1,
      O(0) => mul_6s_6s_6_1_1_U101_n_2,
      Q(2 downto 0) => mul_ln383_reg_3318(2 downto 0),
      S(2) => mul_6s_6s_6_1_1_U101_n_4,
      S(1) => mul_6s_6s_6_1_1_U101_n_5,
      S(0) => mul_6s_6s_6_1_1_U101_n_6,
      mul_ln376_reg_3323(0) => mul_ln376_reg_3323(3),
      \mul_ln380_reg_3365_reg[1]\(0) => mul_6s_6s_6_1_1_U101_n_3,
      \tmp_product__1_carry__0_i_1_0\ => \mul_ln380_reg_3365_reg_n_0_[3]\,
      trunc_ln384_reg_3333(2 downto 0) => trunc_ln384_reg_3333(2 downto 0),
      \trunc_ln389_reg_3415_reg[4]\ => \mul_ln380_reg_3365_reg_n_0_[1]\,
      \trunc_ln389_reg_3415_reg[4]_0\ => \mul_ln380_reg_3365_reg_n_0_[0]\,
      \trunc_ln389_reg_3415_reg[4]_1\ => \mul_ln380_reg_3365_reg_n_0_[2]\
    );
mul_6s_6s_6_1_1_U110: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_13
     port map (
      DI(0) => mul_9s_6s_9_1_1_U121_n_11,
      Q(4 downto 0) => trunc_ln401_1_reg_3338(4 downto 0),
      S(0) => mul_9s_6s_9_1_1_U121_n_9,
      dout(5) => mul_6s_6s_6_1_1_U110_n_0,
      dout(4) => mul_6s_6s_6_1_1_U110_n_1,
      dout(3) => mul_6s_6s_6_1_1_U110_n_2,
      dout(2) => mul_6s_6s_6_1_1_U110_n_3,
      dout(1) => mul_6s_6s_6_1_1_U110_n_4,
      dout(0) => mul_6s_6s_6_1_1_U110_n_5,
      tmp_product(3 downto 0) => trunc_ln401_reg_3467(3 downto 0),
      tmp_product_0 => mul_9s_6s_9_1_1_U121_n_12,
      tmp_product_i_3_0 => mul_9s_6s_9_1_1_U121_n_10,
      tmp_product_i_6_0(0) => mul_9s_6s_9_1_1_U121_n_15,
      tmp_product_i_6_1(1) => mul_9s_6s_9_1_1_U121_n_13,
      tmp_product_i_6_1(0) => mul_9s_6s_9_1_1_U121_n_14
    );
mul_6s_6s_6_1_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_14
     port map (
      P(5) => trunc_ln284_2_reg_2639_reg_n_100,
      P(4) => trunc_ln284_2_reg_2639_reg_n_101,
      P(3) => trunc_ln284_2_reg_2639_reg_n_102,
      P(2) => trunc_ln284_2_reg_2639_reg_n_103,
      P(1) => trunc_ln284_2_reg_2639_reg_n_104,
      P(0) => trunc_ln284_2_reg_2639_reg_n_105,
      dout(5) => mul_6s_6s_6_1_1_U14_n_0,
      dout(4) => mul_6s_6s_6_1_1_U14_n_1,
      dout(3) => mul_6s_6s_6_1_1_U14_n_2,
      dout(2) => mul_6s_6s_6_1_1_U14_n_3,
      dout(1) => mul_6s_6s_6_1_1_U14_n_4,
      dout(0) => mul_6s_6s_6_1_1_U14_n_5,
      in_data_7(5 downto 0) => in_data_7(5 downto 0)
    );
mul_6s_6s_6_1_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_15
     port map (
      Q(5 downto 0) => trunc_ln284_3_reg_2591(5 downto 0),
      dout(5) => mul_6s_6s_6_1_1_U15_n_0,
      dout(4) => mul_6s_6s_6_1_1_U15_n_1,
      dout(3) => mul_6s_6s_6_1_1_U15_n_2,
      dout(2) => mul_6s_6s_6_1_1_U15_n_3,
      dout(1) => mul_6s_6s_6_1_1_U15_n_4,
      dout(0) => mul_6s_6s_6_1_1_U15_n_5,
      in_data_15(5 downto 0) => in_data_15(5 downto 0)
    );
mul_6s_6s_6_1_1_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_16
     port map (
      D(3) => mul_6s_6s_6_1_1_U24_n_0,
      D(2) => mul_6s_6s_6_1_1_U24_n_1,
      D(1) => mul_6s_6s_6_1_1_U24_n_2,
      D(0) => mul_6s_6s_6_1_1_U24_n_3,
      Q(5 downto 0) => mul_ln284_reg_2680(5 downto 0),
      \m55_reg_2738_reg[3]\(3 downto 0) => mul_ln285_reg_2690(3 downto 0),
      \tmp_product__0_carry__0_i_2__15_0\(5 downto 0) => mul_ln284_1_reg_2685(5 downto 0),
      \tmp_product__21_carry_i_3__1_0\(5) => mul_6s_6s_6_1_1_U24_n_4,
      \tmp_product__21_carry_i_3__1_0\(4) => mul_6s_6s_6_1_1_U24_n_5,
      \tmp_product__21_carry_i_3__1_0\(3) => mul_6s_6s_6_1_1_U24_n_6,
      \tmp_product__21_carry_i_3__1_0\(2) => mul_6s_6s_6_1_1_U24_n_7,
      \tmp_product__21_carry_i_3__1_0\(1) => mul_6s_6s_6_1_1_U24_n_8,
      \tmp_product__21_carry_i_3__1_0\(0) => mul_6s_6s_6_1_1_U24_n_9
    );
mul_6s_6s_6_1_1_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_17
     port map (
      D(5 downto 0) => trunc_ln300_1_reg_2804(5 downto 0),
      O(2) => mul_6s_6s_6_1_1_U33_n_0,
      O(1) => mul_6s_6s_6_1_1_U33_n_1,
      O(0) => mul_6s_6s_6_1_1_U33_n_2,
      \m70_reg_2836_reg[2]\(3) => mul_7s_7s_7_1_1_U36_n_7,
      \m70_reg_2836_reg[2]\(2) => mul_7s_7s_7_1_1_U36_n_8,
      \m70_reg_2836_reg[2]\(1) => mul_7s_7s_7_1_1_U36_n_9,
      \m70_reg_2836_reg[2]\(0) => mul_7s_7s_7_1_1_U36_n_10,
      \tmp_product__0_carry__0_0\(1) => mul_7s_7s_7_1_1_U36_n_11,
      \tmp_product__0_carry__0_0\(0) => mul_7s_7s_7_1_1_U36_n_12,
      \tmp_product__21_carry_i_3__0_0\(2) => mul_6s_6s_6_1_1_U33_n_3,
      \tmp_product__21_carry_i_3__0_0\(1) => mul_6s_6s_6_1_1_U33_n_4,
      \tmp_product__21_carry_i_3__0_0\(0) => mul_6s_6s_6_1_1_U33_n_5
    );
mul_6s_6s_6_1_1_U73: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_18
     port map (
      B(5) => mul_6s_6s_6_1_1_U73_n_0,
      B(4) => mul_6s_6s_6_1_1_U73_n_1,
      B(3) => mul_6s_6s_6_1_1_U73_n_2,
      B(2) => mul_6s_6s_6_1_1_U73_n_3,
      B(1) => mul_6s_6s_6_1_1_U73_n_4,
      B(0) => mul_6s_6s_6_1_1_U73_n_5,
      DI(0) => mul_11s_6s_13_1_1_U108_n_14,
      Q(3 downto 0) => mul_ln370_reg_3141(3 downto 0),
      S(0) => mul_11s_6s_13_1_1_U108_n_12,
      tmp_product => mul_11s_6s_13_1_1_U108_n_15,
      tmp_product_i_17_0(4) => m98_reg_3008_reg_n_101,
      tmp_product_i_17_0(3) => m98_reg_3008_reg_n_102,
      tmp_product_i_17_0(2) => m98_reg_3008_reg_n_103,
      tmp_product_i_17_0(1) => m98_reg_3008_reg_n_104,
      tmp_product_i_17_0(0) => m98_reg_3008_reg_n_105,
      tmp_product_i_3_0 => mul_11s_6s_13_1_1_U108_n_13,
      tmp_product_i_6_0(0) => mul_11s_6s_13_1_1_U108_n_18,
      tmp_product_i_6_1(1) => mul_11s_6s_13_1_1_U108_n_16,
      tmp_product_i_6_1(0) => mul_11s_6s_13_1_1_U108_n_17
    );
mul_6s_6s_6_1_1_U77: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_6_1_1_19
     port map (
      Q(5 downto 0) => trunc_ln354_reg_3151(5 downto 0),
      dout(5) => mul_6s_6s_6_1_1_U77_n_0,
      dout(4) => mul_6s_6s_6_1_1_U77_n_1,
      dout(3) => mul_6s_6s_6_1_1_U77_n_2,
      dout(2) => mul_6s_6s_6_1_1_U77_n_3,
      dout(1) => mul_6s_6s_6_1_1_U77_n_4,
      dout(0) => mul_6s_6s_6_1_1_U77_n_5,
      m106_reg_3025(2 downto 0) => m106_reg_3025(2 downto 0),
      trunc_ln354_1_reg_3040(2 downto 0) => trunc_ln354_1_reg_3040(5 downto 3)
    );
mul_6s_6s_9_1_1_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_6s_6s_9_1_1
     port map (
      D(3) => mul_6s_6s_9_1_1_U40_n_3,
      D(2) => mul_6s_6s_9_1_1_U40_n_4,
      D(1) => mul_6s_6s_9_1_1_U40_n_5,
      D(0) => mul_6s_6s_9_1_1_U40_n_6,
      O(2) => mul_6s_6s_9_1_1_U40_n_0,
      O(1) => mul_6s_6s_9_1_1_U40_n_1,
      O(0) => mul_6s_6s_9_1_1_U40_n_2,
      Q(5 downto 0) => m54_reg_2733(5 downto 0),
      m70_reg_2836(5 downto 0) => m70_reg_2836(5 downto 0)
    );
mul_7s_2s_9_1_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_2s_9_1_1
     port map (
      B(7) => mul_7s_2s_9_1_1_U57_n_0,
      B(6) => mul_7s_2s_9_1_1_U57_n_1,
      B(5) => mul_7s_2s_9_1_1_U57_n_2,
      B(4) => mul_7s_2s_9_1_1_U57_n_3,
      B(3) => mul_7s_2s_9_1_1_U57_n_4,
      B(2) => mul_7s_2s_9_1_1_U57_n_5,
      B(1) => mul_7s_2s_9_1_1_U57_n_6,
      B(0) => mul_7s_2s_9_1_1_U57_n_7,
      DI(2) => mul_12s_10s_14_1_1_U85_n_15,
      DI(1) => mul_12s_10s_14_1_1_U85_n_16,
      DI(0) => mul_12s_10s_14_1_1_U85_n_17,
      Q(1 downto 0) => m75_reg_2922(1 downto 0),
      S(2) => mul_12s_10s_14_1_1_U85_n_18,
      S(1) => mul_12s_10s_14_1_1_U85_n_19,
      S(0) => mul_12s_10s_14_1_1_U85_n_20,
      tmp_product(4 downto 0) => m83_reg_2852(4 downto 0)
    );
mul_7s_4s_7_1_1_U19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1
     port map (
      P(6) => m33_reg_2606_reg_n_99,
      P(5) => m33_reg_2606_reg_n_100,
      P(4) => m33_reg_2606_reg_n_101,
      P(3) => m33_reg_2606_reg_n_102,
      P(2) => m33_reg_2606_reg_n_103,
      P(1) => m33_reg_2606_reg_n_104,
      P(0) => m33_reg_2606_reg_n_105,
      Q(2 downto 0) => mul_ln267_reg_2659(2 downto 0),
      out_data_0(5 downto 0) => \^out_data_0\(6 downto 1)
    );
mul_7s_4s_7_1_1_U39: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_4s_7_1_1_20
     port map (
      D(6) => mul_7s_4s_7_1_1_U39_n_0,
      D(5) => mul_7s_4s_7_1_1_U39_n_1,
      D(4) => mul_7s_4s_7_1_1_U39_n_2,
      D(3) => mul_7s_4s_7_1_1_U39_n_3,
      D(2) => mul_7s_4s_7_1_1_U39_n_4,
      D(1) => mul_7s_4s_7_1_1_U39_n_5,
      D(0) => mul_7s_4s_7_1_1_U39_n_6,
      m58_reg_2820(6 downto 0) => m58_reg_2820(6 downto 0),
      m66_reg_2831(0) => m66_reg_2831(3),
      trunc_ln319_reg_2863(2 downto 0) => trunc_ln319_reg_2863(2 downto 0)
    );
mul_7s_5s_10_1_1_U137: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_10_1_1
     port map (
      CO(0) => mul_7s_5s_10_1_1_U137_n_14,
      D(9) => mul_7s_5s_10_1_1_U137_n_0,
      D(8) => mul_7s_5s_10_1_1_U137_n_1,
      D(7) => mul_7s_5s_10_1_1_U137_n_2,
      D(6) => mul_7s_5s_10_1_1_U137_n_3,
      D(5) => mul_7s_5s_10_1_1_U137_n_4,
      D(4) => mul_7s_5s_10_1_1_U137_n_5,
      D(3) => mul_7s_5s_10_1_1_U137_n_6,
      D(2) => mul_7s_5s_10_1_1_U137_n_7,
      D(1) => mul_7s_5s_10_1_1_U137_n_8,
      D(0) => mul_7s_5s_10_1_1_U137_n_9,
      O(3) => mul_7s_5s_10_1_1_U137_n_10,
      O(2) => mul_7s_5s_10_1_1_U137_n_11,
      O(1) => mul_7s_5s_10_1_1_U137_n_12,
      O(0) => mul_7s_5s_10_1_1_U137_n_13,
      Q(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_12,
      S(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_8,
      S(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_9,
      S(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_10,
      S(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_11,
      m174_reg_3615(0) => m174_reg_3615(3),
      \m198_reg_3740_reg[1]\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_1,
      \m198_reg_3740_reg[1]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_2,
      \m198_reg_3740_reg[1]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_3,
      \m198_reg_3740_reg[5]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_13,
      \m198_reg_3740_reg[5]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_14,
      \m198_reg_3740_reg[5]_0\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_27,
      \m198_reg_3740_reg[5]_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_28,
      \m198_reg_3740_reg[9]\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_15,
      \m198_reg_3740_reg[9]\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_16,
      \m198_reg_3740_reg[9]\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_17,
      \m198_reg_3740_reg[9]_0\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_18,
      \m198_reg_3740_reg[9]_0\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_19,
      \m198_reg_3740_reg[9]_0\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_20,
      \m198_reg_3740_reg[9]_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_21,
      \p_reg_reg[6]\(0) => mul_7s_5s_10_1_1_U137_n_15,
      \tmp_product__26_carry__0_i_11\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_0,
      \tmp_product__26_carry__0_i_11_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_26,
      \tmp_product__26_carry_i_4\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_4,
      \tmp_product__26_carry_i_4\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_5,
      \tmp_product__26_carry_i_4\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_6,
      \tmp_product__26_carry_i_4\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_7,
      \tmp_product__26_carry_i_4_0\(3) => mac_muladd_7s_6s_6s_7_4_1_U146_n_22,
      \tmp_product__26_carry_i_4_0\(2) => mac_muladd_7s_6s_6s_7_4_1_U146_n_23,
      \tmp_product__26_carry_i_4_0\(1) => mac_muladd_7s_6s_6s_7_4_1_U146_n_24,
      \tmp_product__26_carry_i_4_0\(0) => mac_muladd_7s_6s_6s_7_4_1_U146_n_25
    );
mul_7s_5s_12_1_1_U133: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_12_1_1
     port map (
      B(7) => mul_7s_5s_12_1_1_U133_n_0,
      B(6) => mul_7s_5s_12_1_1_U133_n_1,
      B(5) => mul_7s_5s_12_1_1_U133_n_2,
      B(4) => mul_7s_5s_12_1_1_U133_n_3,
      B(3) => mul_7s_5s_12_1_1_U133_n_4,
      B(2) => mul_7s_5s_12_1_1_U133_n_5,
      B(1) => mul_7s_5s_12_1_1_U133_n_6,
      B(0) => mul_7s_5s_12_1_1_U133_n_7,
      Q(5 downto 0) => m196_reg_3694(6 downto 1),
      S(0) => am_addmul_11s_7s_9s_12_4_1_U147_n_12,
      factor_fu_2240_p3(2 downto 0) => factor_fu_2240_p3(3 downto 1),
      m174_reg_3615(4 downto 0) => m174_reg_3615(4 downto 0),
      out_data_25(2 downto 0) => \^out_data_25\(3 downto 1)
    );
mul_7s_5s_7_1_1_U140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_5s_7_1_1
     port map (
      P(4) => trunc_ln442_reg_3735_reg_n_101,
      P(3) => trunc_ln442_reg_3735_reg_n_102,
      P(2) => trunc_ln442_reg_3735_reg_n_103,
      P(1) => trunc_ln442_reg_3735_reg_n_104,
      P(0) => trunc_ln442_reg_3735_reg_n_105,
      Q(2 downto 0) => m205_reg_3704(4 downto 2),
      out_data_30(4 downto 0) => \^out_data_30\(6 downto 2)
    );
mul_7s_6s_7_1_1_U128: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_6s_7_1_1
     port map (
      D(3) => mul_7s_6s_7_1_1_U128_n_8,
      D(2) => mul_7s_6s_7_1_1_U128_n_9,
      D(1) => mul_7s_6s_7_1_1_U128_n_10,
      D(0) => mul_7s_6s_7_1_1_U128_n_11,
      p_reg_reg(2) => mul_10s_10s_10_1_1_U111_n_19,
      p_reg_reg(1) => mul_10s_10s_10_1_1_U111_n_20,
      p_reg_reg(0) => mul_10s_10s_10_1_1_U111_n_21,
      p_reg_reg_0(3) => mul_10s_10s_10_1_1_U111_n_24,
      p_reg_reg_0(2) => mul_10s_10s_10_1_1_U111_n_25,
      p_reg_reg_0(1) => mul_10s_10s_10_1_1_U111_n_26,
      p_reg_reg_0(0) => mul_10s_10s_10_1_1_U111_n_27,
      p_reg_reg_1(3) => mul_10s_10s_10_1_1_U111_n_34,
      p_reg_reg_1(2) => mul_10s_10s_10_1_1_U111_n_35,
      p_reg_reg_1(1) => mul_10s_10s_10_1_1_U111_n_36,
      p_reg_reg_1(0) => mul_10s_10s_10_1_1_U111_n_37,
      tmp_product(3) => mul_7s_6s_7_1_1_U128_n_0,
      tmp_product(2) => mul_7s_6s_7_1_1_U128_n_1,
      tmp_product(1) => mul_7s_6s_7_1_1_U128_n_2,
      tmp_product(0) => mul_7s_6s_7_1_1_U128_n_3,
      tmp_product_0(3) => mul_7s_6s_7_1_1_U128_n_4,
      tmp_product_0(2) => mul_7s_6s_7_1_1_U128_n_5,
      tmp_product_0(1) => mul_7s_6s_7_1_1_U128_n_6,
      tmp_product_0(0) => mul_7s_6s_7_1_1_U128_n_7,
      \tmp_product__19_carry_i_4__3\(1) => mul_10s_10s_10_1_1_U111_n_32,
      \tmp_product__19_carry_i_4__3\(0) => mul_10s_10s_10_1_1_U111_n_33,
      \tmp_product__19_carry_i_4__3_0\(3) => mul_10s_10s_10_1_1_U111_n_28,
      \tmp_product__19_carry_i_4__3_0\(2) => mul_10s_10s_10_1_1_U111_n_29,
      \tmp_product__19_carry_i_4__3_0\(1) => mul_10s_10s_10_1_1_U111_n_30,
      \tmp_product__19_carry_i_4__3_0\(0) => mul_10s_10s_10_1_1_U111_n_31
    );
mul_7s_7s_11_1_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_11_1_1
     port map (
      O(2) => mul_7s_7s_11_1_1_U80_n_0,
      O(1) => mul_7s_7s_11_1_1_U80_n_1,
      O(0) => mul_7s_7s_11_1_1_U80_n_2,
      P(6) => m109_reg_3062_reg_n_99,
      P(5) => m109_reg_3062_reg_n_100,
      P(4) => m109_reg_3062_reg_n_101,
      P(3) => m109_reg_3062_reg_n_102,
      P(2) => m109_reg_3062_reg_n_103,
      P(1) => m109_reg_3062_reg_n_104,
      P(0) => m109_reg_3062_reg_n_105,
      m106_reg_3025(3) => m106_reg_3025(6),
      m106_reg_3025(2 downto 0) => m106_reg_3025(2 downto 0),
      \m106_reg_3025_reg[6]\(3) => mul_7s_7s_11_1_1_U80_n_3,
      \m106_reg_3025_reg[6]\(2) => mul_7s_7s_11_1_1_U80_n_4,
      \m106_reg_3025_reg[6]\(1) => mul_7s_7s_11_1_1_U80_n_5,
      \m106_reg_3025_reg[6]\(0) => mul_7s_7s_11_1_1_U80_n_6,
      \m106_reg_3025_reg[6]_0\(3) => mul_7s_7s_11_1_1_U80_n_7,
      \m106_reg_3025_reg[6]_0\(2) => mul_7s_7s_11_1_1_U80_n_8,
      \m106_reg_3025_reg[6]_0\(1) => mul_7s_7s_11_1_1_U80_n_9,
      \m106_reg_3025_reg[6]_0\(0) => mul_7s_7s_11_1_1_U80_n_10,
      trunc_ln354_1_reg_3040(2 downto 0) => trunc_ln354_1_reg_3040(5 downto 3)
    );
mul_7s_7s_7_1_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1
     port map (
      dout(6 downto 0) => dout(6 downto 0),
      in_data_25(6 downto 0) => in_data_25(6 downto 0),
      in_data_9(6 downto 0) => in_data_9(6 downto 0)
    );
mul_7s_7s_7_1_1_U124: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_21
     port map (
      CO(0) => mul_7s_7s_7_1_1_U124_n_15,
      O(3) => mul_7s_7s_7_1_1_U124_n_7,
      O(2) => mul_7s_7s_7_1_1_U124_n_8,
      O(1) => mul_7s_7s_7_1_1_U124_n_9,
      O(0) => mul_7s_7s_7_1_1_U124_n_10,
      P(7) => m169_fu_2137_p2_n_98,
      P(6) => m169_fu_2137_p2_n_99,
      P(5) => m169_fu_2137_p2_n_100,
      P(4) => m169_fu_2137_p2_n_101,
      P(3) => m169_fu_2137_p2_n_102,
      P(2) => m169_fu_2137_p2_n_103,
      P(1) => m169_fu_2137_p2_n_104,
      P(0) => m169_fu_2137_p2_n_105,
      Q(6 downto 0) => trunc_ln440_1_reg_3610(6 downto 0),
      \empty_reg_3590_reg[6]\(3) => mul_7s_7s_7_1_1_U124_n_11,
      \empty_reg_3590_reg[6]\(2) => mul_7s_7s_7_1_1_U124_n_12,
      \empty_reg_3590_reg[6]\(1) => mul_7s_7s_7_1_1_U124_n_13,
      \empty_reg_3590_reg[6]\(0) => mul_7s_7s_7_1_1_U124_n_14,
      factor_fu_2240_p3(6 downto 0) => factor_fu_2240_p3(7 downto 1),
      out_data_28(6 downto 0) => \^out_data_28\(6 downto 0)
    );
mul_7s_7s_7_1_1_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_22
     port map (
      D(6) => mul_7s_7s_7_1_1_U36_n_0,
      D(5) => mul_7s_7s_7_1_1_U36_n_1,
      D(4) => mul_7s_7s_7_1_1_U36_n_2,
      D(3) => mul_7s_7s_7_1_1_U36_n_3,
      D(2) => mul_7s_7s_7_1_1_U36_n_4,
      D(1) => mul_7s_7s_7_1_1_U36_n_5,
      D(0) => mul_7s_7s_7_1_1_U36_n_6,
      Q(6 downto 0) => trunc_ln298_1_reg_2793(6 downto 0),
      trunc_ln326_reg_2810(6 downto 0) => trunc_ln326_reg_2810(6 downto 0),
      \trunc_ln326_reg_2810_reg[3]\(3) => mul_7s_7s_7_1_1_U36_n_7,
      \trunc_ln326_reg_2810_reg[3]\(2) => mul_7s_7s_7_1_1_U36_n_8,
      \trunc_ln326_reg_2810_reg[3]\(1) => mul_7s_7s_7_1_1_U36_n_9,
      \trunc_ln326_reg_2810_reg[3]\(0) => mul_7s_7s_7_1_1_U36_n_10,
      \trunc_ln326_reg_2810_reg[5]\(1) => mul_7s_7s_7_1_1_U36_n_11,
      \trunc_ln326_reg_2810_reg[5]\(0) => mul_7s_7s_7_1_1_U36_n_12
    );
mul_7s_7s_7_1_1_U47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_23
     port map (
      D(6) => mul_7s_7s_7_1_1_U47_n_0,
      D(5) => mul_7s_7s_7_1_1_U47_n_1,
      D(4) => mul_7s_7s_7_1_1_U47_n_2,
      D(3) => mul_7s_7s_7_1_1_U47_n_3,
      D(2) => mul_7s_7s_7_1_1_U47_n_4,
      D(1) => mul_7s_7s_7_1_1_U47_n_5,
      D(0) => mul_7s_7s_7_1_1_U47_n_6,
      Q(6 downto 0) => m79_reg_2889(6 downto 0),
      trunc_ln319_reg_2863(2 downto 0) => trunc_ln319_reg_2863(2 downto 0),
      \trunc_ln319_reg_2863_reg[1]\(2 downto 0) => m89_fu_1107_p2(2 downto 0),
      trunc_ln336_reg_2894(6 downto 0) => trunc_ln336_reg_2894(6 downto 0)
    );
mul_7s_7s_7_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_24
     port map (
      O(2) => mul_7s_7s_7_1_1_U55_n_0,
      O(1) => mul_7s_7s_7_1_1_U55_n_1,
      O(0) => mul_7s_7s_7_1_1_U55_n_2,
      Q(6 downto 0) => m81_reg_2937(6 downto 0),
      \m81_reg_2937_reg[0]\(3) => mul_7s_7s_7_1_1_U55_n_3,
      \m81_reg_2937_reg[0]\(2) => mul_7s_7s_7_1_1_U55_n_4,
      \m81_reg_2937_reg[0]\(1) => mul_7s_7s_7_1_1_U55_n_5,
      \m81_reg_2937_reg[0]\(0) => mul_7s_7s_7_1_1_U55_n_6,
      trunc_ln320_reg_2958(6 downto 0) => trunc_ln320_reg_2958(6 downto 0)
    );
mul_7s_7s_7_1_1_U96: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_7s_7s_7_1_1_25
     port map (
      D(6) => mul_7s_7s_7_1_1_U96_n_0,
      D(5) => mul_7s_7s_7_1_1_U96_n_1,
      D(4) => mul_7s_7s_7_1_1_U96_n_2,
      D(3) => mul_7s_7s_7_1_1_U96_n_3,
      D(2) => mul_7s_7s_7_1_1_U96_n_4,
      D(1) => mul_7s_7s_7_1_1_U96_n_5,
      D(0) => mul_7s_7s_7_1_1_U96_n_6,
      DI(1) => mul_13s_7s_13_1_1_U103_n_13,
      DI(0) => mul_13s_7s_13_1_1_U103_n_14,
      Q(5 downto 3) => trunc_ln379_1_reg_3298(6 downto 4),
      Q(2 downto 0) => trunc_ln379_1_reg_3298(2 downto 0),
      S(2) => mul_13s_7s_13_1_1_U103_n_15,
      S(1) => mul_13s_7s_13_1_1_U103_n_16,
      S(0) => mul_13s_7s_13_1_1_U103_n_17,
      tmp_product(3 downto 0) => trunc_ln379_reg_3328(3 downto 0),
      tmp_product_i_7_0(0) => mul_13s_7s_13_1_1_U103_n_18,
      tmp_product_i_7_1(3) => mul_13s_7s_13_1_1_U103_n_19,
      tmp_product_i_7_1(2) => mul_13s_7s_13_1_1_U103_n_20,
      tmp_product_i_7_1(1) => mul_13s_7s_13_1_1_U103_n_21,
      tmp_product_i_7_1(0) => mul_13s_7s_13_1_1_U103_n_22
    );
mul_8s_5s_8_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_5s_8_1_1
     port map (
      B(7) => mul_8s_5s_8_1_1_U8_n_0,
      B(6) => mul_8s_5s_8_1_1_U8_n_1,
      B(5) => mul_8s_5s_8_1_1_U8_n_2,
      B(4) => mul_8s_5s_8_1_1_U8_n_3,
      B(3) => mul_8s_5s_8_1_1_U8_n_4,
      B(2) => mul_8s_5s_8_1_1_U8_n_5,
      B(1) => mul_8s_5s_8_1_1_U8_n_6,
      B(0) => mul_8s_5s_8_1_1_U8_n_7,
      D(2) => mul_8s_5s_8_1_1_U8_n_8,
      D(1) => mul_8s_5s_8_1_1_U8_n_9,
      D(0) => mul_8s_5s_8_1_1_U8_n_10,
      DI(2) => mul_9s_8s_10_1_1_U26_n_10,
      DI(1) => mul_9s_8s_10_1_1_U26_n_11,
      DI(0) => mul_9s_8s_10_1_1_U26_n_12,
      S(3) => mul_9s_8s_10_1_1_U26_n_13,
      S(2) => mul_9s_8s_10_1_1_U26_n_14,
      S(1) => mul_9s_8s_10_1_1_U26_n_15,
      S(0) => mul_9s_8s_10_1_1_U26_n_16,
      in_data_18(2 downto 0) => in_data_18(2 downto 0),
      in_data_18_1_sp_1 => mul_8s_5s_8_1_1_U8_n_12,
      in_data_19(4 downto 0) => in_data_19(4 downto 0),
      in_data_20(2 downto 0) => in_data_20(2 downto 0),
      in_data_20_1_sp_1 => mul_8s_5s_8_1_1_U8_n_11,
      in_data_21(4 downto 0) => in_data_21(4 downto 0)
    );
mul_8s_6s_8_1_1_U106: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1
     port map (
      D(4) => mul_8s_6s_8_1_1_U106_n_0,
      D(3) => mul_8s_6s_8_1_1_U106_n_1,
      D(2) => mul_8s_6s_8_1_1_U106_n_2,
      D(1) => mul_8s_6s_8_1_1_U106_n_3,
      D(0) => mul_8s_6s_8_1_1_U106_n_4,
      Q(5 downto 0) => trunc_ln387_reg_3380(5 downto 0),
      m154_reg_3410(0) => m154_reg_3410(5),
      trunc_ln389_reg_3415(2 downto 0) => trunc_ln389_reg_3415(4 downto 2)
    );
mul_8s_6s_8_1_1_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_26
     port map (
      B(7) => mul_8s_6s_8_1_1_U38_n_0,
      B(6) => mul_8s_6s_8_1_1_U38_n_1,
      B(5) => mul_8s_6s_8_1_1_U38_n_2,
      B(4) => mul_8s_6s_8_1_1_U38_n_3,
      B(3) => mul_8s_6s_8_1_1_U38_n_4,
      B(2) => mul_8s_6s_8_1_1_U38_n_5,
      B(1) => mul_8s_6s_8_1_1_U38_n_6,
      B(0) => mul_8s_6s_8_1_1_U38_n_7,
      D(0) => mul_8s_6s_8_1_1_U38_n_8,
      Q(7 downto 0) => trunc_ln292_reg_2701(7 downto 0),
      S(0) => mul_14s_8s_14_1_1_U44_n_14,
      m70_reg_2836(5 downto 0) => m70_reg_2836(5 downto 0),
      \m92_reg_2910_reg[3]\(3) => mac_muladd_10s_10s_10s_10_4_1_U142_n_7,
      \m92_reg_2910_reg[3]\(2) => mac_muladd_10s_10s_10s_10_4_1_U142_n_8,
      \m92_reg_2910_reg[3]\(1) => mac_muladd_10s_10s_10s_10_4_1_U142_n_9,
      \m92_reg_2910_reg[3]\(0) => mac_muladd_10s_10s_10s_10_4_1_U142_n_10
    );
mul_8s_6s_8_1_1_U67: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_6s_8_1_1_27
     port map (
      B(7) => mul_8s_6s_8_1_1_U67_n_0,
      B(6) => mul_8s_6s_8_1_1_U67_n_1,
      B(5) => mul_8s_6s_8_1_1_U67_n_2,
      B(4) => mul_8s_6s_8_1_1_U67_n_3,
      B(3) => mul_8s_6s_8_1_1_U67_n_4,
      B(2) => mul_8s_6s_8_1_1_U67_n_5,
      B(1) => mul_8s_6s_8_1_1_U67_n_6,
      B(0) => mul_8s_6s_8_1_1_U67_n_7,
      Q(5 downto 0) => m93_reg_2989(5 downto 0),
      \tmp_product__0_carry__0_0\(2 downto 0) => trunc_ln350_reg_3077(7 downto 5),
      trunc_ln347_reg_3072(4 downto 0) => trunc_ln347_reg_3072(4 downto 0)
    );
mul_8s_7s_13_1_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_13_1_1
     port map (
      A(8) => mul_8s_7s_13_1_1_U48_n_0,
      A(7) => mul_8s_7s_13_1_1_U48_n_1,
      A(6) => mul_8s_7s_13_1_1_U48_n_2,
      A(5) => mul_8s_7s_13_1_1_U48_n_3,
      A(4) => mul_8s_7s_13_1_1_U48_n_4,
      A(3) => mul_8s_7s_13_1_1_U48_n_5,
      A(2) => mul_8s_7s_13_1_1_U48_n_6,
      A(1) => mul_8s_7s_13_1_1_U48_n_7,
      A(0) => mul_8s_7s_13_1_1_U48_n_8,
      D(1) => mul_8s_7s_13_1_1_U48_n_9,
      D(0) => mul_8s_7s_13_1_1_U48_n_10,
      O(0) => mul_8s_7s_13_1_1_U48_n_11,
      Q(6 downto 0) => m83_reg_2852(6 downto 0),
      \tmp_product__30_carry__0_i_5_0\(7 downto 0) => m72_reg_2873(7 downto 0)
    );
mul_8s_7s_8_1_1_U104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_7s_8_1_1
     port map (
      B(7) => mul_8s_7s_8_1_1_U104_n_0,
      B(6) => mul_8s_7s_8_1_1_U104_n_1,
      B(5) => mul_8s_7s_8_1_1_U104_n_2,
      B(4) => mul_8s_7s_8_1_1_U104_n_3,
      B(3) => mul_8s_7s_8_1_1_U104_n_4,
      B(2) => mul_8s_7s_8_1_1_U104_n_5,
      B(1) => mul_8s_7s_8_1_1_U104_n_6,
      B(0) => mul_8s_7s_8_1_1_U104_n_7,
      Q(6 downto 0) => m149_reg_3359(6 downto 0),
      S(0) => mul_12s_8s_20_1_1_U113_n_12,
      \tmp_product_i_23__2_0\(7 downto 0) => trunc_ln400_reg_3400(7 downto 0)
    );
mul_8s_8s_8_1_1_U138: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1
     port map (
      Q(6 downto 0) => trunc_ln432_reg_3725(7 downto 1),
      out_data_23(6 downto 0) => \^out_data_23\(7 downto 1),
      \out_data_23[7]\(6 downto 0) => trunc_ln432_1_reg_3679(6 downto 0)
    );
mul_8s_8s_8_1_1_U29: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_28
     port map (
      B(7) => mul_8s_8s_8_1_1_U29_n_0,
      B(6) => mul_8s_8s_8_1_1_U29_n_1,
      B(5) => mul_8s_8s_8_1_1_U29_n_2,
      B(4) => mul_8s_8s_8_1_1_U29_n_3,
      B(3) => mul_8s_8s_8_1_1_U29_n_4,
      B(2) => mul_8s_8s_8_1_1_U29_n_5,
      B(1) => mul_8s_8s_8_1_1_U29_n_6,
      B(0) => mul_8s_8s_8_1_1_U29_n_7,
      DI(2) => mul_10s_8s_12_1_1_U34_n_12,
      DI(1) => mul_10s_8s_12_1_1_U34_n_13,
      DI(0) => mul_10s_8s_12_1_1_U34_n_14,
      Q(3 downto 0) => trunc_ln292_reg_2701(3 downto 0),
      S(3) => mul_10s_8s_12_1_1_U34_n_15,
      S(2) => mul_10s_8s_12_1_1_U34_n_16,
      S(1) => mul_10s_8s_12_1_1_U34_n_17,
      S(0) => mul_10s_8s_12_1_1_U34_n_18,
      \tmp_product__34_carry_i_8_0\(0) => mul_10s_8s_12_1_1_U34_n_19,
      trunc_ln288_reg_2695(7 downto 0) => trunc_ln288_reg_2695(7 downto 0)
    );
mul_8s_8s_8_1_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_29
     port map (
      O(2) => mul_8s_8s_8_1_1_U30_n_0,
      O(1) => mul_8s_8s_8_1_1_U30_n_1,
      O(0) => mul_8s_8s_8_1_1_U30_n_2,
      Q(7 downto 0) => trunc_ln288_1_reg_2748(7 downto 0),
      \trunc_ln288_1_reg_2748_reg[6]\(3) => mul_8s_8s_8_1_1_U30_n_3,
      \trunc_ln288_1_reg_2748_reg[6]\(2) => mul_8s_8s_8_1_1_U30_n_4,
      \trunc_ln288_1_reg_2748_reg[6]\(1) => mul_8s_8s_8_1_1_U30_n_5,
      \trunc_ln288_1_reg_2748_reg[6]\(0) => mul_8s_8s_8_1_1_U30_n_6,
      \trunc_ln288_1_reg_2748_reg[6]_0\(0) => mul_8s_8s_8_1_1_U30_n_7,
      trunc_ln288_reg_2695(7 downto 0) => trunc_ln288_reg_2695(7 downto 0)
    );
mul_8s_8s_8_1_1_U37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_8s_8s_8_1_1_30
     port map (
      B(7) => mul_8s_8s_8_1_1_U37_n_0,
      B(6) => mul_8s_8s_8_1_1_U37_n_1,
      B(5) => mul_8s_8s_8_1_1_U37_n_2,
      B(4) => mul_8s_8s_8_1_1_U37_n_3,
      B(3) => mul_8s_8s_8_1_1_U37_n_4,
      B(2) => mul_8s_8s_8_1_1_U37_n_5,
      B(1) => mul_8s_8s_8_1_1_U37_n_6,
      B(0) => mul_8s_8s_8_1_1_U37_n_7,
      DI(2) => mul_9s_8s_11_1_1_U58_n_11,
      DI(1) => mul_9s_8s_11_1_1_U58_n_12,
      DI(0) => mul_9s_8s_11_1_1_U58_n_13,
      Q(7 downto 0) => trunc_ln292_reg_2701(7 downto 0),
      S(3) => mul_9s_8s_11_1_1_U58_n_14,
      S(2) => mul_9s_8s_11_1_1_U58_n_15,
      S(1) => mul_9s_8s_11_1_1_U58_n_16,
      S(0) => mul_9s_8s_11_1_1_U58_n_17,
      m58_reg_2820(3 downto 0) => m58_reg_2820(3 downto 0),
      \tmp_product__34_carry_i_8__0_0\(0) => mul_9s_8s_11_1_1_U58_n_18
    );
mul_9s_2s_10_1_1_U46: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_2s_10_1_1
     port map (
      B(0) => mul_2s_2s_2_1_1_U31_n_0,
      D(0) => mul_9s_2s_10_1_1_U46_n_10,
      P(8) => m64_fu_854_p2_n_97,
      P(7) => m64_fu_854_p2_n_98,
      P(6) => m64_fu_854_p2_n_99,
      P(5) => m64_fu_854_p2_n_100,
      P(4) => m64_fu_854_p2_n_101,
      P(3) => m64_fu_854_p2_n_102,
      P(2) => m64_fu_854_p2_n_103,
      P(1) => m64_fu_854_p2_n_104,
      P(0) => m64_fu_854_p2_n_105,
      Q(1) => \^out_data_4_ap_vld\,
      Q(0) => \^out_data_2_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(9) => mul_9s_2s_10_1_1_U46_n_0,
      tmp_product_0(8) => mul_9s_2s_10_1_1_U46_n_1,
      tmp_product_0(7) => mul_9s_2s_10_1_1_U46_n_2,
      tmp_product_0(6) => mul_9s_2s_10_1_1_U46_n_3,
      tmp_product_0(5) => mul_9s_2s_10_1_1_U46_n_4,
      tmp_product_0(4) => mul_9s_2s_10_1_1_U46_n_5,
      tmp_product_0(3) => mul_9s_2s_10_1_1_U46_n_6,
      tmp_product_0(2) => mul_9s_2s_10_1_1_U46_n_7,
      tmp_product_0(1) => mul_9s_2s_10_1_1_U46_n_8,
      tmp_product_0(0) => mul_9s_2s_10_1_1_U46_n_9,
      tmp_product_1(0) => trunc_ln293_reg_2758(0),
      tmp_product_2(0) => trunc_ln293_1_reg_2763(0)
    );
mul_9s_6s_9_1_1_U121: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1
     port map (
      D(6) => mul_10s_5s_10_1_1_U107_n_1,
      D(5) => mul_10s_5s_10_1_1_U107_n_2,
      D(4) => mul_10s_5s_10_1_1_U107_n_3,
      D(3) => mul_10s_5s_10_1_1_U107_n_4,
      D(2) => mul_10s_5s_10_1_1_U107_n_5,
      D(1) => mul_10s_5s_10_1_1_U107_n_6,
      D(0) => mul_10s_5s_10_1_1_U107_n_7,
      DI(0) => mul_9s_6s_9_1_1_U121_n_11,
      Q(1) => \^out_data_18_ap_vld\,
      Q(0) => ap_CS_fsm_state17,
      S(0) => mul_9s_6s_9_1_1_U121_n_9,
      add_ln421_fu_2234_p2(9 downto 0) => add_ln421_fu_2234_p2(9 downto 0),
      ap_clk => ap_clk,
      dout(5) => mul_6s_6s_6_1_1_U110_n_0,
      dout(4) => mul_6s_6s_6_1_1_U110_n_1,
      dout(3) => mul_6s_6s_6_1_1_U110_n_2,
      dout(2) => mul_6s_6s_6_1_1_U110_n_3,
      dout(1) => mul_6s_6s_6_1_1_U110_n_4,
      dout(0) => mul_6s_6s_6_1_1_U110_n_5,
      mul_ln434_reg_3730_reg(8) => m173_reg_3534_reg_n_97,
      mul_ln434_reg_3730_reg(7) => m173_reg_3534_reg_n_98,
      mul_ln434_reg_3730_reg(6) => m173_reg_3534_reg_n_99,
      mul_ln434_reg_3730_reg(5) => m173_reg_3534_reg_n_100,
      mul_ln434_reg_3730_reg(4) => m173_reg_3534_reg_n_101,
      mul_ln434_reg_3730_reg(3) => m173_reg_3534_reg_n_102,
      mul_ln434_reg_3730_reg(2) => m173_reg_3534_reg_n_103,
      mul_ln434_reg_3730_reg(1) => m173_reg_3534_reg_n_104,
      mul_ln434_reg_3730_reg(0) => m173_reg_3534_reg_n_105,
      tmp_product_0(8) => mul_9s_6s_9_1_1_U121_n_0,
      tmp_product_0(7) => mul_9s_6s_9_1_1_U121_n_1,
      tmp_product_0(6) => mul_9s_6s_9_1_1_U121_n_2,
      tmp_product_0(5) => mul_9s_6s_9_1_1_U121_n_3,
      tmp_product_0(4) => mul_9s_6s_9_1_1_U121_n_4,
      tmp_product_0(3) => mul_9s_6s_9_1_1_U121_n_5,
      tmp_product_0(2) => mul_9s_6s_9_1_1_U121_n_6,
      tmp_product_0(1) => mul_9s_6s_9_1_1_U121_n_7,
      tmp_product_0(0) => mul_9s_6s_9_1_1_U121_n_8,
      \tmp_product_i_15__1_0\(5 downto 0) => trunc_ln401_reg_3467(5 downto 0),
      tmp_product_i_17(5 downto 0) => trunc_ln401_1_reg_3338(5 downto 0),
      \trunc_ln401_reg_3467_reg[1]\ => mul_9s_6s_9_1_1_U121_n_12,
      \trunc_ln401_reg_3467_reg[1]_0\(0) => mul_9s_6s_9_1_1_U121_n_15,
      \trunc_ln401_reg_3467_reg[2]\(1) => mul_9s_6s_9_1_1_U121_n_13,
      \trunc_ln401_reg_3467_reg[2]\(0) => mul_9s_6s_9_1_1_U121_n_14,
      \trunc_ln401_reg_3467_reg[4]\ => mul_9s_6s_9_1_1_U121_n_10
    );
mul_9s_6s_9_1_1_U94: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_6s_9_1_1_31
     port map (
      D(8) => mul_11s_11s_11_1_1_U83_n_2,
      D(7) => mul_11s_11s_11_1_1_U83_n_3,
      D(6) => mul_11s_11s_11_1_1_U83_n_4,
      D(5) => mul_11s_11s_11_1_1_U83_n_5,
      D(4) => mul_11s_11s_11_1_1_U83_n_6,
      D(3) => mul_11s_11s_11_1_1_U83_n_7,
      D(2) => mul_11s_11s_11_1_1_U83_n_8,
      D(1) => mul_11s_11s_11_1_1_U83_n_9,
      D(0) => mul_11s_11s_11_1_1_U83_n_10,
      O(1) => mul_9s_9s_9_1_1_U97_n_1,
      O(0) => mul_9s_9s_9_1_1_U97_n_2,
      P(8) => mul_9s_6s_9_1_1_U94_n_0,
      P(7) => mul_9s_6s_9_1_1_U94_n_1,
      P(6) => mul_9s_6s_9_1_1_U94_n_2,
      P(5) => mul_9s_6s_9_1_1_U94_n_3,
      P(4) => mul_9s_6s_9_1_1_U94_n_4,
      P(3) => mul_9s_6s_9_1_1_U94_n_5,
      P(2) => mul_9s_6s_9_1_1_U94_n_6,
      P(1) => mul_9s_6s_9_1_1_U94_n_7,
      P(0) => mul_9s_6s_9_1_1_U94_n_8,
      Q(0) => \^out_data_12_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(0) => mul_9s_6s_9_1_1_U94_n_9,
      tmp_product_1(5) => m129_reg_3161_reg_n_100,
      tmp_product_1(4) => m129_reg_3161_reg_n_101,
      tmp_product_1(3) => m129_reg_3161_reg_n_102,
      tmp_product_1(2) => m129_reg_3161_reg_n_103,
      tmp_product_1(1) => m129_reg_3161_reg_n_104,
      tmp_product_1(0) => m129_reg_3161_reg_n_105
    );
mul_9s_7s_9_1_1_U91: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_7s_9_1_1
     port map (
      D(5) => mul_9s_7s_9_1_1_U91_n_0,
      D(4) => mul_9s_7s_9_1_1_U91_n_1,
      D(3) => mul_9s_7s_9_1_1_U91_n_2,
      D(2) => mul_9s_7s_9_1_1_U91_n_3,
      D(1) => mul_9s_7s_9_1_1_U91_n_4,
      D(0) => mul_9s_7s_9_1_1_U91_n_5,
      Q(6 downto 0) => trunc_ln374_1_reg_3283(6 downto 0),
      dout(7) => mul_9s_7s_9_1_1_U91_n_6,
      dout(6) => mul_9s_7s_9_1_1_U91_n_7,
      dout(5) => mul_9s_7s_9_1_1_U91_n_8,
      dout(4) => mul_9s_7s_9_1_1_U91_n_9,
      dout(3) => mul_9s_7s_9_1_1_U91_n_10,
      dout(2) => mul_9s_7s_9_1_1_U91_n_11,
      dout(1) => mul_9s_7s_9_1_1_U91_n_12,
      dout(0) => mul_9s_7s_9_1_1_U91_n_13,
      m121_cast_fu_1702_p3(1 downto 0) => m121_cast_fu_1702_p3(5 downto 4),
      mul_ln351_reg_3207(5 downto 3) => mul_ln351_reg_3207(7 downto 5),
      mul_ln351_reg_3207(2 downto 0) => mul_ln351_reg_3207(2 downto 0)
    );
mul_9s_8s_10_1_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_10_1_1
     port map (
      B(7) => mul_8s_5s_8_1_1_U8_n_0,
      B(6) => mul_8s_5s_8_1_1_U8_n_1,
      B(5) => mul_8s_5s_8_1_1_U8_n_2,
      B(4) => mul_8s_5s_8_1_1_U8_n_3,
      B(3) => mul_8s_5s_8_1_1_U8_n_4,
      B(2) => mul_8s_5s_8_1_1_U8_n_5,
      B(1) => mul_8s_5s_8_1_1_U8_n_6,
      B(0) => mul_8s_5s_8_1_1_U8_n_7,
      D(3) => mul_9s_8s_10_1_1_U26_n_17,
      D(2) => mul_9s_8s_10_1_1_U26_n_18,
      D(1) => mul_9s_8s_10_1_1_U26_n_19,
      D(0) => mul_9s_8s_10_1_1_U26_n_20,
      DI(2) => mul_9s_8s_10_1_1_U26_n_10,
      DI(1) => mul_9s_8s_10_1_1_U26_n_11,
      DI(0) => mul_9s_8s_10_1_1_U26_n_12,
      P(9) => mul_9s_8s_10_1_1_U26_n_0,
      P(8) => mul_9s_8s_10_1_1_U26_n_1,
      P(7) => mul_9s_8s_10_1_1_U26_n_2,
      P(6) => mul_9s_8s_10_1_1_U26_n_3,
      P(5) => mul_9s_8s_10_1_1_U26_n_4,
      P(4) => mul_9s_8s_10_1_1_U26_n_5,
      P(3) => mul_9s_8s_10_1_1_U26_n_6,
      P(2) => mul_9s_8s_10_1_1_U26_n_7,
      P(1) => mul_9s_8s_10_1_1_U26_n_8,
      P(0) => mul_9s_8s_10_1_1_U26_n_9,
      Q(0) => ap_CS_fsm_state3,
      S(3) => mul_9s_8s_10_1_1_U26_n_13,
      S(2) => mul_9s_8s_10_1_1_U26_n_14,
      S(1) => mul_9s_8s_10_1_1_U26_n_15,
      S(0) => mul_9s_8s_10_1_1_U26_n_16,
      ap_clk => ap_clk,
      in_data_19(2 downto 0) => in_data_19(2 downto 0),
      in_data_21(6 downto 0) => in_data_21(7 downto 1),
      tmp_product_0(8) => m39_reg_2616_reg_n_97,
      tmp_product_0(7) => m39_reg_2616_reg_n_98,
      tmp_product_0(6) => m39_reg_2616_reg_n_99,
      tmp_product_0(5) => m39_reg_2616_reg_n_100,
      tmp_product_0(4) => m39_reg_2616_reg_n_101,
      tmp_product_0(3) => m39_reg_2616_reg_n_102,
      tmp_product_0(2) => m39_reg_2616_reg_n_103,
      tmp_product_0(1) => m39_reg_2616_reg_n_104,
      tmp_product_0(0) => m39_reg_2616_reg_n_105,
      trunc_ln288_reg_2695(3 downto 0) => trunc_ln288_reg_2695(3 downto 0)
    );
mul_9s_8s_11_1_1_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_8s_11_1_1
     port map (
      B(7) => mul_8s_8s_8_1_1_U37_n_0,
      B(6) => mul_8s_8s_8_1_1_U37_n_1,
      B(5) => mul_8s_8s_8_1_1_U37_n_2,
      B(4) => mul_8s_8s_8_1_1_U37_n_3,
      B(3) => mul_8s_8s_8_1_1_U37_n_4,
      B(2) => mul_8s_8s_8_1_1_U37_n_5,
      B(1) => mul_8s_8s_8_1_1_U37_n_6,
      B(0) => mul_8s_8s_8_1_1_U37_n_7,
      DI(2) => mul_9s_8s_11_1_1_U58_n_11,
      DI(1) => mul_9s_8s_11_1_1_U58_n_12,
      DI(0) => mul_9s_8s_11_1_1_U58_n_13,
      P(8) => m86_reg_2984_reg_n_97,
      P(7) => m86_reg_2984_reg_n_98,
      P(6) => m86_reg_2984_reg_n_99,
      P(5) => m86_reg_2984_reg_n_100,
      P(4) => m86_reg_2984_reg_n_101,
      P(3) => m86_reg_2984_reg_n_102,
      P(2) => m86_reg_2984_reg_n_103,
      P(1) => m86_reg_2984_reg_n_104,
      P(0) => m86_reg_2984_reg_n_105,
      Q(0) => ap_CS_fsm_state6,
      S(3) => mul_9s_8s_11_1_1_U58_n_14,
      S(2) => mul_9s_8s_11_1_1_U58_n_15,
      S(1) => mul_9s_8s_11_1_1_U58_n_16,
      S(0) => mul_9s_8s_11_1_1_U58_n_17,
      ap_clk => ap_clk,
      m58_reg_2820(6 downto 0) => m58_reg_2820(7 downto 1),
      \m58_reg_2820_reg[4]\(0) => mul_9s_8s_11_1_1_U58_n_18,
      out_data_5(10 downto 0) => \^out_data_5\(10 downto 0),
      \tmp_product__22_carry__0_i_1__2_0\(5 downto 0) => trunc_ln292_reg_2701(5 downto 0)
    );
mul_9s_9s_14_1_1_U105: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1
     port map (
      D(11) => mul_9s_9s_14_1_1_U105_n_0,
      D(10) => mul_9s_9s_14_1_1_U105_n_1,
      D(9) => mul_9s_9s_14_1_1_U105_n_2,
      D(8) => mul_9s_9s_14_1_1_U105_n_3,
      D(7) => mul_9s_9s_14_1_1_U105_n_4,
      D(6) => mul_9s_9s_14_1_1_U105_n_5,
      D(5) => mul_9s_9s_14_1_1_U105_n_6,
      D(4) => mul_9s_9s_14_1_1_U105_n_7,
      D(3) => mul_9s_9s_14_1_1_U105_n_8,
      D(2) => mul_9s_9s_14_1_1_U105_n_9,
      D(1) => mul_9s_9s_14_1_1_U105_n_10,
      D(0) => mul_9s_9s_14_1_1_U105_n_11,
      P(8) => mul_9s_6s_9_1_1_U94_n_0,
      P(7) => mul_9s_6s_9_1_1_U94_n_1,
      P(6) => mul_9s_6s_9_1_1_U94_n_2,
      P(5) => mul_9s_6s_9_1_1_U94_n_3,
      P(4) => mul_9s_6s_9_1_1_U94_n_4,
      P(3) => mul_9s_6s_9_1_1_U94_n_5,
      P(2) => mul_9s_6s_9_1_1_U94_n_6,
      P(1) => mul_9s_6s_9_1_1_U94_n_7,
      P(0) => mul_9s_6s_9_1_1_U94_n_8,
      Q(0) => \^out_data_13_ap_vld\,
      ap_clk => ap_clk,
      tmp_product_0(8) => m151_reg_3405_reg_n_97,
      tmp_product_0(7) => m151_reg_3405_reg_n_98,
      tmp_product_0(6) => m151_reg_3405_reg_n_99,
      tmp_product_0(5) => m151_reg_3405_reg_n_100,
      tmp_product_0(4) => m151_reg_3405_reg_n_101,
      tmp_product_0(3) => m151_reg_3405_reg_n_102,
      tmp_product_0(2) => m151_reg_3405_reg_n_103,
      tmp_product_0(1) => m151_reg_3405_reg_n_104,
      tmp_product_0(0) => m151_reg_3405_reg_n_105
    );
mul_9s_9s_14_1_1_U115: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_14_1_1_32
     port map (
      D(3) => mul_9s_9s_14_1_1_U115_n_14,
      D(2) => mul_9s_9s_14_1_1_U115_n_15,
      D(1) => mul_9s_9s_14_1_1_U115_n_16,
      D(0) => mul_9s_9s_14_1_1_U115_n_17,
      P(13) => mul_9s_9s_14_1_1_U115_n_0,
      P(12) => mul_9s_9s_14_1_1_U115_n_1,
      P(11) => mul_9s_9s_14_1_1_U115_n_2,
      P(10) => mul_9s_9s_14_1_1_U115_n_3,
      P(9) => mul_9s_9s_14_1_1_U115_n_4,
      P(8) => mul_9s_9s_14_1_1_U115_n_5,
      P(7) => mul_9s_9s_14_1_1_U115_n_6,
      P(6) => mul_9s_9s_14_1_1_U115_n_7,
      P(5) => mul_9s_9s_14_1_1_U115_n_8,
      P(4) => mul_9s_9s_14_1_1_U115_n_9,
      P(3) => mul_9s_9s_14_1_1_U115_n_10,
      P(2) => mul_9s_9s_14_1_1_U115_n_11,
      P(1) => mul_9s_9s_14_1_1_U115_n_12,
      P(0) => mul_9s_9s_14_1_1_U115_n_13,
      Q(8 downto 0) => trunc_ln397_1_reg_3395(8 downto 0),
      tmp_product_0(6 downto 0) => trunc_ln397_reg_3461(8 downto 2)
    );
mul_9s_9s_9_1_1_U122: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1
     port map (
      P(8) => mul_9s_9s_9_1_1_U122_n_0,
      P(7) => mul_9s_9s_9_1_1_U122_n_1,
      P(6) => mul_9s_9s_9_1_1_U122_n_2,
      P(5) => mul_9s_9s_9_1_1_U122_n_3,
      P(4) => mul_9s_9s_9_1_1_U122_n_4,
      P(3) => mul_9s_9s_9_1_1_U122_n_5,
      P(2) => mul_9s_9s_9_1_1_U122_n_6,
      P(1) => mul_9s_9s_9_1_1_U122_n_7,
      P(0) => mul_9s_9s_9_1_1_U122_n_8,
      Q(1) => \^out_data_18_ap_vld\,
      Q(0) => ap_CS_fsm_state17,
      ap_clk => ap_clk,
      tmp_product_0(8) => mul_11s_6s_13_1_1_U108_n_3,
      tmp_product_0(7) => mul_11s_6s_13_1_1_U108_n_4,
      tmp_product_0(6) => mul_11s_6s_13_1_1_U108_n_5,
      tmp_product_0(5) => mul_11s_6s_13_1_1_U108_n_6,
      tmp_product_0(4) => mul_11s_6s_13_1_1_U108_n_7,
      tmp_product_0(3) => mul_11s_6s_13_1_1_U108_n_8,
      tmp_product_0(2) => mul_11s_6s_13_1_1_U108_n_9,
      tmp_product_0(1) => mul_11s_6s_13_1_1_U108_n_10,
      tmp_product_0(0) => mul_11s_6s_13_1_1_U108_n_11,
      tmp_product_1(8) => mul_9s_9s_14_1_1_U115_n_5,
      tmp_product_1(7) => mul_9s_9s_14_1_1_U115_n_6,
      tmp_product_1(6) => mul_9s_9s_14_1_1_U115_n_7,
      tmp_product_1(5) => mul_9s_9s_14_1_1_U115_n_8,
      tmp_product_1(4) => mul_9s_9s_14_1_1_U115_n_9,
      tmp_product_1(3) => mul_9s_9s_14_1_1_U115_n_10,
      tmp_product_1(2) => mul_9s_9s_14_1_1_U115_n_11,
      tmp_product_1(1) => mul_9s_9s_14_1_1_U115_n_12,
      tmp_product_1(0) => mul_9s_9s_14_1_1_U115_n_13
    );
mul_9s_9s_9_1_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_33
     port map (
      B(7) => mul_9s_9s_9_1_1_U76_n_0,
      B(6) => mul_9s_9s_9_1_1_U76_n_1,
      B(5) => mul_9s_9s_9_1_1_U76_n_2,
      B(4) => mul_9s_9s_9_1_1_U76_n_3,
      B(3) => mul_9s_9s_9_1_1_U76_n_4,
      B(2) => mul_9s_9s_9_1_1_U76_n_5,
      B(1) => mul_9s_9s_9_1_1_U76_n_6,
      B(0) => mul_9s_9s_9_1_1_U76_n_7,
      Q(1 downto 0) => sext_ln342_1_fu_1502_p1(8 downto 7),
      \tmp_product__35_carry__0_i_1__0_0\(2 downto 0) => trunc_ln350_reg_3077(7 downto 5),
      trunc_ln324_reg_3052(5 downto 0) => trunc_ln324_reg_3052(5 downto 0),
      trunc_ln347_reg_3072(4 downto 0) => trunc_ln347_reg_3072(4 downto 0)
    );
mul_9s_9s_9_1_1_U97: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1_mul_9s_9s_9_1_1_34
     port map (
      D(0) => mul_9s_9s_9_1_1_U97_n_7,
      O(2) => mul_9s_9s_9_1_1_U97_n_0,
      O(1) => mul_9s_9s_9_1_1_U97_n_1,
      O(0) => mul_9s_9s_9_1_1_U97_n_2,
      m131_reg_3223(4 downto 0) => m131_reg_3223(7 downto 3),
      \m131_reg_3223_reg[6]\(3) => mul_9s_9s_9_1_1_U97_n_3,
      \m131_reg_3223_reg[6]\(2) => mul_9s_9s_9_1_1_U97_n_4,
      \m131_reg_3223_reg[6]\(1) => mul_9s_9s_9_1_1_U97_n_5,
      \m131_reg_3223_reg[6]\(0) => mul_9s_9s_9_1_1_U97_n_6,
      \m160_reg_3385_reg[3]\(2) => mul_9s_6s_9_1_1_U94_n_6,
      \m160_reg_3385_reg[3]\(1) => mul_9s_6s_9_1_1_U94_n_7,
      \m160_reg_3385_reg[3]\(0) => mul_9s_6s_9_1_1_U94_n_8,
      mul_ln376_reg_3323(4 downto 0) => mul_ln376_reg_3323(7 downto 3),
      tmp_product(1) => mul_9s_9s_9_1_1_U97_n_8,
      tmp_product(0) => mul_9s_9s_9_1_1_U97_n_9,
      trunc_ln380_reg_3243(2 downto 0) => trunc_ln380_reg_3243(2 downto 0),
      trunc_ln384_reg_3333(2 downto 0) => trunc_ln384_reg_3333(2 downto 0)
    );
\mul_ln267_reg_2659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_10,
      Q => mul_ln267_reg_2659(0),
      R => '0'
    );
\mul_ln267_reg_2659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_9,
      Q => mul_ln267_reg_2659(1),
      R => '0'
    );
\mul_ln267_reg_2659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_8,
      Q => mul_ln267_reg_2659(2),
      R => '0'
    );
mul_ln280_reg_2675_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m39_reg_2616_reg_n_97,
      A(28) => m39_reg_2616_reg_n_97,
      A(27) => m39_reg_2616_reg_n_97,
      A(26) => m39_reg_2616_reg_n_97,
      A(25) => m39_reg_2616_reg_n_97,
      A(24) => m39_reg_2616_reg_n_97,
      A(23) => m39_reg_2616_reg_n_97,
      A(22) => m39_reg_2616_reg_n_97,
      A(21) => m39_reg_2616_reg_n_97,
      A(20) => m39_reg_2616_reg_n_97,
      A(19) => m39_reg_2616_reg_n_97,
      A(18) => m39_reg_2616_reg_n_97,
      A(17) => m39_reg_2616_reg_n_97,
      A(16) => m39_reg_2616_reg_n_97,
      A(15) => m39_reg_2616_reg_n_97,
      A(14) => m39_reg_2616_reg_n_97,
      A(13) => m39_reg_2616_reg_n_97,
      A(12) => m39_reg_2616_reg_n_97,
      A(11) => m39_reg_2616_reg_n_97,
      A(10) => m39_reg_2616_reg_n_97,
      A(9) => m39_reg_2616_reg_n_97,
      A(8) => m39_reg_2616_reg_n_97,
      A(7) => m39_reg_2616_reg_n_98,
      A(6) => m39_reg_2616_reg_n_99,
      A(5) => m39_reg_2616_reg_n_100,
      A(4) => m39_reg_2616_reg_n_101,
      A(3) => m39_reg_2616_reg_n_102,
      A(2) => m39_reg_2616_reg_n_103,
      A(1) => m39_reg_2616_reg_n_104,
      A(0) => m39_reg_2616_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln280_reg_2675_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_17(6),
      B(16) => in_data_17(6),
      B(15) => in_data_17(6),
      B(14) => in_data_17(6),
      B(13) => in_data_17(6),
      B(12) => in_data_17(6),
      B(11) => in_data_17(6),
      B(10) => in_data_17(6),
      B(9) => in_data_17(6),
      B(8) => in_data_17(6),
      B(7) => in_data_17(6),
      B(6 downto 0) => in_data_17(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln280_reg_2675_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln280_reg_2675_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln280_reg_2675_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state3,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln280_reg_2675_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln280_reg_2675_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_mul_ln280_reg_2675_reg_P_UNCONNECTED(47 downto 9),
      P(8) => mul_ln280_reg_2675_reg_n_97,
      P(7) => mul_ln280_reg_2675_reg_n_98,
      P(6) => mul_ln280_reg_2675_reg_n_99,
      P(5) => mul_ln280_reg_2675_reg_n_100,
      P(4) => mul_ln280_reg_2675_reg_n_101,
      P(3) => mul_ln280_reg_2675_reg_n_102,
      P(2) => mul_ln280_reg_2675_reg_n_103,
      P(1) => mul_ln280_reg_2675_reg_n_104,
      P(0) => mul_ln280_reg_2675_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln280_reg_2675_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln280_reg_2675_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln280_reg_2675_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln280_reg_2675_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln284_1_reg_2685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_5,
      Q => mul_ln284_1_reg_2685(0),
      R => '0'
    );
\mul_ln284_1_reg_2685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_4,
      Q => mul_ln284_1_reg_2685(1),
      R => '0'
    );
\mul_ln284_1_reg_2685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_3,
      Q => mul_ln284_1_reg_2685(2),
      R => '0'
    );
\mul_ln284_1_reg_2685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_2,
      Q => mul_ln284_1_reg_2685(3),
      R => '0'
    );
\mul_ln284_1_reg_2685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_1,
      Q => mul_ln284_1_reg_2685(4),
      R => '0'
    );
\mul_ln284_1_reg_2685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U15_n_0,
      Q => mul_ln284_1_reg_2685(5),
      R => '0'
    );
\mul_ln284_reg_2680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_5,
      Q => mul_ln284_reg_2680(0),
      R => '0'
    );
\mul_ln284_reg_2680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_4,
      Q => mul_ln284_reg_2680(1),
      R => '0'
    );
\mul_ln284_reg_2680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_3,
      Q => mul_ln284_reg_2680(2),
      R => '0'
    );
\mul_ln284_reg_2680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_2,
      Q => mul_ln284_reg_2680(3),
      R => '0'
    );
\mul_ln284_reg_2680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_1,
      Q => mul_ln284_reg_2680(4),
      R => '0'
    );
\mul_ln284_reg_2680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_6s_6s_6_1_1_U14_n_0,
      Q => mul_ln284_reg_2680(5),
      R => '0'
    );
\mul_ln285_reg_2690[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => in_data_22(0),
      I1 => in_data_20(0),
      I2 => in_data_18(0),
      O => \mul_ln285_reg_2690[0]_i_1_n_0\
    );
\mul_ln285_reg_2690[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FA0C00060A0C000"
    )
        port map (
      I0 => in_data_18(1),
      I1 => in_data_20(1),
      I2 => in_data_22(0),
      I3 => in_data_18(0),
      I4 => in_data_20(0),
      I5 => in_data_22(1),
      O => \mul_ln285_reg_2690[1]_i_1_n_0\
    );
\mul_ln285_reg_2690[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8878F70700F000F0"
    )
        port map (
      I0 => in_data_20(0),
      I1 => in_data_18(0),
      I2 => in_data_22(0),
      I3 => mul_8s_5s_8_1_1_U8_n_11,
      I4 => mul_8s_5s_8_1_1_U8_n_12,
      I5 => in_data_22(1),
      O => \mul_ln285_reg_2690[2]_i_1_n_0\
    );
\mul_ln285_reg_2690[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A0252825282528"
    )
        port map (
      I0 => in_data_22(1),
      I1 => mul_8s_5s_8_1_1_U8_n_12,
      I2 => mul_8s_5s_8_1_1_U8_n_11,
      I3 => in_data_22(0),
      I4 => in_data_18(0),
      I5 => in_data_20(0),
      O => \mul_ln285_reg_2690[3]_i_1_n_0\
    );
\mul_ln285_reg_2690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \mul_ln285_reg_2690[0]_i_1_n_0\,
      Q => mul_ln285_reg_2690(0),
      R => '0'
    );
\mul_ln285_reg_2690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \mul_ln285_reg_2690[1]_i_1_n_0\,
      Q => mul_ln285_reg_2690(1),
      R => '0'
    );
\mul_ln285_reg_2690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \mul_ln285_reg_2690[2]_i_1_n_0\,
      Q => mul_ln285_reg_2690(2),
      R => '0'
    );
\mul_ln285_reg_2690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \mul_ln285_reg_2690[3]_i_1_n_0\,
      Q => mul_ln285_reg_2690(3),
      R => '0'
    );
\mul_ln296_reg_2778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_20,
      Q => mul_ln296_reg_2778(0),
      R => '0'
    );
\mul_ln296_reg_2778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_19,
      Q => mul_ln296_reg_2778(1),
      R => '0'
    );
\mul_ln296_reg_2778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_18,
      Q => mul_ln296_reg_2778(2),
      R => '0'
    );
\mul_ln296_reg_2778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_17,
      Q => mul_ln296_reg_2778(3),
      R => '0'
    );
\mul_ln351_reg_3207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_7,
      Q => mul_ln351_reg_3207(0),
      R => '0'
    );
\mul_ln351_reg_3207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_6,
      Q => mul_ln351_reg_3207(1),
      R => '0'
    );
\mul_ln351_reg_3207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_5,
      Q => mul_ln351_reg_3207(2),
      R => '0'
    );
\mul_ln351_reg_3207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_2,
      Q => mul_ln351_reg_3207(5),
      R => '0'
    );
\mul_ln351_reg_3207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_1,
      Q => mul_ln351_reg_3207(6),
      R => '0'
    );
\mul_ln351_reg_3207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_0,
      Q => mul_ln351_reg_3207(7),
      R => '0'
    );
\mul_ln370_reg_3141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_5,
      Q => mul_ln370_reg_3141(0),
      R => '0'
    );
\mul_ln370_reg_3141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_4,
      Q => mul_ln370_reg_3141(1),
      R => '0'
    );
\mul_ln370_reg_3141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_3,
      Q => mul_ln370_reg_3141(2),
      R => '0'
    );
\mul_ln370_reg_3141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_2,
      Q => mul_ln370_reg_3141(3),
      R => '0'
    );
\mul_ln370_reg_3141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_1,
      Q => mul_ln370_reg_3141(4),
      R => '0'
    );
\mul_ln370_reg_3141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => mul_6s_5s_6_1_1_U68_n_0,
      Q => mul_ln370_reg_3141(5),
      R => '0'
    );
\mul_ln376_reg_3323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_10,
      Q => mul_ln376_reg_3323(3),
      R => '0'
    );
\mul_ln376_reg_3323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_9,
      Q => mul_ln376_reg_3323(4),
      R => '0'
    );
\mul_ln376_reg_3323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_8,
      Q => mul_ln376_reg_3323(5),
      R => '0'
    );
\mul_ln376_reg_3323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_7,
      Q => mul_ln376_reg_3323(6),
      R => '0'
    );
\mul_ln376_reg_3323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_6,
      Q => mul_ln376_reg_3323(7),
      R => '0'
    );
\mul_ln380_reg_3365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_2,
      Q => \mul_ln380_reg_3365_reg_n_0_[0]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_1,
      Q => \mul_ln380_reg_3365_reg_n_0_[1]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_0,
      Q => \mul_ln380_reg_3365_reg_n_0_[2]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_6,
      Q => \mul_ln380_reg_3365_reg_n_0_[3]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_5,
      Q => \mul_ln380_reg_3365_reg_n_0_[4]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_4,
      Q => \mul_ln380_reg_3365_reg_n_0_[5]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_3,
      Q => \mul_ln380_reg_3365_reg_n_0_[6]\,
      R => '0'
    );
\mul_ln380_reg_3365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_9s_9_1_1_U97_n_7,
      Q => sext_ln386_fu_1982_p10,
      R => '0'
    );
\mul_ln383_reg_3318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => \^out_data_14\(0),
      Q => mul_ln383_reg_3318(0),
      R => '0'
    );
\mul_ln383_reg_3318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_5s_5s_5_1_1_U90_n_0,
      Q => mul_ln383_reg_3318(1),
      R => '0'
    );
\mul_ln383_reg_3318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_5s_5s_5_1_1_U90_n_2,
      Q => mul_ln383_reg_3318(2),
      R => '0'
    );
mul_ln406_reg_3626_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m166_fu_2000_p2_n_94,
      A(28) => m166_fu_2000_p2_n_94,
      A(27) => m166_fu_2000_p2_n_94,
      A(26) => m166_fu_2000_p2_n_94,
      A(25) => m166_fu_2000_p2_n_94,
      A(24) => m166_fu_2000_p2_n_94,
      A(23) => m166_fu_2000_p2_n_94,
      A(22) => m166_fu_2000_p2_n_94,
      A(21) => m166_fu_2000_p2_n_94,
      A(20) => m166_fu_2000_p2_n_94,
      A(19) => m166_fu_2000_p2_n_94,
      A(18) => m166_fu_2000_p2_n_94,
      A(17) => m166_fu_2000_p2_n_94,
      A(16) => m166_fu_2000_p2_n_94,
      A(15) => m166_fu_2000_p2_n_94,
      A(14) => m166_fu_2000_p2_n_94,
      A(13) => m166_fu_2000_p2_n_94,
      A(12) => m166_fu_2000_p2_n_94,
      A(11) => m166_fu_2000_p2_n_94,
      A(10) => m166_fu_2000_p2_n_95,
      A(9) => m166_fu_2000_p2_n_96,
      A(8) => m166_fu_2000_p2_n_97,
      A(7) => m166_fu_2000_p2_n_98,
      A(6) => m166_fu_2000_p2_n_99,
      A(5) => m166_fu_2000_p2_n_100,
      A(4) => m166_fu_2000_p2_n_101,
      A(3) => m166_fu_2000_p2_n_102,
      A(2) => m166_fu_2000_p2_n_103,
      A(1) => m166_fu_2000_p2_n_104,
      A(0) => m166_fu_2000_p2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln406_reg_3626_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m173_reg_3534_reg_n_97,
      B(16) => m173_reg_3534_reg_n_97,
      B(15) => m173_reg_3534_reg_n_97,
      B(14) => m173_reg_3534_reg_n_97,
      B(13) => m173_reg_3534_reg_n_97,
      B(12) => m173_reg_3534_reg_n_97,
      B(11) => m173_reg_3534_reg_n_97,
      B(10) => m173_reg_3534_reg_n_97,
      B(9) => m173_reg_3534_reg_n_97,
      B(8) => m173_reg_3534_reg_n_97,
      B(7) => m173_reg_3534_reg_n_98,
      B(6) => m173_reg_3534_reg_n_99,
      B(5) => m173_reg_3534_reg_n_100,
      B(4) => m173_reg_3534_reg_n_101,
      B(3) => m173_reg_3534_reg_n_102,
      B(2) => m173_reg_3534_reg_n_103,
      B(1) => m173_reg_3534_reg_n_104,
      B(0) => m173_reg_3534_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln406_reg_3626_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln406_reg_3626_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln406_reg_3626_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_18_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_16_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln406_reg_3626_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln406_reg_3626_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_mul_ln406_reg_3626_reg_P_UNCONNECTED(47 downto 14),
      P(13) => mul_ln406_reg_3626_reg_n_92,
      P(12) => mul_ln406_reg_3626_reg_n_93,
      P(11) => mul_ln406_reg_3626_reg_n_94,
      P(10) => mul_ln406_reg_3626_reg_n_95,
      P(9) => mul_ln406_reg_3626_reg_n_96,
      P(8) => mul_ln406_reg_3626_reg_n_97,
      P(7) => mul_ln406_reg_3626_reg_n_98,
      P(6) => mul_ln406_reg_3626_reg_n_99,
      P(5) => mul_ln406_reg_3626_reg_n_100,
      P(4) => mul_ln406_reg_3626_reg_n_101,
      P(3) => mul_ln406_reg_3626_reg_n_102,
      P(2) => mul_ln406_reg_3626_reg_n_103,
      P(1) => mul_ln406_reg_3626_reg_n_104,
      P(0) => mul_ln406_reg_3626_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln406_reg_3626_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln406_reg_3626_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln406_reg_3626_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln406_reg_3626_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln434_reg_3730_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m203_reg_3699_reg_n_94,
      A(28) => m203_reg_3699_reg_n_94,
      A(27) => m203_reg_3699_reg_n_94,
      A(26) => m203_reg_3699_reg_n_94,
      A(25) => m203_reg_3699_reg_n_94,
      A(24) => m203_reg_3699_reg_n_94,
      A(23) => m203_reg_3699_reg_n_94,
      A(22) => m203_reg_3699_reg_n_94,
      A(21) => m203_reg_3699_reg_n_94,
      A(20) => m203_reg_3699_reg_n_94,
      A(19) => m203_reg_3699_reg_n_94,
      A(18) => m203_reg_3699_reg_n_94,
      A(17) => m203_reg_3699_reg_n_94,
      A(16) => m203_reg_3699_reg_n_94,
      A(15) => m203_reg_3699_reg_n_94,
      A(14) => m203_reg_3699_reg_n_94,
      A(13) => m203_reg_3699_reg_n_94,
      A(12) => m203_reg_3699_reg_n_94,
      A(11) => m203_reg_3699_reg_n_94,
      A(10) => m203_reg_3699_reg_n_95,
      A(9) => m203_reg_3699_reg_n_96,
      A(8) => m203_reg_3699_reg_n_97,
      A(7) => m203_reg_3699_reg_n_98,
      A(6) => m203_reg_3699_reg_n_99,
      A(5) => m203_reg_3699_reg_n_100,
      A(4) => m203_reg_3699_reg_n_101,
      A(3) => m203_reg_3699_reg_n_102,
      A(2) => m203_reg_3699_reg_n_103,
      A(1) => m203_reg_3699_reg_n_104,
      A(0) => m203_reg_3699_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln434_reg_3730_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln421_fu_2234_p2(9),
      B(16) => add_ln421_fu_2234_p2(9),
      B(15) => add_ln421_fu_2234_p2(9),
      B(14) => add_ln421_fu_2234_p2(9),
      B(13) => add_ln421_fu_2234_p2(9),
      B(12) => add_ln421_fu_2234_p2(9),
      B(11) => add_ln421_fu_2234_p2(9),
      B(10) => add_ln421_fu_2234_p2(9),
      B(9 downto 0) => add_ln421_fu_2234_p2(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln434_reg_3730_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln434_reg_3730_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln434_reg_3730_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^out_data_16_ap_vld\,
      CEB2 => \^out_data_17_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_29_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln434_reg_3730_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln434_reg_3730_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_mul_ln434_reg_3730_reg_P_UNCONNECTED(47 downto 15),
      P(14) => mul_ln434_reg_3730_reg_n_91,
      P(13) => mul_ln434_reg_3730_reg_n_92,
      P(12) => mul_ln434_reg_3730_reg_n_93,
      P(11) => mul_ln434_reg_3730_reg_n_94,
      P(10) => mul_ln434_reg_3730_reg_n_95,
      P(9) => mul_ln434_reg_3730_reg_n_96,
      P(8) => mul_ln434_reg_3730_reg_n_97,
      P(7) => mul_ln434_reg_3730_reg_n_98,
      P(6) => mul_ln434_reg_3730_reg_n_99,
      P(5) => mul_ln434_reg_3730_reg_n_100,
      P(4) => mul_ln434_reg_3730_reg_n_101,
      P(3) => mul_ln434_reg_3730_reg_n_102,
      P(2) => mul_ln434_reg_3730_reg_n_103,
      P(1) => mul_ln434_reg_3730_reg_n_104,
      P(0) => mul_ln434_reg_3730_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln434_reg_3730_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln434_reg_3730_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln434_reg_3730_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln434_reg_3730_reg_UNDERFLOW_UNCONNECTED
    );
\out_data_0[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln267_reg_2659(0),
      I1 => m33_reg_2606_reg_n_105,
      O => \^out_data_0\(0)
    );
\out_data_18[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln397_1_reg_3395(0),
      I1 => m160_reg_3385(1),
      O => \^out_data_18\(1)
    );
\out_data_18[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m160_reg_3385(1),
      I1 => trunc_ln397_1_reg_3395(1),
      I2 => m160_reg_3385(2),
      I3 => trunc_ln397_1_reg_3395(0),
      O => \^out_data_18\(2)
    );
\out_data_1[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => trunc_ln268_1_reg_2611(0),
      I1 => mul_ln267_reg_2659(0),
      I2 => m45_fu_773_p2_n_105,
      O => \^out_data_1\(0)
    );
\out_data_1[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E667800"
    )
        port map (
      I0 => mul_ln267_reg_2659(0),
      I1 => trunc_ln268_1_reg_2611(0),
      I2 => trunc_ln268_1_reg_2611(1),
      I3 => m45_fu_773_p2_n_105,
      I4 => m45_fu_773_p2_n_104,
      O => \^out_data_1\(1)
    );
\out_data_1[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DD2D2227222D22"
    )
        port map (
      I0 => m45_fu_773_p2_n_105,
      I1 => \out_data_1[2]_INST_0_i_1_n_0\,
      I2 => \out_data_1[2]_INST_0_i_2_n_0\,
      I3 => m45_fu_773_p2_n_104,
      I4 => \out_data_1[3]_INST_0_i_2_n_0\,
      I5 => m45_fu_773_p2_n_103,
      O => \^out_data_1\(2)
    );
\out_data_1[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F0770F"
    )
        port map (
      I0 => trunc_ln268_1_reg_2611(1),
      I1 => trunc_ln268_1_reg_2611(0),
      I2 => mul_ln267_reg_2659(1),
      I3 => mul_ln267_reg_2659(0),
      I4 => trunc_ln268_1_reg_2611(2),
      O => \out_data_1[2]_INST_0_i_1_n_0\
    );
\out_data_1[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln268_1_reg_2611(1),
      I1 => trunc_ln268_1_reg_2611(0),
      I2 => mul_ln267_reg_2659(0),
      O => \out_data_1[2]_INST_0_i_2_n_0\
    );
\out_data_1[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15EA807F807FEA15"
    )
        port map (
      I0 => \out_data_1[3]_INST_0_i_1_n_0\,
      I1 => m45_fu_773_p2_n_103,
      I2 => \out_data_1[3]_INST_0_i_2_n_0\,
      I3 => \out_data_1[3]_INST_0_i_3_n_0\,
      I4 => \out_data_1[3]_INST_0_i_4_n_0\,
      I5 => \out_data_1[3]_INST_0_i_5_n_0\,
      O => \^out_data_1\(3)
    );
\out_data_1[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808000"
    )
        port map (
      I0 => m45_fu_773_p2_n_104,
      I1 => m45_fu_773_p2_n_105,
      I2 => trunc_ln268_1_reg_2611(1),
      I3 => trunc_ln268_1_reg_2611(0),
      I4 => mul_ln267_reg_2659(0),
      O => \out_data_1[3]_INST_0_i_1_n_0\
    );
\out_data_1[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln267_reg_2659(0),
      I1 => trunc_ln268_1_reg_2611(0),
      O => \out_data_1[3]_INST_0_i_2_n_0\
    );
\out_data_1[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DDDD2222DDD2DDD"
    )
        port map (
      I0 => m45_fu_773_p2_n_103,
      I1 => \out_data_1[2]_INST_0_i_2_n_0\,
      I2 => m45_fu_773_p2_n_102,
      I3 => \out_data_1[3]_INST_0_i_2_n_0\,
      I4 => \out_data_1[2]_INST_0_i_1_n_0\,
      I5 => m45_fu_773_p2_n_104,
      O => \out_data_1[3]_INST_0_i_3_n_0\
    );
\out_data_1[3]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87FF"
    )
        port map (
      I0 => mul_ln267_reg_2659(0),
      I1 => trunc_ln268_1_reg_2611(0),
      I2 => trunc_ln268_1_reg_2611(1),
      I3 => m45_fu_773_p2_n_104,
      O => \out_data_1[3]_INST_0_i_4_n_0\
    );
\out_data_1[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228828882888288"
    )
        port map (
      I0 => m45_fu_773_p2_n_105,
      I1 => trunc_ln268_1_reg_2611(2),
      I2 => mul_ln267_reg_2659(0),
      I3 => mul_ln267_reg_2659(1),
      I4 => trunc_ln268_1_reg_2611(0),
      I5 => trunc_ln268_1_reg_2611(1),
      O => \out_data_1[3]_INST_0_i_5_n_0\
    );
\out_data_20[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln435_reg_3684(0),
      I1 => m174_reg_3615(0),
      O => \^out_data_20\(0)
    );
\out_data_20[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => trunc_ln435_reg_3684(1),
      I2 => m174_reg_3615(1),
      I3 => trunc_ln435_reg_3684(0),
      O => \^out_data_20\(1)
    );
\out_data_20[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777888B8887888"
    )
        port map (
      I0 => trunc_ln435_reg_3684(2),
      I1 => m174_reg_3615(0),
      I2 => trunc_ln435_reg_3684(1),
      I3 => m174_reg_3615(1),
      I4 => trunc_ln435_reg_3684(0),
      I5 => m174_reg_3615(2),
      O => \^out_data_20\(2)
    );
\out_data_20[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65FF9A009A0065FF"
    )
        port map (
      I0 => m174_reg_3615(3),
      I1 => \out_data_20[3]_INST_0_i_1_n_0\,
      I2 => trunc_ln435_reg_3684(1),
      I3 => trunc_ln435_reg_3684(0),
      I4 => \out_data_20[3]_INST_0_i_2_n_0\,
      I5 => \out_data_20[3]_INST_0_i_3_n_0\,
      O => \^out_data_20\(3)
    );
\out_data_20[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m174_reg_3615(2),
      I1 => m174_reg_3615(1),
      O => \out_data_20[3]_INST_0_i_1_n_0\
    );
\out_data_20[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887878788777777"
    )
        port map (
      I0 => m174_reg_3615(0),
      I1 => trunc_ln435_reg_3684(3),
      I2 => trunc_ln435_reg_3684(2),
      I3 => trunc_ln435_reg_3684(1),
      I4 => m174_reg_3615(2),
      I5 => m174_reg_3615(1),
      O => \out_data_20[3]_INST_0_i_2_n_0\
    );
\out_data_20[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80808088000000"
    )
        port map (
      I0 => trunc_ln435_reg_3684(2),
      I1 => m174_reg_3615(0),
      I2 => m174_reg_3615(2),
      I3 => m174_reg_3615(1),
      I4 => trunc_ln435_reg_3684(1),
      I5 => trunc_ln435_reg_3684(0),
      O => \out_data_20[3]_INST_0_i_3_n_0\
    );
\out_data_2[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => trunc_ln264_reg_2654(0),
      I1 => mul_ln267_reg_2659(0),
      I2 => trunc_ln268_1_reg_2611(0),
      I3 => trunc_ln262_1_reg_2649(0),
      O => \^out_data_2\(0)
    );
\out_data_2[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D8288880A0A0000"
    )
        port map (
      I0 => trunc_ln264_reg_2654(0),
      I1 => trunc_ln262_1_reg_2649(1),
      I2 => \out_data_1[2]_INST_0_i_2_n_0\,
      I3 => trunc_ln264_reg_2654(1),
      I4 => trunc_ln262_1_reg_2649(0),
      I5 => \out_data_1[3]_INST_0_i_2_n_0\,
      O => \^out_data_2\(1)
    );
\out_data_2[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA95553FFFC000"
    )
        port map (
      I0 => \out_data_2[2]_INST_0_i_1_n_0\,
      I1 => trunc_ln264_reg_2654(2),
      I2 => trunc_ln262_1_reg_2649(0),
      I3 => \out_data_1[3]_INST_0_i_2_n_0\,
      I4 => \out_data_2[2]_INST_0_i_2_n_0\,
      I5 => trunc_ln264_reg_2654(0),
      O => \^out_data_2\(15)
    );
\out_data_2[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63635C63AFAF90AF"
    )
        port map (
      I0 => \out_data_1[2]_INST_0_i_1_n_0\,
      I1 => \out_data_1[3]_INST_0_i_2_n_0\,
      I2 => trunc_ln262_1_reg_2649(0),
      I3 => trunc_ln262_1_reg_2649(1),
      I4 => \out_data_1[2]_INST_0_i_2_n_0\,
      I5 => trunc_ln262_1_reg_2649(2),
      O => \out_data_2[2]_INST_0_i_1_n_0\
    );
\out_data_2[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02288AA008888000"
    )
        port map (
      I0 => trunc_ln264_reg_2654(1),
      I1 => trunc_ln262_1_reg_2649(0),
      I2 => mul_ln267_reg_2659(0),
      I3 => trunc_ln268_1_reg_2611(0),
      I4 => trunc_ln268_1_reg_2611(1),
      I5 => trunc_ln262_1_reg_2649(1),
      O => \out_data_2[2]_INST_0_i_2_n_0\
    );
\out_data_7[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_7[0]_INST_0_n_0\,
      CO(2) => \out_data_7[0]_INST_0_n_1\,
      CO(1) => \out_data_7[0]_INST_0_n_2\,
      CO(0) => \out_data_7[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_7[0]_INST_0_i_1_n_0\,
      DI(2) => \out_data_7[0]_INST_0_i_2_n_0\,
      DI(1) => \out_data_7[0]_INST_0_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^out_data_7\(3 downto 0),
      S(3) => \out_data_7[0]_INST_0_i_4_n_0\,
      S(2) => \out_data_7[0]_INST_0_i_5_n_0\,
      S(1) => \out_data_7[0]_INST_0_i_6_n_0\,
      S(0) => \out_data_7[0]_INST_0_i_7_n_0\
    );
\out_data_7[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => m92_reg_2910(3),
      I1 => trunc_ln326_reg_2810(3),
      I2 => m51_reg_2632_reg_n_102,
      O => \out_data_7[0]_INST_0_i_1_n_0\
    );
\out_data_7[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => m51_reg_2632_reg_n_104,
      I1 => m92_reg_2910(1),
      I2 => trunc_ln326_reg_2810(1),
      O => \out_data_7[0]_INST_0_i_2_n_0\
    );
\out_data_7[0]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => m51_reg_2632_reg_n_105,
      I1 => m92_reg_2910(0),
      I2 => trunc_ln326_reg_2810(0),
      O => \out_data_7[0]_INST_0_i_3_n_0\
    );
\out_data_7[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => m51_reg_2632_reg_n_102,
      I1 => trunc_ln326_reg_2810(3),
      I2 => m92_reg_2910(3),
      I3 => trunc_ln326_reg_2810(2),
      I4 => m92_reg_2910(2),
      I5 => m51_reg_2632_reg_n_103,
      O => \out_data_7[0]_INST_0_i_4_n_0\
    );
\out_data_7[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln326_reg_2810(1),
      I1 => m92_reg_2910(1),
      I2 => m51_reg_2632_reg_n_104,
      I3 => m51_reg_2632_reg_n_103,
      I4 => m92_reg_2910(2),
      I5 => trunc_ln326_reg_2810(2),
      O => \out_data_7[0]_INST_0_i_5_n_0\
    );
\out_data_7[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln326_reg_2810(0),
      I1 => m92_reg_2910(0),
      I2 => m51_reg_2632_reg_n_105,
      I3 => m51_reg_2632_reg_n_104,
      I4 => m92_reg_2910(1),
      I5 => trunc_ln326_reg_2810(1),
      O => \out_data_7[0]_INST_0_i_6_n_0\
    );
\out_data_7[0]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => m51_reg_2632_reg_n_105,
      I1 => m92_reg_2910(0),
      I2 => trunc_ln326_reg_2810(0),
      O => \out_data_7[0]_INST_0_i_7_n_0\
    );
\out_data_7[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_7[0]_INST_0_n_0\,
      CO(3) => \out_data_7[4]_INST_0_n_0\,
      CO(2) => \out_data_7[4]_INST_0_n_1\,
      CO(1) => \out_data_7[4]_INST_0_n_2\,
      CO(0) => \out_data_7[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \out_data_7[4]_INST_0_i_1_n_0\,
      DI(2) => \out_data_7[4]_INST_0_i_2_n_0\,
      DI(1) => \out_data_7[4]_INST_0_i_3_n_0\,
      DI(0) => \out_data_7[4]_INST_0_i_4_n_0\,
      O(3 downto 0) => \^out_data_7\(7 downto 4),
      S(3) => \out_data_7[4]_INST_0_i_5_n_0\,
      S(2) => \out_data_7[4]_INST_0_i_6_n_0\,
      S(1) => \out_data_7[4]_INST_0_i_7_n_0\,
      S(0) => \out_data_7[4]_INST_0_i_8_n_0\
    );
\out_data_7[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => m51_reg_2632_reg_n_99,
      I1 => m51_reg_2632_reg_n_100,
      I2 => trunc_ln326_reg_2810(5),
      I3 => trunc_ln326_reg_2810(6),
      O => \out_data_7[4]_INST_0_i_1_n_0\
    );
\out_data_7[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => m51_reg_2632_reg_n_100,
      I1 => m51_reg_2632_reg_n_101,
      I2 => trunc_ln326_reg_2810(4),
      I3 => trunc_ln326_reg_2810(5),
      O => \out_data_7[4]_INST_0_i_2_n_0\
    );
\out_data_7[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82C3"
    )
        port map (
      I0 => trunc_ln326_reg_2810(3),
      I1 => trunc_ln326_reg_2810(4),
      I2 => m51_reg_2632_reg_n_101,
      I3 => m92_reg_2910(3),
      O => \out_data_7[4]_INST_0_i_3_n_0\
    );
\out_data_7[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => m92_reg_2910(3),
      I1 => trunc_ln326_reg_2810(3),
      I2 => m51_reg_2632_reg_n_102,
      O => \out_data_7[4]_INST_0_i_4_n_0\
    );
\out_data_7[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0011FFE1FFEE001"
    )
        port map (
      I0 => trunc_ln326_reg_2810(5),
      I1 => m51_reg_2632_reg_n_100,
      I2 => trunc_ln326_reg_2810(6),
      I3 => m51_reg_2632_reg_n_99,
      I4 => trunc_ln326_reg_2810(7),
      I5 => m51_reg_2632_reg_n_98,
      O => \out_data_7[4]_INST_0_i_5_n_0\
    );
\out_data_7[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0011FFE1FFEE001"
    )
        port map (
      I0 => trunc_ln326_reg_2810(4),
      I1 => m51_reg_2632_reg_n_101,
      I2 => m51_reg_2632_reg_n_100,
      I3 => trunc_ln326_reg_2810(5),
      I4 => trunc_ln326_reg_2810(6),
      I5 => m51_reg_2632_reg_n_99,
      O => \out_data_7[4]_INST_0_i_6_n_0\
    );
\out_data_7[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0022FFD2FFDD002"
    )
        port map (
      I0 => m92_reg_2910(3),
      I1 => trunc_ln326_reg_2810(3),
      I2 => m51_reg_2632_reg_n_101,
      I3 => trunc_ln326_reg_2810(4),
      I4 => trunc_ln326_reg_2810(5),
      I5 => m51_reg_2632_reg_n_100,
      O => \out_data_7[4]_INST_0_i_7_n_0\
    );
\out_data_7[4]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C96693C"
    )
        port map (
      I0 => m51_reg_2632_reg_n_102,
      I1 => trunc_ln326_reg_2810(4),
      I2 => m51_reg_2632_reg_n_101,
      I3 => m92_reg_2910(3),
      I4 => trunc_ln326_reg_2810(3),
      O => \out_data_7[4]_INST_0_i_8_n_0\
    );
\out_data_7[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_7[4]_INST_0_n_0\,
      CO(3 downto 0) => \NLW_out_data_7[8]_INST_0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_7[8]_INST_0_O_UNCONNECTED\(3 downto 1),
      O(0) => \^out_data_7\(15),
      S(3 downto 1) => B"000",
      S(0) => \out_data_7[8]_INST_0_i_1_n_0\
    );
\out_data_7[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0011FFE1FFEE001"
    )
        port map (
      I0 => trunc_ln326_reg_2810(6),
      I1 => m51_reg_2632_reg_n_99,
      I2 => trunc_ln326_reg_2810(7),
      I3 => m51_reg_2632_reg_n_98,
      I4 => trunc_ln326_reg_2810(8),
      I5 => m51_reg_2632_reg_n_97,
      O => \out_data_7[8]_INST_0_i_1_n_0\
    );
\sext_ln408_reg_3550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m160_reg_3385(1),
      Q => sext_ln408_reg_3550(1),
      R => '0'
    );
\sext_ln408_reg_3550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m160_reg_3385(2),
      Q => sext_ln408_reg_3550(2),
      R => '0'
    );
\sext_ln408_reg_3550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => m160_reg_3385(3),
      Q => sext_ln408_reg_3550(3),
      R => '0'
    );
\sext_ln425_reg_3636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_10s_10s_10_1_1_U111_n_11,
      Q => sext_ln425_reg_3636(1),
      R => '0'
    );
\sext_ln425_reg_3636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_10s_10s_10_1_1_U111_n_10,
      Q => sext_ln425_reg_3636(2),
      R => '0'
    );
\sext_ln425_reg_3636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_6s_4s_6_1_1_U120_n_5,
      Q => sext_ln425_reg_3636(3),
      R => '0'
    );
\sext_ln425_reg_3636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_6s_4s_6_1_1_U120_n_4,
      Q => sext_ln425_reg_3636(4),
      R => '0'
    );
\sext_ln425_reg_3636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_6s_4s_6_1_1_U120_n_3,
      Q => sext_ln425_reg_3636(5),
      R => '0'
    );
\trunc_ln262_1_reg_2649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => in_data_20(0),
      Q => trunc_ln262_1_reg_2649(0),
      R => '0'
    );
\trunc_ln262_1_reg_2649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => in_data_20(1),
      Q => trunc_ln262_1_reg_2649(1),
      R => '0'
    );
\trunc_ln262_1_reg_2649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => in_data_20(2),
      Q => trunc_ln262_1_reg_2649(2),
      R => '0'
    );
\trunc_ln264_reg_2654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_7,
      Q => trunc_ln264_reg_2654(0),
      R => '0'
    );
\trunc_ln264_reg_2654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_6,
      Q => trunc_ln264_reg_2654(1),
      R => '0'
    );
\trunc_ln264_reg_2654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_8s_5s_8_1_1_U8_n_5,
      Q => trunc_ln264_reg_2654(2),
      R => '0'
    );
\trunc_ln268_1_reg_2611[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_data_11(0),
      I1 => ap_CS_fsm_state2,
      I2 => trunc_ln268_1_reg_2611(0),
      O => \trunc_ln268_1_reg_2611[0]_i_1_n_0\
    );
\trunc_ln268_1_reg_2611[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_data_11(1),
      I1 => ap_CS_fsm_state2,
      I2 => trunc_ln268_1_reg_2611(1),
      O => \trunc_ln268_1_reg_2611[1]_i_1_n_0\
    );
\trunc_ln268_1_reg_2611[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_data_11(2),
      I1 => ap_CS_fsm_state2,
      I2 => trunc_ln268_1_reg_2611(2),
      O => \trunc_ln268_1_reg_2611[2]_i_1_n_0\
    );
\trunc_ln268_1_reg_2611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln268_1_reg_2611[0]_i_1_n_0\,
      Q => trunc_ln268_1_reg_2611(0),
      R => '0'
    );
\trunc_ln268_1_reg_2611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln268_1_reg_2611[1]_i_1_n_0\,
      Q => trunc_ln268_1_reg_2611(1),
      R => '0'
    );
\trunc_ln268_1_reg_2611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln268_1_reg_2611[2]_i_1_n_0\,
      Q => trunc_ln268_1_reg_2611(2),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(0),
      Q => trunc_ln277_reg_2576(0),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(10),
      Q => trunc_ln277_reg_2576(10),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(11),
      Q => trunc_ln277_reg_2576(11),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(1),
      Q => trunc_ln277_reg_2576(1),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(2),
      Q => trunc_ln277_reg_2576(2),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(3),
      Q => trunc_ln277_reg_2576(3),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(4),
      Q => trunc_ln277_reg_2576(4),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(5),
      Q => trunc_ln277_reg_2576(5),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(6),
      Q => trunc_ln277_reg_2576(6),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(7),
      Q => trunc_ln277_reg_2576(7),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(8),
      Q => trunc_ln277_reg_2576(8),
      R => '0'
    );
\trunc_ln277_reg_2576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_data_25(9),
      Q => trunc_ln277_reg_2576(9),
      R => '0'
    );
trunc_ln284_2_reg_2639_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_16s_16s_16_1_1_U2_n_0,
      A(28) => mul_16s_16s_16_1_1_U2_n_0,
      A(27) => mul_16s_16s_16_1_1_U2_n_0,
      A(26) => mul_16s_16s_16_1_1_U2_n_0,
      A(25) => mul_16s_16s_16_1_1_U2_n_0,
      A(24) => mul_16s_16s_16_1_1_U2_n_0,
      A(23) => mul_16s_16s_16_1_1_U2_n_0,
      A(22) => mul_16s_16s_16_1_1_U2_n_0,
      A(21) => mul_16s_16s_16_1_1_U2_n_0,
      A(20) => mul_16s_16s_16_1_1_U2_n_0,
      A(19) => mul_16s_16s_16_1_1_U2_n_0,
      A(18) => mul_16s_16s_16_1_1_U2_n_0,
      A(17) => mul_16s_16s_16_1_1_U2_n_0,
      A(16) => mul_16s_16s_16_1_1_U2_n_0,
      A(15) => mul_16s_16s_16_1_1_U2_n_0,
      A(14) => mul_16s_16s_16_1_1_U2_n_0,
      A(13) => mul_16s_16s_16_1_1_U2_n_0,
      A(12) => mul_16s_16s_16_1_1_U2_n_0,
      A(11) => mul_16s_16s_16_1_1_U2_n_0,
      A(10) => mul_16s_16s_16_1_1_U2_n_0,
      A(9) => mul_16s_16s_16_1_1_U2_n_0,
      A(8) => mul_16s_16s_16_1_1_U2_n_1,
      A(7) => mul_16s_16s_16_1_1_U2_n_2,
      A(6) => mul_16s_16s_16_1_1_U2_n_3,
      A(5) => mul_16s_16s_16_1_1_U2_n_4,
      A(4) => mul_16s_16s_16_1_1_U2_n_5,
      A(3) => mul_16s_16s_16_1_1_U2_n_6,
      A(2) => mul_16s_16s_16_1_1_U2_n_7,
      A(1) => mul_16s_16s_16_1_1_U2_n_8,
      A(0) => mul_16s_16s_16_1_1_U2_n_9,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln284_2_reg_2639_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_25(9),
      B(16) => in_data_25(9),
      B(15) => in_data_25(9),
      B(14) => in_data_25(9),
      B(13) => in_data_25(9),
      B(12) => in_data_25(9),
      B(11) => in_data_25(9),
      B(10) => in_data_25(9),
      B(9 downto 0) => in_data_25(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln284_2_reg_2639_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln284_2_reg_2639_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln284_2_reg_2639_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln284_2_reg_2639_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_trunc_ln284_2_reg_2639_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 6) => NLW_trunc_ln284_2_reg_2639_reg_P_UNCONNECTED(47 downto 6),
      P(5) => trunc_ln284_2_reg_2639_reg_n_100,
      P(4) => trunc_ln284_2_reg_2639_reg_n_101,
      P(3) => trunc_ln284_2_reg_2639_reg_n_102,
      P(2) => trunc_ln284_2_reg_2639_reg_n_103,
      P(1) => trunc_ln284_2_reg_2639_reg_n_104,
      P(0) => trunc_ln284_2_reg_2639_reg_n_105,
      PATTERNBDETECT => NLW_trunc_ln284_2_reg_2639_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln284_2_reg_2639_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln284_2_reg_2639_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln284_2_reg_2639_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln284_3_reg_2591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(0),
      Q => trunc_ln284_3_reg_2591(0),
      R => '0'
    );
\trunc_ln284_3_reg_2591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(1),
      Q => trunc_ln284_3_reg_2591(1),
      R => '0'
    );
\trunc_ln284_3_reg_2591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(2),
      Q => trunc_ln284_3_reg_2591(2),
      R => '0'
    );
\trunc_ln284_3_reg_2591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(3),
      Q => trunc_ln284_3_reg_2591(3),
      R => '0'
    );
\trunc_ln284_3_reg_2591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(4),
      Q => trunc_ln284_3_reg_2591(4),
      R => '0'
    );
\trunc_ln284_3_reg_2591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => dout(5),
      Q => trunc_ln284_3_reg_2591(5),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_9,
      Q => trunc_ln288_1_reg_2748(0),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_8,
      Q => trunc_ln288_1_reg_2748(1),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_7,
      Q => trunc_ln288_1_reg_2748(2),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_6,
      Q => trunc_ln288_1_reg_2748(3),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_5,
      Q => trunc_ln288_1_reg_2748(4),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_4,
      Q => trunc_ln288_1_reg_2748(5),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_3,
      Q => trunc_ln288_1_reg_2748(6),
      R => '0'
    );
\trunc_ln288_1_reg_2748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_9s_8s_10_1_1_U26_n_2,
      Q => trunc_ln288_1_reg_2748(7),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(0),
      Q => trunc_ln288_reg_2695(0),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(1),
      Q => trunc_ln288_reg_2695(1),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(2),
      Q => trunc_ln288_reg_2695(2),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(3),
      Q => trunc_ln288_reg_2695(3),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(4),
      Q => trunc_ln288_reg_2695(4),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(5),
      Q => trunc_ln288_reg_2695(5),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(6),
      Q => trunc_ln288_reg_2695(6),
      R => '0'
    );
\trunc_ln288_reg_2695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_product__0\(7),
      Q => trunc_ln288_reg_2695(7),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_13,
      Q => trunc_ln292_reg_2701(0),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_12,
      Q => trunc_ln292_reg_2701(1),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_11,
      Q => trunc_ln292_reg_2701(2),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_10,
      Q => trunc_ln292_reg_2701(3),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_9,
      Q => trunc_ln292_reg_2701(4),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_8,
      Q => trunc_ln292_reg_2701(5),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_7,
      Q => trunc_ln292_reg_2701(6),
      R => '0'
    );
\trunc_ln292_reg_2701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_13s_9s_16_1_1_U17_n_6,
      Q => trunc_ln292_reg_2701(7),
      R => '0'
    );
\trunc_ln293_1_reg_2763[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mul_ln267_reg_2659(0),
      I1 => trunc_ln268_1_reg_2611(0),
      I2 => trunc_ln268_1_reg_2611(1),
      O => \trunc_ln293_1_reg_2763[1]_i_1_n_0\
    );
\trunc_ln293_1_reg_2763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \out_data_1[3]_INST_0_i_2_n_0\,
      Q => trunc_ln293_1_reg_2763(0),
      R => '0'
    );
\trunc_ln293_1_reg_2763_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \trunc_ln293_1_reg_2763[1]_i_1_n_0\,
      Q => trunc_ln293_1_reg_2763(1),
      R => '0'
    );
\trunc_ln293_reg_2758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \^out_data_0\(0),
      Q => trunc_ln293_reg_2758(0),
      R => '0'
    );
\trunc_ln293_reg_2758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => \^out_data_0\(1),
      Q => trunc_ln293_reg_2758(1),
      R => '0'
    );
trunc_ln296_2_reg_2773_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln280_reg_2675_reg_n_97,
      A(28) => mul_ln280_reg_2675_reg_n_97,
      A(27) => mul_ln280_reg_2675_reg_n_97,
      A(26) => mul_ln280_reg_2675_reg_n_97,
      A(25) => mul_ln280_reg_2675_reg_n_97,
      A(24) => mul_ln280_reg_2675_reg_n_97,
      A(23) => mul_ln280_reg_2675_reg_n_97,
      A(22) => mul_ln280_reg_2675_reg_n_97,
      A(21) => mul_ln280_reg_2675_reg_n_97,
      A(20) => mul_ln280_reg_2675_reg_n_97,
      A(19) => mul_ln280_reg_2675_reg_n_97,
      A(18) => mul_ln280_reg_2675_reg_n_97,
      A(17) => mul_ln280_reg_2675_reg_n_97,
      A(16) => mul_ln280_reg_2675_reg_n_97,
      A(15) => mul_ln280_reg_2675_reg_n_97,
      A(14) => mul_ln280_reg_2675_reg_n_97,
      A(13) => mul_ln280_reg_2675_reg_n_97,
      A(12) => mul_ln280_reg_2675_reg_n_97,
      A(11) => mul_ln280_reg_2675_reg_n_97,
      A(10) => mul_ln280_reg_2675_reg_n_97,
      A(9) => mul_ln280_reg_2675_reg_n_97,
      A(8) => mul_ln280_reg_2675_reg_n_97,
      A(7) => mul_ln280_reg_2675_reg_n_98,
      A(6) => mul_ln280_reg_2675_reg_n_99,
      A(5) => mul_ln280_reg_2675_reg_n_100,
      A(4) => mul_ln280_reg_2675_reg_n_101,
      A(3) => mul_ln280_reg_2675_reg_n_102,
      A(2) => mul_ln280_reg_2675_reg_n_103,
      A(1) => mul_ln280_reg_2675_reg_n_104,
      A(0) => mul_ln280_reg_2675_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln296_2_reg_2773_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in_data_26(8),
      B(16) => in_data_26(8),
      B(15) => in_data_26(8),
      B(14) => in_data_26(8),
      B(13) => in_data_26(8),
      B(12) => in_data_26(8),
      B(11) => in_data_26(8),
      B(10) => in_data_26(8),
      B(9) => in_data_26(8),
      B(8 downto 0) => in_data_26(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln296_2_reg_2773_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln296_2_reg_2773_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln296_2_reg_2773_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_2_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln296_2_reg_2773_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_trunc_ln296_2_reg_2773_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 4) => NLW_trunc_ln296_2_reg_2773_reg_P_UNCONNECTED(47 downto 4),
      P(3) => trunc_ln296_2_reg_2773_reg_n_102,
      P(2) => trunc_ln296_2_reg_2773_reg_n_103,
      P(1) => trunc_ln296_2_reg_2773_reg_n_104,
      P(0) => trunc_ln296_2_reg_2773_reg_n_105,
      PATTERNBDETECT => NLW_trunc_ln296_2_reg_2773_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln296_2_reg_2773_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln296_2_reg_2773_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln296_2_reg_2773_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln298_1_reg_2793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_105,
      Q => trunc_ln298_1_reg_2793(0),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_104,
      Q => trunc_ln298_1_reg_2793(1),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_103,
      Q => trunc_ln298_1_reg_2793(2),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_102,
      Q => trunc_ln298_1_reg_2793(3),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_101,
      Q => trunc_ln298_1_reg_2793(4),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_100,
      Q => trunc_ln298_1_reg_2793(5),
      R => '0'
    );
\trunc_ln298_1_reg_2793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m64_fu_854_p2_n_99,
      Q => trunc_ln298_1_reg_2793(6),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_7,
      Q => trunc_ln300_1_reg_2804(0),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_6,
      Q => trunc_ln300_1_reg_2804(1),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_5,
      Q => trunc_ln300_1_reg_2804(2),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_4,
      Q => trunc_ln300_1_reg_2804(3),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_3,
      Q => trunc_ln300_1_reg_2804(4),
      R => '0'
    );
\trunc_ln300_1_reg_2804_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => mul_8s_8s_8_1_1_U29_n_2,
      Q => trunc_ln300_1_reg_2804(5),
      R => '0'
    );
\trunc_ln308_1_reg_2932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_9,
      Q => trunc_ln308_1_reg_2932(0),
      R => '0'
    );
\trunc_ln308_1_reg_2932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_8,
      Q => trunc_ln308_1_reg_2932(1),
      R => '0'
    );
\trunc_ln308_1_reg_2932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_7,
      Q => trunc_ln308_1_reg_2932(2),
      R => '0'
    );
\trunc_ln308_1_reg_2932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_6,
      Q => trunc_ln308_1_reg_2932(3),
      R => '0'
    );
\trunc_ln308_1_reg_2932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_9s_2s_10_1_1_U46_n_5,
      Q => trunc_ln308_1_reg_2932(4),
      R => '0'
    );
\trunc_ln308_reg_2884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_8s_8_1_1_U37_n_7,
      Q => trunc_ln308_reg_2884(0),
      R => '0'
    );
\trunc_ln308_reg_2884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_8s_8_1_1_U37_n_6,
      Q => trunc_ln308_reg_2884(1),
      R => '0'
    );
\trunc_ln308_reg_2884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_8s_8_1_1_U37_n_5,
      Q => trunc_ln308_reg_2884(2),
      R => '0'
    );
\trunc_ln308_reg_2884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_8s_8_1_1_U37_n_4,
      Q => trunc_ln308_reg_2884(3),
      R => '0'
    );
\trunc_ln308_reg_2884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_8s_8s_8_1_1_U37_n_3,
      Q => trunc_ln308_reg_2884(4),
      R => '0'
    );
\trunc_ln319_reg_2863[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln296_reg_2778(0),
      I1 => trunc_ln296_2_reg_2773_reg_n_105,
      O => \trunc_ln319_reg_2863[0]_i_1_n_0\
    );
\trunc_ln319_reg_2863[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777B88878887888"
    )
        port map (
      I0 => mul_ln296_reg_2778(2),
      I1 => trunc_ln296_2_reg_2773_reg_n_105,
      I2 => trunc_ln296_2_reg_2773_reg_n_104,
      I3 => mul_ln296_reg_2778(1),
      I4 => trunc_ln296_2_reg_2773_reg_n_103,
      I5 => mul_ln296_reg_2778(0),
      O => \trunc_ln319_reg_2863[2]_i_1_n_0\
    );
\trunc_ln319_reg_2863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => \trunc_ln319_reg_2863[0]_i_1_n_0\,
      Q => trunc_ln319_reg_2863(0),
      R => '0'
    );
\trunc_ln319_reg_2863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => mul_4s_4s_4_1_1_U32_n_1,
      Q => trunc_ln319_reg_2863(1),
      R => '0'
    );
\trunc_ln319_reg_2863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_4_ap_vld\,
      D => \trunc_ln319_reg_2863[2]_i_1_n_0\,
      Q => trunc_ln319_reg_2863(2),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_8,
      Q => trunc_ln320_reg_2958(0),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_7,
      Q => trunc_ln320_reg_2958(1),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_6,
      Q => trunc_ln320_reg_2958(2),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_5,
      Q => trunc_ln320_reg_2958(3),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_4,
      Q => trunc_ln320_reg_2958(4),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_3,
      Q => trunc_ln320_reg_2958(5),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_2,
      Q => trunc_ln320_reg_2958(6),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_1,
      Q => trunc_ln320_reg_2958(7),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_0,
      Q => trunc_ln320_reg_2958(8),
      R => '0'
    );
\trunc_ln320_reg_2958_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_11,
      Q => trunc_ln320_reg_2958(9),
      R => '0'
    );
trunc_ln323_1_reg_2783_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => m45_fu_773_p2_n_96,
      A(28) => m45_fu_773_p2_n_96,
      A(27) => m45_fu_773_p2_n_96,
      A(26) => m45_fu_773_p2_n_96,
      A(25) => m45_fu_773_p2_n_96,
      A(24) => m45_fu_773_p2_n_96,
      A(23) => m45_fu_773_p2_n_96,
      A(22) => m45_fu_773_p2_n_96,
      A(21) => m45_fu_773_p2_n_96,
      A(20) => m45_fu_773_p2_n_96,
      A(19) => m45_fu_773_p2_n_96,
      A(18) => m45_fu_773_p2_n_96,
      A(17) => m45_fu_773_p2_n_96,
      A(16) => m45_fu_773_p2_n_96,
      A(15) => m45_fu_773_p2_n_96,
      A(14) => m45_fu_773_p2_n_96,
      A(13) => m45_fu_773_p2_n_96,
      A(12) => m45_fu_773_p2_n_96,
      A(11) => m45_fu_773_p2_n_96,
      A(10) => m45_fu_773_p2_n_96,
      A(9) => m45_fu_773_p2_n_96,
      A(8) => m45_fu_773_p2_n_97,
      A(7) => m45_fu_773_p2_n_98,
      A(6) => m45_fu_773_p2_n_99,
      A(5) => m45_fu_773_p2_n_100,
      A(4) => m45_fu_773_p2_n_101,
      A(3) => m45_fu_773_p2_n_102,
      A(2) => m45_fu_773_p2_n_103,
      A(1) => m45_fu_773_p2_n_104,
      A(0) => m45_fu_773_p2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln323_1_reg_2783_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m51_reg_2632_reg_n_97,
      B(16) => m51_reg_2632_reg_n_97,
      B(15) => m51_reg_2632_reg_n_97,
      B(14) => m51_reg_2632_reg_n_97,
      B(13) => m51_reg_2632_reg_n_97,
      B(12) => m51_reg_2632_reg_n_97,
      B(11) => m51_reg_2632_reg_n_97,
      B(10) => m51_reg_2632_reg_n_97,
      B(9) => m51_reg_2632_reg_n_97,
      B(8) => m51_reg_2632_reg_n_97,
      B(7) => m51_reg_2632_reg_n_98,
      B(6) => m51_reg_2632_reg_n_99,
      B(5) => m51_reg_2632_reg_n_100,
      B(4) => m51_reg_2632_reg_n_101,
      B(3) => m51_reg_2632_reg_n_102,
      B(2) => m51_reg_2632_reg_n_103,
      B(1) => m51_reg_2632_reg_n_104,
      B(0) => m51_reg_2632_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln323_1_reg_2783_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln323_1_reg_2783_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln323_1_reg_2783_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_2_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln323_1_reg_2783_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_trunc_ln323_1_reg_2783_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 6) => NLW_trunc_ln323_1_reg_2783_reg_P_UNCONNECTED(47 downto 6),
      P(5) => trunc_ln323_1_reg_2783_reg_n_100,
      P(4) => trunc_ln323_1_reg_2783_reg_n_101,
      P(3) => trunc_ln323_1_reg_2783_reg_n_102,
      P(2) => trunc_ln323_1_reg_2783_reg_n_103,
      P(1) => trunc_ln323_1_reg_2783_reg_n_104,
      P(0) => trunc_ln323_1_reg_2783_reg_n_105,
      PATTERNBDETECT => NLW_trunc_ln323_1_reg_2783_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln323_1_reg_2783_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln323_1_reg_2783_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln323_1_reg_2783_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln323_reg_2718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mac_muladd_10s_10s_10s_10_4_1_U142_n_0,
      Q => trunc_ln323_reg_2718(0),
      R => '0'
    );
\trunc_ln323_reg_2718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_12ns_2s_13_1_1_U12_n_10,
      Q => trunc_ln323_reg_2718(1),
      R => '0'
    );
\trunc_ln323_reg_2718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_12ns_2s_13_1_1_U12_n_9,
      Q => trunc_ln323_reg_2718(2),
      R => '0'
    );
\trunc_ln323_reg_2718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_12ns_2s_13_1_1_U12_n_8,
      Q => trunc_ln323_reg_2718(3),
      R => '0'
    );
\trunc_ln323_reg_2718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_12ns_2s_13_1_1_U12_n_7,
      Q => trunc_ln323_reg_2718(4),
      R => '0'
    );
\trunc_ln323_reg_2718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_12ns_2s_13_1_1_U12_n_6,
      Q => trunc_ln323_reg_2718(5),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_10s_14_1_1_U85_n_14,
      Q => trunc_ln324_reg_3052(0),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_7,
      Q => trunc_ln324_reg_3052(1),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_6,
      Q => trunc_ln324_reg_3052(2),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_5,
      Q => trunc_ln324_reg_3052(3),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_4,
      Q => trunc_ln324_reg_3052(4),
      R => '0'
    );
\trunc_ln324_reg_3052_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_7s_2s_9_1_1_U57_n_3,
      Q => trunc_ln324_reg_3052(5),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_105,
      Q => trunc_ln326_reg_2810(0),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_104,
      Q => trunc_ln326_reg_2810(1),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_103,
      Q => trunc_ln326_reg_2810(2),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_102,
      Q => trunc_ln326_reg_2810(3),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_101,
      Q => trunc_ln326_reg_2810(4),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_100,
      Q => trunc_ln326_reg_2810(5),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_99,
      Q => trunc_ln326_reg_2810(6),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_98,
      Q => trunc_ln326_reg_2810(7),
      R => '0'
    );
\trunc_ln326_reg_2810_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_2_ap_vld\,
      D => m45_fu_773_p2_n_97,
      Q => trunc_ln326_reg_2810(8),
      R => '0'
    );
\trunc_ln330_reg_2968_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_10,
      Q => trunc_ln330_reg_2968(10),
      R => '0'
    );
\trunc_ln330_reg_2968_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_7_ap_vld\,
      D => mul_8s_7s_13_1_1_U48_n_9,
      Q => trunc_ln330_reg_2968(11),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_16,
      Q => trunc_ln334_reg_3020(0),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_15,
      Q => trunc_ln334_reg_3020(1),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_14,
      Q => trunc_ln334_reg_3020(2),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_13,
      Q => trunc_ln334_reg_3020(3),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_12,
      Q => trunc_ln334_reg_3020(4),
      R => '0'
    );
\trunc_ln334_reg_3020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_10s_4s_10_1_1_U54_n_11,
      Q => trunc_ln334_reg_3020(5),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_2,
      Q => trunc_ln336_reg_2894(0),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_1,
      Q => trunc_ln336_reg_2894(1),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_0,
      Q => trunc_ln336_reg_2894(2),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_6,
      Q => trunc_ln336_reg_2894(3),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_5,
      Q => trunc_ln336_reg_2894(4),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_4,
      Q => trunc_ln336_reg_2894(5),
      R => '0'
    );
\trunc_ln336_reg_2894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mul_6s_6s_9_1_1_U40_n_3,
      Q => trunc_ln336_reg_2894(6),
      R => '0'
    );
\trunc_ln347_reg_3072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_11,
      Q => trunc_ln347_reg_3072(0),
      R => '0'
    );
\trunc_ln347_reg_3072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_10,
      Q => trunc_ln347_reg_3072(1),
      R => '0'
    );
\trunc_ln347_reg_3072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_9,
      Q => trunc_ln347_reg_3072(2),
      R => '0'
    );
\trunc_ln347_reg_3072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_8,
      Q => trunc_ln347_reg_3072(3),
      R => '0'
    );
\trunc_ln347_reg_3072_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_7,
      Q => trunc_ln347_reg_3072(4),
      R => '0'
    );
\trunc_ln351_reg_3082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_6,
      Q => trunc_ln350_reg_3077(5),
      R => '0'
    );
\trunc_ln351_reg_3082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_5,
      Q => trunc_ln350_reg_3077(6),
      R => '0'
    );
\trunc_ln351_reg_3082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_5_ap_vld\,
      D => mul_12s_12s_24_1_1_U60_n_4,
      Q => trunc_ln350_reg_3077(7),
      R => '0'
    );
\trunc_ln354_1_reg_3040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_6,
      Q => trunc_ln354_1_reg_3040(3),
      R => '0'
    );
\trunc_ln354_1_reg_3040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_5,
      Q => trunc_ln354_1_reg_3040(4),
      R => '0'
    );
\trunc_ln354_1_reg_3040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_6_ap_vld\,
      D => mul_7s_7s_7_1_1_U55_n_4,
      Q => trunc_ln354_1_reg_3040(5),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_11,
      Q => trunc_ln354_reg_3151(0),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_10,
      Q => trunc_ln354_reg_3151(1),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_9,
      Q => trunc_ln354_reg_3151(2),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_8,
      Q => trunc_ln354_reg_3151(3),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_7,
      Q => trunc_ln354_reg_3151(4),
      R => '0'
    );
\trunc_ln354_reg_3151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_9_ap_vld\,
      D => mul_12s_4s_13_1_1_U70_n_6,
      Q => trunc_ln354_reg_3151(5),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_105,
      Q => trunc_ln374_1_reg_3283(0),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_104,
      Q => trunc_ln374_1_reg_3283(1),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_103,
      Q => trunc_ln374_1_reg_3283(2),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_102,
      Q => trunc_ln374_1_reg_3283(3),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_101,
      Q => trunc_ln374_1_reg_3283(4),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_100,
      Q => trunc_ln374_1_reg_3283(5),
      R => '0'
    );
\trunc_ln374_1_reg_3283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => m134_fu_1618_p2_n_99,
      Q => trunc_ln374_1_reg_3283(6),
      R => '0'
    );
\trunc_ln374_reg_3238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_4,
      Q => m121_cast_fu_1702_p3(4),
      R => '0'
    );
\trunc_ln374_reg_3238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_9s_9s_9_1_1_U76_n_3,
      Q => m121_cast_fu_1702_p3(5),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_12,
      Q => trunc_ln379_1_reg_3298(0),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_11,
      Q => trunc_ln379_1_reg_3298(1),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_10,
      Q => trunc_ln379_1_reg_3298(2),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_9,
      Q => trunc_ln379_1_reg_3298(3),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_8,
      Q => trunc_ln379_1_reg_3298(4),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_7,
      Q => trunc_ln379_1_reg_3298(5),
      R => '0'
    );
\trunc_ln379_1_reg_3298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_12_ap_vld\,
      D => mul_12s_6s_16_1_1_U81_n_6,
      Q => trunc_ln379_1_reg_3298(6),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_10,
      Q => trunc_ln379_reg_3328(0),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_9,
      Q => trunc_ln379_reg_3328(1),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_8,
      Q => trunc_ln379_reg_3328(2),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_7,
      Q => trunc_ln379_reg_3328(3),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_6,
      Q => trunc_ln379_reg_3328(4),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_5,
      Q => trunc_ln379_reg_3328(5),
      R => '0'
    );
\trunc_ln379_reg_3328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_11s_5s_11_1_1_U89_n_4,
      Q => trunc_ln379_reg_3328(6),
      R => '0'
    );
\trunc_ln380_reg_3243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_2,
      Q => trunc_ln380_reg_3243(0),
      R => '0'
    );
\trunc_ln380_reg_3243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_1,
      Q => trunc_ln380_reg_3243(1),
      R => '0'
    );
\trunc_ln380_reg_3243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_7s_7s_11_1_1_U80_n_0,
      Q => trunc_ln380_reg_3243(2),
      R => '0'
    );
\trunc_ln383_reg_3228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_12s_12s_12_1_1_U75_n_11,
      Q => trunc_ln383_reg_3228(0),
      R => '0'
    );
\trunc_ln383_reg_3228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_12s_12s_12_1_1_U75_n_10,
      Q => trunc_ln383_reg_3228(1),
      R => '0'
    );
\trunc_ln383_reg_3228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_12s_12s_12_1_1_U75_n_9,
      Q => trunc_ln383_reg_3228(2),
      R => '0'
    );
\trunc_ln383_reg_3228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_12s_12s_12_1_1_U75_n_8,
      Q => trunc_ln383_reg_3228(3),
      R => '0'
    );
\trunc_ln383_reg_3228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_11_ap_vld\,
      D => mul_12s_12s_12_1_1_U75_n_7,
      Q => trunc_ln383_reg_3228(4),
      R => '0'
    );
\trunc_ln384_reg_3333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_13,
      Q => trunc_ln384_reg_3333(0),
      R => '0'
    );
\trunc_ln384_reg_3333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_12,
      Q => trunc_ln384_reg_3333(1),
      R => '0'
    );
\trunc_ln384_reg_3333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_11,
      Q => trunc_ln384_reg_3333(2),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_11,
      Q => trunc_ln386_reg_3441(0),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_1,
      Q => trunc_ln386_reg_3441(10),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_0,
      Q => trunc_ln386_reg_3441(11),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_10,
      Q => trunc_ln386_reg_3441(1),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_9,
      Q => trunc_ln386_reg_3441(2),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_8,
      Q => trunc_ln386_reg_3441(3),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_7,
      Q => trunc_ln386_reg_3441(4),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_6,
      Q => trunc_ln386_reg_3441(5),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_5,
      Q => trunc_ln386_reg_3441(6),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_4,
      Q => trunc_ln386_reg_3441(7),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_3,
      Q => trunc_ln386_reg_3441(8),
      R => '0'
    );
\trunc_ln386_reg_3441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_9s_9s_14_1_1_U105_n_2,
      Q => trunc_ln386_reg_3441(9),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_12,
      Q => trunc_ln387_reg_3380(0),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_11,
      Q => trunc_ln387_reg_3380(1),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_10,
      Q => trunc_ln387_reg_3380(2),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_9,
      Q => trunc_ln387_reg_3380(3),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_8,
      Q => trunc_ln387_reg_3380(4),
      R => '0'
    );
\trunc_ln387_reg_3380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_13s_12s_13_1_1_U93_n_7,
      Q => trunc_ln387_reg_3380(5),
      R => '0'
    );
\trunc_ln389_reg_3415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_6s_6s_6_1_1_U101_n_2,
      Q => trunc_ln389_reg_3415(2),
      R => '0'
    );
\trunc_ln389_reg_3415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_6s_6s_6_1_1_U101_n_1,
      Q => trunc_ln389_reg_3415(3),
      R => '0'
    );
\trunc_ln389_reg_3415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_6s_6s_6_1_1_U101_n_0,
      Q => trunc_ln389_reg_3415(4),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_12,
      Q => trunc_ln392_reg_3431(0),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_11,
      Q => trunc_ln392_reg_3431(1),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_10,
      Q => trunc_ln392_reg_3431(2),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_9,
      Q => trunc_ln392_reg_3431(3),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_8,
      Q => trunc_ln392_reg_3431(4),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_7,
      Q => trunc_ln392_reg_3431(5),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_6,
      Q => trunc_ln392_reg_3431(6),
      R => '0'
    );
\trunc_ln392_reg_3431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_15_ap_vld\,
      D => mul_12s_11s_15_1_1_U99_n_5,
      Q => trunc_ln392_reg_3431(7),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_12,
      Q => trunc_ln397_1_reg_3395(0),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_11,
      Q => trunc_ln397_1_reg_3395(1),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_10,
      Q => trunc_ln397_1_reg_3395(2),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_9,
      Q => trunc_ln397_1_reg_3395(3),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_8,
      Q => trunc_ln397_1_reg_3395(4),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_7,
      Q => trunc_ln397_1_reg_3395(5),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_6,
      Q => trunc_ln397_1_reg_3395(6),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_5,
      Q => trunc_ln397_1_reg_3395(7),
      R => '0'
    );
\trunc_ln397_1_reg_3395_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_12s_12s_13_1_1_U95_n_4,
      Q => trunc_ln397_1_reg_3395(8),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_7,
      Q => trunc_ln397_reg_3461(2),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_6,
      Q => trunc_ln397_reg_3461(3),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_5,
      Q => trunc_ln397_reg_3461(4),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_4,
      Q => trunc_ln397_reg_3461(5),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_3,
      Q => trunc_ln397_reg_3461(6),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_2,
      Q => trunc_ln397_reg_3461(7),
      R => '0'
    );
\trunc_ln397_reg_3461_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_10s_5s_10_1_1_U107_n_1,
      Q => trunc_ln397_reg_3461(8),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_8,
      Q => trunc_ln400_reg_3400(0),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_7,
      Q => trunc_ln400_reg_3400(1),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_6,
      Q => trunc_ln400_reg_3400(2),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_5,
      Q => trunc_ln400_reg_3400(3),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_4,
      Q => trunc_ln400_reg_3400(4),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_3,
      Q => trunc_ln400_reg_3400(5),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_2,
      Q => trunc_ln400_reg_3400(6),
      R => '0'
    );
\trunc_ln400_reg_3400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_13_ap_vld\,
      D => mul_9s_6s_9_1_1_U94_n_1,
      Q => trunc_ln400_reg_3400(7),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_5,
      Q => trunc_ln401_1_reg_3338(0),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_4,
      Q => trunc_ln401_1_reg_3338(1),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_3,
      Q => trunc_ln401_1_reg_3338(2),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_2,
      Q => trunc_ln401_1_reg_3338(3),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_1,
      Q => trunc_ln401_1_reg_3338(4),
      R => '0'
    );
\trunc_ln401_1_reg_3338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_14_ap_vld\,
      D => mul_9s_7s_9_1_1_U91_n_0,
      Q => trunc_ln401_1_reg_3338(5),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_11,
      Q => trunc_ln401_reg_3467(0),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_10,
      Q => trunc_ln401_reg_3467(1),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_9,
      Q => trunc_ln401_reg_3467(2),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_8,
      Q => trunc_ln401_reg_3467(3),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_7,
      Q => trunc_ln401_reg_3467(4),
      R => '0'
    );
\trunc_ln401_reg_3467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => mul_11s_6s_13_1_1_U108_n_6,
      Q => trunc_ln401_reg_3467(5),
      R => '0'
    );
\trunc_ln404_1_reg_3513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_13s_13s_13_1_1_U109_n_12,
      Q => trunc_ln404_1_reg_3513(0),
      R => '0'
    );
\trunc_ln404_1_reg_3513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_13s_13s_13_1_1_U109_n_11,
      Q => trunc_ln404_1_reg_3513(1),
      R => '0'
    );
\trunc_ln404_1_reg_3513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_13s_13s_13_1_1_U109_n_10,
      Q => trunc_ln404_1_reg_3513(2),
      R => '0'
    );
\trunc_ln404_1_reg_3513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_13s_13s_13_1_1_U109_n_9,
      Q => trunc_ln404_1_reg_3513(3),
      R => '0'
    );
\trunc_ln404_1_reg_3513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_13s_13s_13_1_1_U109_n_8,
      Q => trunc_ln404_1_reg_3513(4),
      R => '0'
    );
\trunc_ln404_2_reg_3540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_5,
      Q => trunc_ln404_2_reg_3540(0),
      R => '0'
    );
\trunc_ln404_2_reg_3540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_4,
      Q => trunc_ln404_2_reg_3540(1),
      R => '0'
    );
\trunc_ln404_2_reg_3540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_3,
      Q => trunc_ln404_2_reg_3540(2),
      R => '0'
    );
\trunc_ln404_2_reg_3540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_2,
      Q => trunc_ln404_2_reg_3540(3),
      R => '0'
    );
\trunc_ln404_2_reg_3540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_6s_6s_6_1_1_U110_n_1,
      Q => trunc_ln404_2_reg_3540(4),
      R => '0'
    );
\trunc_ln411_reg_3642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => m169_fu_2137_p2_n_105,
      Q => trunc_ln411_reg_3642(0),
      R => '0'
    );
\trunc_ln411_reg_3642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => m169_fu_2137_p2_n_104,
      Q => trunc_ln411_reg_3642(1),
      R => '0'
    );
\trunc_ln411_reg_3642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_13s_10s_15_1_1_U129_n_15,
      Q => trunc_ln411_reg_3642(2),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => trunc_ln397_1_reg_3395(0),
      Q => trunc_ln425_reg_3555(0),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => trunc_ln397_1_reg_3395(1),
      Q => trunc_ln425_reg_3555(1),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_17,
      Q => trunc_ln425_reg_3555(2),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_16,
      Q => trunc_ln425_reg_3555(3),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_15,
      Q => trunc_ln425_reg_3555(4),
      R => '0'
    );
\trunc_ln425_reg_3555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_14,
      Q => trunc_ln425_reg_3555(5),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_10,
      Q => trunc_ln432_1_reg_3679(0),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_9,
      Q => trunc_ln432_1_reg_3679(1),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_8,
      Q => trunc_ln432_1_reg_3679(2),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_7,
      Q => trunc_ln432_1_reg_3679(3),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_6,
      Q => trunc_ln432_1_reg_3679(4),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_5,
      Q => trunc_ln432_1_reg_3679(5),
      R => '0'
    );
\trunc_ln432_1_reg_3679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_11s_11s_11_1_1_U123_n_4,
      Q => trunc_ln432_1_reg_3679(6),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_7,
      Q => trunc_ln432_reg_3725(1),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_6,
      Q => trunc_ln432_reg_3725(2),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_5,
      Q => trunc_ln432_reg_3725(3),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_4,
      Q => trunc_ln432_reg_3725(4),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_3,
      Q => trunc_ln432_reg_3725(5),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_2,
      Q => trunc_ln432_reg_3725(6),
      R => '0'
    );
\trunc_ln432_reg_3725_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_29_ap_vld\,
      D => mul_7s_5s_12_1_1_U133_n_1,
      Q => trunc_ln432_reg_3725(7),
      R => '0'
    );
\trunc_ln435_reg_3684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_9s_9s_9_1_1_U122_n_8,
      Q => trunc_ln435_reg_3684(0),
      R => '0'
    );
\trunc_ln435_reg_3684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_9s_9s_9_1_1_U122_n_7,
      Q => trunc_ln435_reg_3684(1),
      R => '0'
    );
\trunc_ln435_reg_3684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_9s_9s_9_1_1_U122_n_6,
      Q => trunc_ln435_reg_3684(2),
      R => '0'
    );
\trunc_ln435_reg_3684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_16_ap_vld\,
      D => mul_9s_9s_9_1_1_U122_n_5,
      Q => trunc_ln435_reg_3684(3),
      R => '0'
    );
trunc_ln438_reg_3710_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_11s_11s_11_1_1_U123_n_0,
      A(28) => mul_11s_11s_11_1_1_U123_n_0,
      A(27) => mul_11s_11s_11_1_1_U123_n_0,
      A(26) => mul_11s_11s_11_1_1_U123_n_0,
      A(25) => mul_11s_11s_11_1_1_U123_n_0,
      A(24) => mul_11s_11s_11_1_1_U123_n_0,
      A(23) => mul_11s_11s_11_1_1_U123_n_0,
      A(22) => mul_11s_11s_11_1_1_U123_n_0,
      A(21) => mul_11s_11s_11_1_1_U123_n_0,
      A(20) => mul_11s_11s_11_1_1_U123_n_0,
      A(19) => mul_11s_11s_11_1_1_U123_n_0,
      A(18) => mul_11s_11s_11_1_1_U123_n_0,
      A(17) => mul_11s_11s_11_1_1_U123_n_0,
      A(16) => mul_11s_11s_11_1_1_U123_n_0,
      A(15) => mul_11s_11s_11_1_1_U123_n_0,
      A(14) => mul_11s_11s_11_1_1_U123_n_0,
      A(13) => mul_11s_11s_11_1_1_U123_n_0,
      A(12) => mul_11s_11s_11_1_1_U123_n_0,
      A(11) => mul_11s_11s_11_1_1_U123_n_0,
      A(10) => mul_11s_11s_11_1_1_U123_n_0,
      A(9) => mul_11s_11s_11_1_1_U123_n_1,
      A(8) => mul_11s_11s_11_1_1_U123_n_2,
      A(7) => mul_11s_11s_11_1_1_U123_n_3,
      A(6) => mul_11s_11s_11_1_1_U123_n_4,
      A(5) => mul_11s_11s_11_1_1_U123_n_5,
      A(4) => mul_11s_11s_11_1_1_U123_n_6,
      A(3) => mul_11s_11s_11_1_1_U123_n_7,
      A(2) => mul_11s_11s_11_1_1_U123_n_8,
      A(1) => mul_11s_11s_11_1_1_U123_n_9,
      A(0) => mul_11s_11s_11_1_1_U123_n_10,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln438_reg_3710_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m173_reg_3534_reg_n_97,
      B(16) => m173_reg_3534_reg_n_97,
      B(15) => m173_reg_3534_reg_n_97,
      B(14) => m173_reg_3534_reg_n_97,
      B(13) => m173_reg_3534_reg_n_97,
      B(12) => m173_reg_3534_reg_n_97,
      B(11) => m173_reg_3534_reg_n_97,
      B(10) => m173_reg_3534_reg_n_97,
      B(9) => m173_reg_3534_reg_n_97,
      B(8) => m173_reg_3534_reg_n_97,
      B(7) => m173_reg_3534_reg_n_98,
      B(6) => m173_reg_3534_reg_n_99,
      B(5) => m173_reg_3534_reg_n_100,
      B(4) => m173_reg_3534_reg_n_101,
      B(3) => m173_reg_3534_reg_n_102,
      B(2) => m173_reg_3534_reg_n_103,
      B(1) => m173_reg_3534_reg_n_104,
      B(0) => m173_reg_3534_reg_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln438_reg_3710_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln438_reg_3710_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln438_reg_3710_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^out_data_16_ap_vld\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_16_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_17_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln438_reg_3710_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_trunc_ln438_reg_3710_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 9) => NLW_trunc_ln438_reg_3710_reg_P_UNCONNECTED(47 downto 9),
      P(8) => trunc_ln438_reg_3710_reg_n_97,
      P(7) => trunc_ln438_reg_3710_reg_n_98,
      P(6) => trunc_ln438_reg_3710_reg_n_99,
      P(5) => trunc_ln438_reg_3710_reg_n_100,
      P(4) => trunc_ln438_reg_3710_reg_n_101,
      P(3) => trunc_ln438_reg_3710_reg_n_102,
      P(2) => trunc_ln438_reg_3710_reg_n_103,
      P(1) => trunc_ln438_reg_3710_reg_n_104,
      P(0) => trunc_ln438_reg_3710_reg_n_105,
      PATTERNBDETECT => NLW_trunc_ln438_reg_3710_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln438_reg_3710_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln438_reg_3710_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln438_reg_3710_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln440_1_reg_3610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_13,
      Q => trunc_ln440_1_reg_3610(0),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_12,
      Q => trunc_ln440_1_reg_3610(1),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_11,
      Q => trunc_ln440_1_reg_3610(2),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_10,
      Q => trunc_ln440_1_reg_3610(3),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_9,
      Q => trunc_ln440_1_reg_3610(4),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_8,
      Q => trunc_ln440_1_reg_3610(5),
      R => '0'
    );
\trunc_ln440_1_reg_3610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^out_data_18_ap_vld\,
      D => mul_9s_9s_14_1_1_U115_n_7,
      Q => trunc_ln440_1_reg_3610(6),
      R => '0'
    );
trunc_ln442_reg_3735_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => trunc_ln438_reg_3710_reg_n_97,
      A(28) => trunc_ln438_reg_3710_reg_n_97,
      A(27) => trunc_ln438_reg_3710_reg_n_97,
      A(26) => trunc_ln438_reg_3710_reg_n_97,
      A(25) => trunc_ln438_reg_3710_reg_n_97,
      A(24) => trunc_ln438_reg_3710_reg_n_97,
      A(23) => trunc_ln438_reg_3710_reg_n_97,
      A(22) => trunc_ln438_reg_3710_reg_n_97,
      A(21) => trunc_ln438_reg_3710_reg_n_97,
      A(20) => trunc_ln438_reg_3710_reg_n_97,
      A(19) => trunc_ln438_reg_3710_reg_n_97,
      A(18) => trunc_ln438_reg_3710_reg_n_97,
      A(17) => trunc_ln438_reg_3710_reg_n_97,
      A(16) => trunc_ln438_reg_3710_reg_n_97,
      A(15) => trunc_ln438_reg_3710_reg_n_97,
      A(14) => trunc_ln438_reg_3710_reg_n_97,
      A(13) => trunc_ln438_reg_3710_reg_n_97,
      A(12) => trunc_ln438_reg_3710_reg_n_97,
      A(11) => trunc_ln438_reg_3710_reg_n_97,
      A(10) => trunc_ln438_reg_3710_reg_n_97,
      A(9) => trunc_ln438_reg_3710_reg_n_97,
      A(8) => trunc_ln438_reg_3710_reg_n_97,
      A(7) => trunc_ln438_reg_3710_reg_n_98,
      A(6) => trunc_ln438_reg_3710_reg_n_99,
      A(5) => trunc_ln438_reg_3710_reg_n_100,
      A(4) => trunc_ln438_reg_3710_reg_n_101,
      A(3) => trunc_ln438_reg_3710_reg_n_102,
      A(2) => trunc_ln438_reg_3710_reg_n_103,
      A(1) => trunc_ln438_reg_3710_reg_n_104,
      A(0) => trunc_ln438_reg_3710_reg_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln442_reg_3735_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => m211_fu_2422_p2_i_1_n_7,
      B(16) => m211_fu_2422_p2_i_1_n_7,
      B(15) => m211_fu_2422_p2_i_1_n_7,
      B(14) => m211_fu_2422_p2_i_1_n_7,
      B(13) => m211_fu_2422_p2_i_1_n_7,
      B(12) => m211_fu_2422_p2_i_1_n_7,
      B(11) => m211_fu_2422_p2_i_1_n_7,
      B(10) => m211_fu_2422_p2_i_1_n_7,
      B(9) => m211_fu_2422_p2_i_1_n_7,
      B(8) => m211_fu_2422_p2_i_1_n_7,
      B(7) => mul_7s_7s_7_1_1_U124_n_11,
      B(6) => mul_7s_7s_7_1_1_U124_n_12,
      B(5) => mul_7s_7s_7_1_1_U124_n_13,
      B(4) => mul_7s_7s_7_1_1_U124_n_14,
      B(3) => mul_7s_7s_7_1_1_U124_n_7,
      B(2) => mul_7s_7s_7_1_1_U124_n_8,
      B(1) => mul_7s_7s_7_1_1_U124_n_9,
      B(0) => mul_7s_7s_7_1_1_U124_n_10,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln442_reg_3735_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln442_reg_3735_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln442_reg_3735_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^out_data_16_ap_vld\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^out_data_29_ap_vld\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln442_reg_3735_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_trunc_ln442_reg_3735_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 7) => NLW_trunc_ln442_reg_3735_reg_P_UNCONNECTED(47 downto 7),
      P(6) => trunc_ln442_reg_3735_reg_n_99,
      P(5) => trunc_ln442_reg_3735_reg_n_100,
      P(4) => trunc_ln442_reg_3735_reg_n_101,
      P(3) => trunc_ln442_reg_3735_reg_n_102,
      P(2) => trunc_ln442_reg_3735_reg_n_103,
      P(1) => trunc_ln442_reg_3735_reg_n_104,
      P(0) => trunc_ln442_reg_3735_reg_n_105,
      PATTERNBDETECT => NLW_trunc_ln442_reg_3735_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln442_reg_3735_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln442_reg_3735_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln442_reg_3735_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    in_data_18 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_19 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_20 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_21 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_22 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_23 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_24 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_25 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_26 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_0_ap_vld : out STD_LOGIC;
    out_data_1_ap_vld : out STD_LOGIC;
    out_data_2_ap_vld : out STD_LOGIC;
    out_data_3_ap_vld : out STD_LOGIC;
    out_data_4_ap_vld : out STD_LOGIC;
    out_data_5_ap_vld : out STD_LOGIC;
    out_data_6_ap_vld : out STD_LOGIC;
    out_data_7_ap_vld : out STD_LOGIC;
    out_data_8_ap_vld : out STD_LOGIC;
    out_data_9_ap_vld : out STD_LOGIC;
    out_data_10_ap_vld : out STD_LOGIC;
    out_data_11_ap_vld : out STD_LOGIC;
    out_data_12_ap_vld : out STD_LOGIC;
    out_data_13_ap_vld : out STD_LOGIC;
    out_data_14_ap_vld : out STD_LOGIC;
    out_data_15_ap_vld : out STD_LOGIC;
    out_data_16_ap_vld : out STD_LOGIC;
    out_data_17_ap_vld : out STD_LOGIC;
    out_data_18_ap_vld : out STD_LOGIC;
    out_data_19 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_19_ap_vld : out STD_LOGIC;
    out_data_20 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_20_ap_vld : out STD_LOGIC;
    out_data_21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_21_ap_vld : out STD_LOGIC;
    out_data_22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_22_ap_vld : out STD_LOGIC;
    out_data_23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_23_ap_vld : out STD_LOGIC;
    out_data_24 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_24_ap_vld : out STD_LOGIC;
    out_data_25 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_25_ap_vld : out STD_LOGIC;
    out_data_26 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_26_ap_vld : out STD_LOGIC;
    out_data_27 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_27_ap_vld : out STD_LOGIC;
    out_data_28 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_28_ap_vld : out STD_LOGIC;
    out_data_29 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_29_ap_vld : out STD_LOGIC;
    out_data_30 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_30_ap_vld : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    in_data_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_10 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_12 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_13 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_14 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_15 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_17 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_14 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_15 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_16 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_17 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_18 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,case_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "case_1,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_data_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^out_data_16\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \^out_data_18\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^out_data_23\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^out_data_25\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^out_data_26\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \^out_data_30\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_out_data_14_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_out_data_16_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_out_data_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_out_data_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_out_data_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_out_data_26_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_out_data_30_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "24'b000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "24'b000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "24'b000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "24'b000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "24'b000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "24'b000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "24'b000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "24'b000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "24'b000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "24'b000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "24'b000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "24'b000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "24'b000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "24'b000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "24'b001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "24'b010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "24'b100000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "24'b000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "24'b000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "24'b000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "24'b000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "24'b000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "24'b000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "24'b000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_MODE of ap_done : signal is "slave";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_MODE of ap_rst : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of in_data_0 : signal is "xilinx.com:signal:data:1.0 in_data_0 DATA";
  attribute X_INTERFACE_MODE of in_data_0 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_0 : signal is "XIL_INTERFACENAME in_data_0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_1 : signal is "xilinx.com:signal:data:1.0 in_data_1 DATA";
  attribute X_INTERFACE_MODE of in_data_1 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_1 : signal is "XIL_INTERFACENAME in_data_1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_10 : signal is "xilinx.com:signal:data:1.0 in_data_10 DATA";
  attribute X_INTERFACE_MODE of in_data_10 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_10 : signal is "XIL_INTERFACENAME in_data_10, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_11 : signal is "xilinx.com:signal:data:1.0 in_data_11 DATA";
  attribute X_INTERFACE_MODE of in_data_11 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_11 : signal is "XIL_INTERFACENAME in_data_11, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_12 : signal is "xilinx.com:signal:data:1.0 in_data_12 DATA";
  attribute X_INTERFACE_MODE of in_data_12 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_12 : signal is "XIL_INTERFACENAME in_data_12, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_13 : signal is "xilinx.com:signal:data:1.0 in_data_13 DATA";
  attribute X_INTERFACE_MODE of in_data_13 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_13 : signal is "XIL_INTERFACENAME in_data_13, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_14 : signal is "xilinx.com:signal:data:1.0 in_data_14 DATA";
  attribute X_INTERFACE_MODE of in_data_14 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_14 : signal is "XIL_INTERFACENAME in_data_14, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_15 : signal is "xilinx.com:signal:data:1.0 in_data_15 DATA";
  attribute X_INTERFACE_MODE of in_data_15 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_15 : signal is "XIL_INTERFACENAME in_data_15, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_16 : signal is "xilinx.com:signal:data:1.0 in_data_16 DATA";
  attribute X_INTERFACE_MODE of in_data_16 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_16 : signal is "XIL_INTERFACENAME in_data_16, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_17 : signal is "xilinx.com:signal:data:1.0 in_data_17 DATA";
  attribute X_INTERFACE_MODE of in_data_17 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_17 : signal is "XIL_INTERFACENAME in_data_17, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_2 : signal is "xilinx.com:signal:data:1.0 in_data_2 DATA";
  attribute X_INTERFACE_MODE of in_data_2 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_2 : signal is "XIL_INTERFACENAME in_data_2, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_3 : signal is "xilinx.com:signal:data:1.0 in_data_3 DATA";
  attribute X_INTERFACE_MODE of in_data_3 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_3 : signal is "XIL_INTERFACENAME in_data_3, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_4 : signal is "xilinx.com:signal:data:1.0 in_data_4 DATA";
  attribute X_INTERFACE_MODE of in_data_4 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_4 : signal is "XIL_INTERFACENAME in_data_4, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_5 : signal is "xilinx.com:signal:data:1.0 in_data_5 DATA";
  attribute X_INTERFACE_MODE of in_data_5 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_5 : signal is "XIL_INTERFACENAME in_data_5, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_6 : signal is "xilinx.com:signal:data:1.0 in_data_6 DATA";
  attribute X_INTERFACE_MODE of in_data_6 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_6 : signal is "XIL_INTERFACENAME in_data_6, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_7 : signal is "xilinx.com:signal:data:1.0 in_data_7 DATA";
  attribute X_INTERFACE_MODE of in_data_7 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_7 : signal is "XIL_INTERFACENAME in_data_7, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_8 : signal is "xilinx.com:signal:data:1.0 in_data_8 DATA";
  attribute X_INTERFACE_MODE of in_data_8 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_8 : signal is "XIL_INTERFACENAME in_data_8, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_9 : signal is "xilinx.com:signal:data:1.0 in_data_9 DATA";
  attribute X_INTERFACE_MODE of in_data_9 : signal is "slave";
  attribute X_INTERFACE_PARAMETER of in_data_9 : signal is "XIL_INTERFACENAME in_data_9, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_0 : signal is "xilinx.com:signal:data:1.0 out_data_0 DATA";
  attribute X_INTERFACE_MODE of out_data_0 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_0 : signal is "XIL_INTERFACENAME out_data_0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_1 : signal is "xilinx.com:signal:data:1.0 out_data_1 DATA";
  attribute X_INTERFACE_MODE of out_data_1 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_1 : signal is "XIL_INTERFACENAME out_data_1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_10 : signal is "xilinx.com:signal:data:1.0 out_data_10 DATA";
  attribute X_INTERFACE_MODE of out_data_10 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_10 : signal is "XIL_INTERFACENAME out_data_10, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_11 : signal is "xilinx.com:signal:data:1.0 out_data_11 DATA";
  attribute X_INTERFACE_MODE of out_data_11 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_11 : signal is "XIL_INTERFACENAME out_data_11, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_12 : signal is "xilinx.com:signal:data:1.0 out_data_12 DATA";
  attribute X_INTERFACE_MODE of out_data_12 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_12 : signal is "XIL_INTERFACENAME out_data_12, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_13 : signal is "xilinx.com:signal:data:1.0 out_data_13 DATA";
  attribute X_INTERFACE_MODE of out_data_13 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_13 : signal is "XIL_INTERFACENAME out_data_13, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_14 : signal is "xilinx.com:signal:data:1.0 out_data_14 DATA";
  attribute X_INTERFACE_MODE of out_data_14 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_14 : signal is "XIL_INTERFACENAME out_data_14, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_15 : signal is "xilinx.com:signal:data:1.0 out_data_15 DATA";
  attribute X_INTERFACE_MODE of out_data_15 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_15 : signal is "XIL_INTERFACENAME out_data_15, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_16 : signal is "xilinx.com:signal:data:1.0 out_data_16 DATA";
  attribute X_INTERFACE_MODE of out_data_16 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_16 : signal is "XIL_INTERFACENAME out_data_16, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_17 : signal is "xilinx.com:signal:data:1.0 out_data_17 DATA";
  attribute X_INTERFACE_MODE of out_data_17 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_17 : signal is "XIL_INTERFACENAME out_data_17, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_18 : signal is "xilinx.com:signal:data:1.0 out_data_18 DATA";
  attribute X_INTERFACE_MODE of out_data_18 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_18 : signal is "XIL_INTERFACENAME out_data_18, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_2 : signal is "xilinx.com:signal:data:1.0 out_data_2 DATA";
  attribute X_INTERFACE_MODE of out_data_2 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_2 : signal is "XIL_INTERFACENAME out_data_2, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_3 : signal is "xilinx.com:signal:data:1.0 out_data_3 DATA";
  attribute X_INTERFACE_MODE of out_data_3 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_3 : signal is "XIL_INTERFACENAME out_data_3, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_4 : signal is "xilinx.com:signal:data:1.0 out_data_4 DATA";
  attribute X_INTERFACE_MODE of out_data_4 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_4 : signal is "XIL_INTERFACENAME out_data_4, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_5 : signal is "xilinx.com:signal:data:1.0 out_data_5 DATA";
  attribute X_INTERFACE_MODE of out_data_5 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_5 : signal is "XIL_INTERFACENAME out_data_5, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_6 : signal is "xilinx.com:signal:data:1.0 out_data_6 DATA";
  attribute X_INTERFACE_MODE of out_data_6 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_6 : signal is "XIL_INTERFACENAME out_data_6, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_7 : signal is "xilinx.com:signal:data:1.0 out_data_7 DATA";
  attribute X_INTERFACE_MODE of out_data_7 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_7 : signal is "XIL_INTERFACENAME out_data_7, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_8 : signal is "xilinx.com:signal:data:1.0 out_data_8 DATA";
  attribute X_INTERFACE_MODE of out_data_8 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_8 : signal is "XIL_INTERFACENAME out_data_8, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of out_data_9 : signal is "xilinx.com:signal:data:1.0 out_data_9 DATA";
  attribute X_INTERFACE_MODE of out_data_9 : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_data_9 : signal is "XIL_INTERFACENAME out_data_9, LAYERED_METADATA undef";
begin
  out_data_14(15 downto 2) <= \^out_data_14\(15 downto 2);
  out_data_14(1) <= \<const0>\;
  out_data_14(0) <= \^out_data_14\(0);
  out_data_16(15 downto 2) <= \^out_data_16\(15 downto 2);
  out_data_16(1) <= \<const0>\;
  out_data_16(0) <= \<const0>\;
  out_data_18(15 downto 1) <= \^out_data_18\(15 downto 1);
  out_data_18(0) <= \<const0>\;
  out_data_23(15 downto 1) <= \^out_data_23\(15 downto 1);
  out_data_23(0) <= \<const0>\;
  out_data_25(15 downto 1) <= \^out_data_25\(15 downto 1);
  out_data_25(0) <= \<const0>\;
  out_data_26(15 downto 2) <= \^out_data_26\(15 downto 2);
  out_data_26(1) <= \<const0>\;
  out_data_26(0) <= \<const0>\;
  out_data_30(15 downto 2) <= \^out_data_30\(15 downto 2);
  out_data_30(1) <= \<const0>\;
  out_data_30(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_case_1
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      in_data_0(15 downto 0) => B"0000000000000000",
      in_data_1(15 downto 0) => B"0000000000000000",
      in_data_10(15 downto 0) => B"0000000000000000",
      in_data_11(15 downto 5) => B"00000000000",
      in_data_11(4 downto 0) => in_data_11(4 downto 0),
      in_data_12(15 downto 0) => B"0000000000000000",
      in_data_13(15 downto 0) => B"0000000000000000",
      in_data_14(15 downto 10) => B"000000",
      in_data_14(9 downto 0) => in_data_14(9 downto 0),
      in_data_15(15 downto 6) => B"0000000000",
      in_data_15(5 downto 0) => in_data_15(5 downto 0),
      in_data_16(15 downto 9) => B"0000000",
      in_data_16(8 downto 0) => in_data_16(8 downto 0),
      in_data_17(15 downto 7) => B"000000000",
      in_data_17(6 downto 0) => in_data_17(6 downto 0),
      in_data_18(15 downto 3) => B"0000000000000",
      in_data_18(2 downto 0) => in_data_18(2 downto 0),
      in_data_19(15 downto 5) => B"00000000000",
      in_data_19(4 downto 0) => in_data_19(4 downto 0),
      in_data_2(15 downto 0) => B"0000000000000000",
      in_data_20(15 downto 5) => B"00000000000",
      in_data_20(4 downto 0) => in_data_20(4 downto 0),
      in_data_21(15 downto 8) => B"00000000",
      in_data_21(7 downto 0) => in_data_21(7 downto 0),
      in_data_22(15 downto 2) => B"00000000000000",
      in_data_22(1 downto 0) => in_data_22(1 downto 0),
      in_data_23(15 downto 0) => B"0000000000000000",
      in_data_24(15 downto 10) => B"000000",
      in_data_24(9 downto 0) => in_data_24(9 downto 0),
      in_data_25(15 downto 12) => B"0000",
      in_data_25(11 downto 0) => in_data_25(11 downto 0),
      in_data_26(15 downto 9) => B"0000000",
      in_data_26(8 downto 0) => in_data_26(8 downto 0),
      in_data_3(15 downto 0) => B"0000000000000000",
      in_data_4(15 downto 0) => B"0000000000000000",
      in_data_5(15 downto 0) => B"0000000000000000",
      in_data_6(15 downto 0) => B"0000000000000000",
      in_data_7(15 downto 6) => B"0000000000",
      in_data_7(5 downto 0) => in_data_7(5 downto 0),
      in_data_8(15 downto 10) => B"000000",
      in_data_8(9 downto 0) => in_data_8(9 downto 0),
      in_data_9(15 downto 7) => B"000000000",
      in_data_9(6 downto 0) => in_data_9(6 downto 0),
      out_data_0(15 downto 0) => out_data_0(15 downto 0),
      out_data_0_ap_vld => out_data_0_ap_vld,
      out_data_1(15 downto 0) => out_data_1(15 downto 0),
      out_data_10(15 downto 0) => out_data_10(15 downto 0),
      out_data_10_ap_vld => out_data_10_ap_vld,
      out_data_11(15 downto 0) => out_data_11(15 downto 0),
      out_data_11_ap_vld => out_data_11_ap_vld,
      out_data_12(15 downto 0) => out_data_12(15 downto 0),
      out_data_12_ap_vld => out_data_12_ap_vld,
      out_data_13(15 downto 0) => out_data_13(15 downto 0),
      out_data_13_ap_vld => out_data_13_ap_vld,
      out_data_14(15 downto 2) => \^out_data_14\(15 downto 2),
      out_data_14(1) => NLW_inst_out_data_14_UNCONNECTED(1),
      out_data_14(0) => \^out_data_14\(0),
      out_data_14_ap_vld => out_data_14_ap_vld,
      out_data_15(15 downto 0) => out_data_15(15 downto 0),
      out_data_15_ap_vld => out_data_15_ap_vld,
      out_data_16(15 downto 2) => \^out_data_16\(15 downto 2),
      out_data_16(1 downto 0) => NLW_inst_out_data_16_UNCONNECTED(1 downto 0),
      out_data_16_ap_vld => out_data_16_ap_vld,
      out_data_17(15 downto 0) => out_data_17(15 downto 0),
      out_data_17_ap_vld => out_data_17_ap_vld,
      out_data_18(15 downto 1) => \^out_data_18\(15 downto 1),
      out_data_18(0) => NLW_inst_out_data_18_UNCONNECTED(0),
      out_data_18_ap_vld => out_data_18_ap_vld,
      out_data_19(15 downto 0) => out_data_19(15 downto 0),
      out_data_19_ap_vld => out_data_19_ap_vld,
      out_data_1_ap_vld => out_data_1_ap_vld,
      out_data_2(15 downto 0) => out_data_2(15 downto 0),
      out_data_20(15 downto 0) => out_data_20(15 downto 0),
      out_data_20_ap_vld => out_data_20_ap_vld,
      out_data_21(15 downto 0) => out_data_21(15 downto 0),
      out_data_21_ap_vld => out_data_21_ap_vld,
      out_data_22(15 downto 0) => out_data_22(15 downto 0),
      out_data_22_ap_vld => out_data_22_ap_vld,
      out_data_23(15 downto 1) => \^out_data_23\(15 downto 1),
      out_data_23(0) => NLW_inst_out_data_23_UNCONNECTED(0),
      out_data_23_ap_vld => out_data_23_ap_vld,
      out_data_24(15 downto 0) => out_data_24(15 downto 0),
      out_data_24_ap_vld => out_data_24_ap_vld,
      out_data_25(15 downto 1) => \^out_data_25\(15 downto 1),
      out_data_25(0) => NLW_inst_out_data_25_UNCONNECTED(0),
      out_data_25_ap_vld => out_data_25_ap_vld,
      out_data_26(15 downto 2) => \^out_data_26\(15 downto 2),
      out_data_26(1 downto 0) => NLW_inst_out_data_26_UNCONNECTED(1 downto 0),
      out_data_26_ap_vld => out_data_26_ap_vld,
      out_data_27(15 downto 0) => out_data_27(15 downto 0),
      out_data_27_ap_vld => out_data_27_ap_vld,
      out_data_28(15 downto 0) => out_data_28(15 downto 0),
      out_data_28_ap_vld => out_data_28_ap_vld,
      out_data_29(15 downto 0) => out_data_29(15 downto 0),
      out_data_29_ap_vld => out_data_29_ap_vld,
      out_data_2_ap_vld => out_data_2_ap_vld,
      out_data_3(15 downto 0) => out_data_3(15 downto 0),
      out_data_30(15 downto 2) => \^out_data_30\(15 downto 2),
      out_data_30(1 downto 0) => NLW_inst_out_data_30_UNCONNECTED(1 downto 0),
      out_data_30_ap_vld => out_data_30_ap_vld,
      out_data_3_ap_vld => out_data_3_ap_vld,
      out_data_4(15 downto 0) => out_data_4(15 downto 0),
      out_data_4_ap_vld => out_data_4_ap_vld,
      out_data_5(15 downto 0) => out_data_5(15 downto 0),
      out_data_5_ap_vld => out_data_5_ap_vld,
      out_data_6(15 downto 0) => out_data_6(15 downto 0),
      out_data_6_ap_vld => out_data_6_ap_vld,
      out_data_7(15 downto 0) => out_data_7(15 downto 0),
      out_data_7_ap_vld => out_data_7_ap_vld,
      out_data_8(15 downto 0) => out_data_8(15 downto 0),
      out_data_8_ap_vld => out_data_8_ap_vld,
      out_data_9(15 downto 0) => out_data_9(15 downto 0),
      out_data_9_ap_vld => out_data_9_ap_vld
    );
end STRUCTURE;
