<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/basic01.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic01.sv</a>
defines: 
time_elapsed: 0.007s
ram usage: 10764 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/sva -e top <a href="../../../../third_party/tools/yosys/tests/sva/basic01.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/basic01.sv</a>
warning: unsupported: concurrent assertion; ignored
  --&gt; <a href="../../../../third_party/tools/yosys/tests/sva/basic01.sv.html#l-10" target="file-frame">third_party/tools/yosys/tests/sva/basic01.sv:10</a>:8-62:
   | 
   |     a_rw: assert property ( @(posedge clock) !(read &amp;&amp; write) );
   |           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unsupported: concurrent assertion; ignored
  --&gt; <a href="../../../../third_party/tools/yosys/tests/sva/basic01.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/basic01.sv:14</a>:8-61:
   | 
   |     a_wr: assert property ( @(posedge clock) write |=&gt; ready );
   |           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

proc %top.always.62.0 (i1$ %clock, i1$ %ctrl) -&gt; (i1$ %read, i1$ %write, i1$ %ready) {
0:
    %1 = prb i1$ %write
    %write.shadow = var i1 %1
    br %init
init:
    %clock.prb = prb i1$ %clock
    wait %check, %clock
check:
    %2 = prb i1$ %write
    st i1* %write.shadow, %2
    %clock.prb1 = prb i1$ %clock
    %3 = const i1 0
    %4 = eq i1 %clock.prb, %3
    %5 = neq i1 %clock.prb1, %3
    %posedge = and i1 %4, %5
    br %posedge, %init, %event
event:
    %6 = const time 0s 1d
    %ctrl.prb = prb i1$ %ctrl
    %7 = neq i1 %ctrl.prb, %3
    %8 = not i1 %7
    drv i1$ %read, %8, %6
    drv i1$ %write, %ctrl.prb, %6
    %write.shadow.ld = ld i1* %write.shadow
    drv i1$ %ready, %write.shadow.ld, %6
    br %0
}

entity @top (i1$ %clock, i1$ %ctrl) -&gt; () {
    %0 = const i1 0
    %read = sig i1 %0
    %write = sig i1 %0
    %ready = sig i1 %0
    inst %top.always.62.0 (i1$ %clock, i1$ %ctrl) -&gt; (i1$ %read, i1$ %write, i1$ %ready)
}

</pre>
</body>