-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition"

-- DATE "11/04/2015 18:05:40"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	controller IS
    PORT (
	curr_state : OUT std_logic_vector(5 DOWNTO 0);
	reg_7 : OUT std_logic_vector(15 DOWNTO 0);
	reg_0 : OUT std_logic_vector(15 DOWNTO 0);
	reg_6 : OUT std_logic_vector(15 DOWNTO 0);
	edb_out : OUT std_logic_vector(15 DOWNTO 0);
	mem_21 : OUT std_logic_vector(15 DOWNTO 0);
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	mem_rst : IN std_logic;
	clock : IN std_logic;
	clock_50 : IN std_logic
	);
END controller;

-- Design Ports Information
-- mem_rst	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- curr_state[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[11]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[12]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_7[15]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[2]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[5]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[9]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[11]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[12]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[14]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_0[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[2]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[6]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[8]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[9]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[11]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[13]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[14]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_6[15]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[8]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[10]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[11]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[12]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[13]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[14]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- edb_out[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[2]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[5]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[8]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[9]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[10]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[11]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[12]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[14]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_21[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF controller IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_curr_state : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_reg_7 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_reg_0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_reg_6 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_edb_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_mem_21 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_mem_rst : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \sclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem_w_bar~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu_op[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \register_file_0|always0~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ir_write~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \register_file_0|always1~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter_clock~q\ : std_logic;
SIGNAL \sclk~q\ : std_logic;
SIGNAL \alu_0|Add0~0_combout\ : std_logic;
SIGNAL \alu_0|Add0~4_combout\ : std_logic;
SIGNAL \alu_0|Add0~10_combout\ : std_logic;
SIGNAL \alu_0|Add0~12_combout\ : std_logic;
SIGNAL \alu_0|Add0~16_combout\ : std_logic;
SIGNAL \alu_0|Add0~18_combout\ : std_logic;
SIGNAL \alu_0|Add0~29\ : std_logic;
SIGNAL \alu_0|Add0~31\ : std_logic;
SIGNAL \alu_0|Add0~30_combout\ : std_logic;
SIGNAL \alu_0|Add0~32_combout\ : std_logic;
SIGNAL \shifter_0|i[11]~51_combout\ : std_logic;
SIGNAL \shifter_0|i[15]~59_combout\ : std_logic;
SIGNAL \shifter_0|i[19]~67_combout\ : std_logic;
SIGNAL \shifter_0|i[26]~82\ : std_logic;
SIGNAL \shifter_0|i[27]~84\ : std_logic;
SIGNAL \shifter_0|i[27]~83_combout\ : std_logic;
SIGNAL \shifter_0|i[28]~86\ : std_logic;
SIGNAL \shifter_0|i[28]~85_combout\ : std_logic;
SIGNAL \shifter_0|i[29]~88\ : std_logic;
SIGNAL \shifter_0|i[29]~87_combout\ : std_logic;
SIGNAL \shifter_0|i[30]~90\ : std_logic;
SIGNAL \shifter_0|i[30]~89_combout\ : std_logic;
SIGNAL \shifter_0|i[31]~91_combout\ : std_logic;
SIGNAL \a3_mux|Mux0~0_combout\ : std_logic;
SIGNAL \a3_mux|Mux1~0_combout\ : std_logic;
SIGNAL \a3_mux|Mux2~0_combout\ : std_logic;
SIGNAL \Mux5~21_combout\ : std_logic;
SIGNAL \Mux5~24_combout\ : std_logic;
SIGNAL \Mux5~25_combout\ : std_logic;
SIGNAL \Equal7~0_combout\ : std_logic;
SIGNAL \Mux5~26_combout\ : std_logic;
SIGNAL \Mux5~27_combout\ : std_logic;
SIGNAL \Mux5~28_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux5~40_combout\ : std_logic;
SIGNAL \Mux5~45_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \rf3_mux|Mux13~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux4~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux1~0_combout\ : std_logic;
SIGNAL \memory_0|Mux14~0_combout\ : std_logic;
SIGNAL \memory_0|Mux14~1_combout\ : std_logic;
SIGNAL \memory_0|Mux14~2_combout\ : std_logic;
SIGNAL \memory_0|Mux14~3_combout\ : std_logic;
SIGNAL \memory_0|Mux14~4_combout\ : std_logic;
SIGNAL \memory_0|Mux13~1_combout\ : std_logic;
SIGNAL \memory_0|Mux13~3_combout\ : std_logic;
SIGNAL \memory_0|Mux12~3_combout\ : std_logic;
SIGNAL \memory_0|Mux11~1_combout\ : std_logic;
SIGNAL \memory_0|Mux11~2_combout\ : std_logic;
SIGNAL \memory_0|Mux11~3_combout\ : std_logic;
SIGNAL \memory_0|Mux10~0_combout\ : std_logic;
SIGNAL \memory_0|Mux9~0_combout\ : std_logic;
SIGNAL \memory_0|Mux8~1_combout\ : std_logic;
SIGNAL \memory_0|Mux8~2_combout\ : std_logic;
SIGNAL \memory_0|Mux8~3_combout\ : std_logic;
SIGNAL \memory_0|Mux8~4_combout\ : std_logic;
SIGNAL \memory_0|Mux8~5_combout\ : std_logic;
SIGNAL \memory_0|Mux7~1_combout\ : std_logic;
SIGNAL \memory_0|Mux7~2_combout\ : std_logic;
SIGNAL \memory_0|Mux7~3_combout\ : std_logic;
SIGNAL \memory_0|Mux5~0_combout\ : std_logic;
SIGNAL \memory_0|Mux5~1_combout\ : std_logic;
SIGNAL \memory_0|Mux5~2_combout\ : std_logic;
SIGNAL \memory_0|Mux5~3_combout\ : std_logic;
SIGNAL \memory_0|Mux5~4_combout\ : std_logic;
SIGNAL \memory_0|Mux4~1_combout\ : std_logic;
SIGNAL \memory_0|Mux4~3_combout\ : std_logic;
SIGNAL \memory_0|Mux2~0_combout\ : std_logic;
SIGNAL \memory_0|Mux2~1_combout\ : std_logic;
SIGNAL \memory_0|Mux1~0_combout\ : std_logic;
SIGNAL \memory_0|Mux1~1_combout\ : std_logic;
SIGNAL \memory_0|Mux1~2_combout\ : std_logic;
SIGNAL \memory_0|Mux1~3_combout\ : std_logic;
SIGNAL \memory_0|Mux1~4_combout\ : std_logic;
SIGNAL \memory_0|Mux0~0_combout\ : std_logic;
SIGNAL \memory_0|Mux0~1_combout\ : std_logic;
SIGNAL \memory_0|Mux0~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux8~2_combout\ : std_logic;
SIGNAL \aluA_mux|op[7]~1_combout\ : std_logic;
SIGNAL \alu_0|Mux21~2_combout\ : std_logic;
SIGNAL \aluA_mux|op[2]~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux13~0_combout\ : std_logic;
SIGNAL \alu_0|Mux21~3_combout\ : std_logic;
SIGNAL \aluA_mux|op[4]~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux12~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux12~1_combout\ : std_logic;
SIGNAL \alu_0|Mux21~4_combout\ : std_logic;
SIGNAL \alu_0|Mux21~5_combout\ : std_logic;
SIGNAL \aluA_mux|op[6]~6_combout\ : std_logic;
SIGNAL \aluB_mux|Mux9~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux10~0_combout\ : std_logic;
SIGNAL \alu_0|Equal0~0_combout\ : std_logic;
SIGNAL \alu_0|Mux21~6_combout\ : std_logic;
SIGNAL \aluB_mux|Mux5~0_combout\ : std_logic;
SIGNAL \aluA_mux|op[9]~7_combout\ : std_logic;
SIGNAL \alu_0|Mux21~7_combout\ : std_logic;
SIGNAL \aluB_mux|Mux3~0_combout\ : std_logic;
SIGNAL \aluA_mux|op[11]~9_combout\ : std_logic;
SIGNAL \alu_0|Mux21~8_combout\ : std_logic;
SIGNAL \aluA_mux|op[15]~12_combout\ : std_logic;
SIGNAL \alu_0|Mux21~9_combout\ : std_logic;
SIGNAL \aluA_mux|op[13]~13_combout\ : std_logic;
SIGNAL \alu_0|Mux21~10_combout\ : std_logic;
SIGNAL \alu_0|Mux21~11_combout\ : std_logic;
SIGNAL \alu_0|Mux21~12_combout\ : std_logic;
SIGNAL \alu_0|Mux21~13_combout\ : std_logic;
SIGNAL \aluA_mux|op[8]~15_combout\ : std_logic;
SIGNAL \alu_0|Mux21~14_combout\ : std_logic;
SIGNAL \alu_0|Mux21~15_combout\ : std_logic;
SIGNAL \alu_0|Mux21~16_combout\ : std_logic;
SIGNAL \alu_0|Mux21~17_combout\ : std_logic;
SIGNAL \alu_0|Mux20~0_combout\ : std_logic;
SIGNAL \rf3_control[1]~0_combout\ : std_logic;
SIGNAL \Selector0~6_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \Selector2~4_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \Selector9~1_combout\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \Selector10~2_combout\ : std_logic;
SIGNAL \Selector10~3_combout\ : std_logic;
SIGNAL \Selector10~4_combout\ : std_logic;
SIGNAL \alu_funct[1]~0_combout\ : std_logic;
SIGNAL \alu_funct[1]~3_combout\ : std_logic;
SIGNAL \alu_op[1]~0_combout\ : std_logic;
SIGNAL \alu_op[1]~1_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Selector15~1_combout\ : std_logic;
SIGNAL \alu_0|Mux0~3_combout\ : std_logic;
SIGNAL \alu_0|Mux0~4_combout\ : std_logic;
SIGNAL \alu_0|Mux0~8_combout\ : std_logic;
SIGNAL \alu_0|Mux0~9_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~0_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~1_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~2_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~3_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~4_combout\ : std_logic;
SIGNAL \shifter_0|always0~3_combout\ : std_logic;
SIGNAL \shifter_0|always0~7_combout\ : std_logic;
SIGNAL \alu_0|Mux15~0_combout\ : std_logic;
SIGNAL \alu_0|Mux12~0_combout\ : std_logic;
SIGNAL \alu_0|Mux11~0_combout\ : std_logic;
SIGNAL \alu_0|Mux9~0_combout\ : std_logic;
SIGNAL \alu_0|Mux8~0_combout\ : std_logic;
SIGNAL \alu_0|Mux2~0_combout\ : std_logic;
SIGNAL \register_file_0|register[5][1]~q\ : std_logic;
SIGNAL \register_file_0|register[4][1]~q\ : std_logic;
SIGNAL \register_file_0|Mux14~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux14~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][1]~q\ : std_logic;
SIGNAL \register_file_0|register[1][1]~q\ : std_logic;
SIGNAL \register_file_0|Mux14~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][1]~q\ : std_logic;
SIGNAL \register_file_0|Mux14~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux14~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][5]~q\ : std_logic;
SIGNAL \register_file_0|register[3][5]~q\ : std_logic;
SIGNAL \register_file_0|register[4][3]~q\ : std_logic;
SIGNAL \register_file_0|Mux12~0_combout\ : std_logic;
SIGNAL \register_file_0|register[3][3]~q\ : std_logic;
SIGNAL \register_file_0|register[5][0]~q\ : std_logic;
SIGNAL \register_file_0|register[4][0]~q\ : std_logic;
SIGNAL \register_file_0|Mux15~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux15~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][0]~q\ : std_logic;
SIGNAL \register_file_0|register[1][0]~q\ : std_logic;
SIGNAL \register_file_0|Mux15~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][0]~q\ : std_logic;
SIGNAL \register_file_0|Mux15~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux15~4_combout\ : std_logic;
SIGNAL \register_file_0|register[2][2]~q\ : std_logic;
SIGNAL \register_file_0|register[1][2]~q\ : std_logic;
SIGNAL \register_file_0|Mux13~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][2]~q\ : std_logic;
SIGNAL \register_file_0|Mux13~3_combout\ : std_logic;
SIGNAL \register_file_0|register[5][4]~q\ : std_logic;
SIGNAL \register_file_0|register[4][4]~q\ : std_logic;
SIGNAL \register_file_0|Mux11~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux11~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][4]~q\ : std_logic;
SIGNAL \register_file_0|Mux11~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux11~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux11~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][7]~q\ : std_logic;
SIGNAL \register_file_0|register[4][7]~q\ : std_logic;
SIGNAL \register_file_0|Mux24~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux24~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][7]~q\ : std_logic;
SIGNAL \register_file_0|register[1][7]~q\ : std_logic;
SIGNAL \register_file_0|Mux24~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][7]~q\ : std_logic;
SIGNAL \register_file_0|Mux24~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux24~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux31~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux31~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux31~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux31~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux31~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux8~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux8~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux8~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux8~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux8~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux30~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux30~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux30~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux30~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux30~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux29~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux29~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux29~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux29~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux29~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux28~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux28~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux28~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux28~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux28~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux27~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux27~1_combout\ : std_logic;
SIGNAL \register_file_0|register[5][8]~q\ : std_logic;
SIGNAL \register_file_0|register[4][8]~q\ : std_logic;
SIGNAL \register_file_0|Mux7~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux7~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][8]~q\ : std_logic;
SIGNAL \register_file_0|register[1][8]~q\ : std_logic;
SIGNAL \register_file_0|Mux7~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][8]~q\ : std_logic;
SIGNAL \register_file_0|Mux7~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux7~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux23~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux23~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux23~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux23~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux23~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][6]~q\ : std_logic;
SIGNAL \register_file_0|register[4][6]~q\ : std_logic;
SIGNAL \register_file_0|Mux9~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux9~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][6]~q\ : std_logic;
SIGNAL \register_file_0|register[1][6]~q\ : std_logic;
SIGNAL \register_file_0|Mux9~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][6]~q\ : std_logic;
SIGNAL \register_file_0|Mux9~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux9~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux25~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux25~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux25~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux25~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux25~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux26~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux26~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux26~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux26~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux26~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][10]~q\ : std_logic;
SIGNAL \register_file_0|register[4][10]~q\ : std_logic;
SIGNAL \register_file_0|Mux21~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux21~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][10]~q\ : std_logic;
SIGNAL \register_file_0|register[1][10]~q\ : std_logic;
SIGNAL \register_file_0|Mux21~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][10]~q\ : std_logic;
SIGNAL \register_file_0|Mux21~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux21~4_combout\ : std_logic;
SIGNAL \register_file_0|register[2][9]~q\ : std_logic;
SIGNAL \register_file_0|register[1][9]~q\ : std_logic;
SIGNAL \register_file_0|Mux22~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][9]~q\ : std_logic;
SIGNAL \register_file_0|Mux22~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux6~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux6~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux6~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux6~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux6~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux5~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux5~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux5~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux5~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux5~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][12]~q\ : std_logic;
SIGNAL \register_file_0|register[4][12]~q\ : std_logic;
SIGNAL \register_file_0|Mux19~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux19~1_combout\ : std_logic;
SIGNAL \register_file_0|register[1][12]~q\ : std_logic;
SIGNAL \register_file_0|Mux19~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux19~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux19~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][11]~q\ : std_logic;
SIGNAL \register_file_0|register[4][11]~q\ : std_logic;
SIGNAL \register_file_0|Mux20~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux20~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][11]~q\ : std_logic;
SIGNAL \register_file_0|register[1][11]~q\ : std_logic;
SIGNAL \register_file_0|Mux20~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][11]~q\ : std_logic;
SIGNAL \register_file_0|Mux20~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux20~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux4~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux4~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux4~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux4~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux4~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux3~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux3~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux3~2_combout\ : std_logic;
SIGNAL \register_file_0|register[5][14]~q\ : std_logic;
SIGNAL \register_file_0|register[4][14]~q\ : std_logic;
SIGNAL \register_file_0|Mux17~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux17~1_combout\ : std_logic;
SIGNAL \register_file_0|register[1][14]~q\ : std_logic;
SIGNAL \register_file_0|Mux17~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux17~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux17~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux1~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux1~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux1~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux0~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux0~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux0~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux0~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux0~4_combout\ : std_logic;
SIGNAL \register_file_0|register[5][13]~q\ : std_logic;
SIGNAL \register_file_0|register[4][13]~q\ : std_logic;
SIGNAL \register_file_0|Mux18~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux18~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][13]~q\ : std_logic;
SIGNAL \register_file_0|register[1][13]~q\ : std_logic;
SIGNAL \register_file_0|Mux18~2_combout\ : std_logic;
SIGNAL \register_file_0|register[3][13]~q\ : std_logic;
SIGNAL \register_file_0|Mux18~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux18~4_combout\ : std_logic;
SIGNAL \register_file_0|Mux2~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux2~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux2~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux2~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux2~4_combout\ : std_logic;
SIGNAL \Selector23~1_combout\ : std_logic;
SIGNAL \alu_0|Mux21~18_combout\ : std_logic;
SIGNAL \Selector0~9_combout\ : std_logic;
SIGNAL \Selector11~8_combout\ : std_logic;
SIGNAL \shifter_0|i[0]~93_combout\ : std_logic;
SIGNAL \alu_0|Out_ALU_CFlag~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \mem_rst~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \sclk~clkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \clock_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \counter_clock~feeder_combout\ : std_logic;
SIGNAL \sclk~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Selector1~1_combout\ : std_logic;
SIGNAL \Selector2~2_combout\ : std_logic;
SIGNAL \Selector2~3_combout\ : std_logic;
SIGNAL \Selector2~1_combout\ : std_logic;
SIGNAL \Selector2~5_combout\ : std_logic;
SIGNAL \ir_write~q\ : std_logic;
SIGNAL \ir_write~clkctrl_outclk\ : std_logic;
SIGNAL \Equal7~1_combout\ : std_logic;
SIGNAL \Mux5~49_combout\ : std_logic;
SIGNAL \shifter_0|SF_update~0_combout\ : std_logic;
SIGNAL \shifter_0|SF_update~q\ : std_logic;
SIGNAL \load0~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \counter_clock~4_combout\ : std_logic;
SIGNAL \counter_clock~3_combout\ : std_logic;
SIGNAL \counter_clock~7_combout\ : std_logic;
SIGNAL \load0~q\ : std_logic;
SIGNAL \counter_0|tmp~2_combout\ : std_logic;
SIGNAL \counter_0|tmp~1_combout\ : std_logic;
SIGNAL \counter_0|c8~0_combout\ : std_logic;
SIGNAL \counter_0|c8~1_combout\ : std_logic;
SIGNAL \counter_0|c8~q\ : std_logic;
SIGNAL \Mux5~22_combout\ : std_logic;
SIGNAL \Mux5~20_combout\ : std_logic;
SIGNAL \Mux5~37_combout\ : std_logic;
SIGNAL \Mux5~38_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \Mux5~14_combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \next_state[3]~_wirecell_combout\ : std_logic;
SIGNAL \a3_control[1]~1_combout\ : std_logic;
SIGNAL \a3_control[1]~0_combout\ : std_logic;
SIGNAL \a3_control[1]~2_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \alu_funct[1]~1_combout\ : std_logic;
SIGNAL \alu_funct[1]~2_combout\ : std_logic;
SIGNAL \alu_funct[1]~4_combout\ : std_logic;
SIGNAL \alu_funct[1]~5_combout\ : std_logic;
SIGNAL \alusrcA~q\ : std_logic;
SIGNAL \Selector0~4_combout\ : std_logic;
SIGNAL \shifter_0|i[1]~31_combout\ : std_logic;
SIGNAL \Selector5~4_combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \Selector23~2_combout\ : std_logic;
SIGNAL \sh_en~q\ : std_logic;
SIGNAL \shifter_0|i[3]~36\ : std_logic;
SIGNAL \shifter_0|i[4]~37_combout\ : std_logic;
SIGNAL \shifter_0|i[4]~38\ : std_logic;
SIGNAL \shifter_0|i[5]~40\ : std_logic;
SIGNAL \shifter_0|i[6]~42\ : std_logic;
SIGNAL \shifter_0|i[7]~43_combout\ : std_logic;
SIGNAL \shifter_0|i[7]~44\ : std_logic;
SIGNAL \shifter_0|i[8]~45_combout\ : std_logic;
SIGNAL \shifter_0|i[8]~46\ : std_logic;
SIGNAL \shifter_0|i[9]~47_combout\ : std_logic;
SIGNAL \shifter_0|i[9]~48\ : std_logic;
SIGNAL \shifter_0|i[10]~49_combout\ : std_logic;
SIGNAL \shifter_0|i[10]~50\ : std_logic;
SIGNAL \shifter_0|i[11]~52\ : std_logic;
SIGNAL \shifter_0|i[12]~53_combout\ : std_logic;
SIGNAL \shifter_0|i[12]~54\ : std_logic;
SIGNAL \shifter_0|i[13]~56\ : std_logic;
SIGNAL \shifter_0|i[14]~57_combout\ : std_logic;
SIGNAL \shifter_0|i[14]~58\ : std_logic;
SIGNAL \shifter_0|i[15]~60\ : std_logic;
SIGNAL \shifter_0|i[16]~61_combout\ : std_logic;
SIGNAL \shifter_0|i[16]~62\ : std_logic;
SIGNAL \shifter_0|i[17]~63_combout\ : std_logic;
SIGNAL \shifter_0|i[17]~64\ : std_logic;
SIGNAL \shifter_0|i[18]~65_combout\ : std_logic;
SIGNAL \shifter_0|i[18]~66\ : std_logic;
SIGNAL \shifter_0|i[19]~68\ : std_logic;
SIGNAL \shifter_0|i[20]~69_combout\ : std_logic;
SIGNAL \shifter_0|i[20]~70\ : std_logic;
SIGNAL \shifter_0|i[21]~72\ : std_logic;
SIGNAL \shifter_0|i[22]~73_combout\ : std_logic;
SIGNAL \shifter_0|i[21]~71_combout\ : std_logic;
SIGNAL \shifter_0|always0~5_combout\ : std_logic;
SIGNAL \shifter_0|i[13]~55_combout\ : std_logic;
SIGNAL \shifter_0|always0~2_combout\ : std_logic;
SIGNAL \shifter_0|always0~1_combout\ : std_logic;
SIGNAL \shifter_0|i[5]~39_combout\ : std_logic;
SIGNAL \shifter_0|i[6]~41_combout\ : std_logic;
SIGNAL \shifter_0|always0~0_combout\ : std_logic;
SIGNAL \shifter_0|always0~4_combout\ : std_logic;
SIGNAL \shifter_0|i[22]~74\ : std_logic;
SIGNAL \shifter_0|i[23]~75_combout\ : std_logic;
SIGNAL \shifter_0|i[23]~76\ : std_logic;
SIGNAL \shifter_0|i[24]~77_combout\ : std_logic;
SIGNAL \shifter_0|i[24]~78\ : std_logic;
SIGNAL \shifter_0|i[25]~79_combout\ : std_logic;
SIGNAL \shifter_0|i[25]~80\ : std_logic;
SIGNAL \shifter_0|i[26]~81_combout\ : std_logic;
SIGNAL \shifter_0|always0~6_combout\ : std_logic;
SIGNAL \shifter_0|always0~8_combout\ : std_logic;
SIGNAL \shifter_0|always0~9_combout\ : std_logic;
SIGNAL \shifter_0|i[1]~32\ : std_logic;
SIGNAL \shifter_0|i[2]~33_combout\ : std_logic;
SIGNAL \shifter_0|i[2]~34\ : std_logic;
SIGNAL \shifter_0|i[3]~35_combout\ : std_logic;
SIGNAL \shifter_0|Mux0~5_combout\ : std_logic;
SIGNAL \shifter_0|sF~q\ : std_logic;
SIGNAL \Selector0~3_combout\ : std_logic;
SIGNAL \Selector0~5_combout\ : std_logic;
SIGNAL \Selector0~7_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \Selector0~2_combout\ : std_logic;
SIGNAL \Selector0~8_combout\ : std_logic;
SIGNAL \rf_wr_en~q\ : std_logic;
SIGNAL \Selector18~4_combout\ : std_logic;
SIGNAL \Selector18~2_combout\ : std_logic;
SIGNAL \Selector18~1_combout\ : std_logic;
SIGNAL \Selector18~3_combout\ : std_logic;
SIGNAL \a1_control[1]~1_combout\ : std_logic;
SIGNAL \a1_control[1]~0_combout\ : std_logic;
SIGNAL \a1_control[1]~2_combout\ : std_logic;
SIGNAL \a1_mux|Mux2~0_combout\ : std_logic;
SIGNAL \a1_mux|Mux1~0_combout\ : std_logic;
SIGNAL \Selector5~2_combout\ : std_logic;
SIGNAL \Selector5~1_combout\ : std_logic;
SIGNAL \Selector5~3_combout\ : std_logic;
SIGNAL \a3_mux|Mux0~1_combout\ : std_logic;
SIGNAL \a3_control[1]~3_combout\ : std_logic;
SIGNAL \a3_mux|Mux0~2_combout\ : std_logic;
SIGNAL \a3_mux|Mux1~1_combout\ : std_logic;
SIGNAL \a3_mux|Mux1~2_combout\ : std_logic;
SIGNAL \register_file_0|always0~0_combout\ : std_logic;
SIGNAL \register_file_0|always0~1_combout\ : std_logic;
SIGNAL \register_file_0|always0~1clkctrl_outclk\ : std_logic;
SIGNAL \aluA_mux|op[1]~3_combout\ : std_logic;
SIGNAL \aluA_mux|op[0]~0_combout\ : std_logic;
SIGNAL \alu_0|Add0~1\ : std_logic;
SIGNAL \alu_0|Add0~2_combout\ : std_logic;
SIGNAL \alu_0|Mux16~0_combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \alu_op[1]~2_combout\ : std_logic;
SIGNAL \alu_op[1]~clkctrl_outclk\ : std_logic;
SIGNAL \address_mux|op[1]~0_combout\ : std_logic;
SIGNAL \a1_mux|Mux0~0_combout\ : std_logic;
SIGNAL \rf3_control[1]~1_combout\ : std_logic;
SIGNAL \rf3_control[1]~2_combout\ : std_logic;
SIGNAL \rf3_control[1]~3_combout\ : std_logic;
SIGNAL \pc_en~0_combout\ : std_logic;
SIGNAL \pc_en~1_combout\ : std_logic;
SIGNAL \pc_en~q\ : std_logic;
SIGNAL \rf3_mux|Mux13~1_combout\ : std_logic;
SIGNAL \register_file_0|Decoder0~0_combout\ : std_logic;
SIGNAL \register_file_0|register[7][2]~q\ : std_logic;
SIGNAL \register_file_0|Decoder0~2_combout\ : std_logic;
SIGNAL \register_file_0|register[6][2]~q\ : std_logic;
SIGNAL \register_file_0|Decoder0~4_combout\ : std_logic;
SIGNAL \register_file_0|register[4][2]~q\ : std_logic;
SIGNAL \register_file_0|Mux13~0_combout\ : std_logic;
SIGNAL \register_file_0|Decoder0~3_combout\ : std_logic;
SIGNAL \register_file_0|register[5][2]~q\ : std_logic;
SIGNAL \register_file_0|Mux13~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux13~4_combout\ : std_logic;
SIGNAL \address_mux|op[2]~4_combout\ : std_logic;
SIGNAL \Selector10~5_combout\ : std_logic;
SIGNAL \Selector10~10_combout\ : std_logic;
SIGNAL \Selector10~6_combout\ : std_logic;
SIGNAL \Selector9~6_combout\ : std_logic;
SIGNAL \Selector10~7_combout\ : std_logic;
SIGNAL \Selector10~8_combout\ : std_logic;
SIGNAL \Selector10~9_combout\ : std_logic;
SIGNAL \Selector9~9_combout\ : std_logic;
SIGNAL \Selector11~3_combout\ : std_logic;
SIGNAL \Selector11~2_combout\ : std_logic;
SIGNAL \Selector11~4_combout\ : std_logic;
SIGNAL \Selector11~5_combout\ : std_logic;
SIGNAL \Selector11~6_combout\ : std_logic;
SIGNAL \Selector11~7_combout\ : std_logic;
SIGNAL \Selector11~9_combout\ : std_logic;
SIGNAL \Selector11~10_combout\ : std_logic;
SIGNAL \aluB_mux|Mux15~2_combout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux12~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux12~1_combout\ : std_logic;
SIGNAL \register_file_0|Decoder0~6_combout\ : std_logic;
SIGNAL \register_file_0|register[1][3]~q\ : std_logic;
SIGNAL \register_file_0|Decoder0~1_combout\ : std_logic;
SIGNAL \register_file_0|register[0][3]~q\ : std_logic;
SIGNAL \register_file_0|Mux12~2_combout\ : std_logic;
SIGNAL \register_file_0|Decoder0~5_combout\ : std_logic;
SIGNAL \register_file_0|register[2][3]~q\ : std_logic;
SIGNAL \register_file_0|Mux12~3_combout\ : std_logic;
SIGNAL \register_file_0|register[7][3]~q\ : std_logic;
SIGNAL \register_file_0|register[5][3]~q\ : std_logic;
SIGNAL \register_file_0|Mux12~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux12~4_combout\ : std_logic;
SIGNAL \aluA_mux|op[3]~5_combout\ : std_logic;
SIGNAL \Selector9~3_combout\ : std_logic;
SIGNAL \Selector9~2_combout\ : std_logic;
SIGNAL \Selector9~4_combout\ : std_logic;
SIGNAL \Selector9~5_combout\ : std_logic;
SIGNAL \Selector9~7_combout\ : std_logic;
SIGNAL \Selector9~8_combout\ : std_logic;
SIGNAL \Selector26~4_combout\ : std_logic;
SIGNAL \address_sel~0_combout\ : std_logic;
SIGNAL \Selector26~5_combout\ : std_logic;
SIGNAL \address_sel~q\ : std_logic;
SIGNAL \address_mux|op[5]~1_combout\ : std_logic;
SIGNAL \alu_0|Add0~7\ : std_logic;
SIGNAL \alu_0|Add0~8_combout\ : std_logic;
SIGNAL \alu_0|Mux13~0_combout\ : std_logic;
SIGNAL \address_mux|op[4]~5_combout\ : std_logic;
SIGNAL \memory_0|Mux13~0_combout\ : std_logic;
SIGNAL \memory_0|Mux13~2_combout\ : std_logic;
SIGNAL \memory_0|Mux13~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux13~1_combout\ : std_logic;
SIGNAL \alu_0|Add0~3\ : std_logic;
SIGNAL \alu_0|Add0~5\ : std_logic;
SIGNAL \alu_0|Add0~6_combout\ : std_logic;
SIGNAL \alu_0|Mux14~0_combout\ : std_logic;
SIGNAL \address_mux|op[3]~2_combout\ : std_logic;
SIGNAL \memory_0|Mux11~4_combout\ : std_logic;
SIGNAL \memory_0|Mux11~0_combout\ : std_logic;
SIGNAL \memory_0|Mux11~5_combout\ : std_logic;
SIGNAL \a2_control[0]~0_combout\ : std_logic;
SIGNAL \Selector21~2_combout\ : std_logic;
SIGNAL \Mux5~34_combout\ : std_logic;
SIGNAL \Selector21~1_combout\ : std_logic;
SIGNAL \Selector21~3_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \counter_0|tmp~0_combout\ : std_logic;
SIGNAL \a2_mux|Mux0~0_combout\ : std_logic;
SIGNAL \a2_mux|Mux0~1_combout\ : std_logic;
SIGNAL \a2_mux|Mux1~0_combout\ : std_logic;
SIGNAL \a2_mux|Mux1~1_combout\ : std_logic;
SIGNAL \rf3_mux|Mux11~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux11~1_combout\ : std_logic;
SIGNAL \register_file_0|register[1][4]~q\ : std_logic;
SIGNAL \register_file_0|register[0][4]~q\ : std_logic;
SIGNAL \register_file_0|Mux27~2_combout\ : std_logic;
SIGNAL \register_file_0|Decoder0~7_combout\ : std_logic;
SIGNAL \register_file_0|register[3][4]~q\ : std_logic;
SIGNAL \register_file_0|Mux27~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux27~4_combout\ : std_logic;
SIGNAL \memory_0|Mux9~2_combout\ : std_logic;
SIGNAL \memory_0|Mux9~1_combout\ : std_logic;
SIGNAL \memory_0|Mux9~3_combout\ : std_logic;
SIGNAL \memory_0|Mux9~4_combout\ : std_logic;
SIGNAL \a2_mux|Mux2~0_combout\ : std_logic;
SIGNAL \a2_mux|Mux2~1_combout\ : std_logic;
SIGNAL \register_file_0|always1~0_combout\ : std_logic;
SIGNAL \register_file_0|always1~1_combout\ : std_logic;
SIGNAL \register_file_0|always1~1clkctrl_outclk\ : std_logic;
SIGNAL \aluB_mux|Mux14~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux11~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux11~1_combout\ : std_logic;
SIGNAL \memory_0|Mux15~1_combout\ : std_logic;
SIGNAL \memory_0|Mux15~0_combout\ : std_logic;
SIGNAL \memory_0|Mux15~3_combout\ : std_logic;
SIGNAL \memory_0|Mux15~2_combout\ : std_logic;
SIGNAL \memory_0|Mux15~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux15~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux7~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux15~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux15~3_combout\ : std_logic;
SIGNAL \memory_0|Mux10~1_combout\ : std_logic;
SIGNAL \memory_0|Mux10~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux8~3_combout\ : std_logic;
SIGNAL \aluB_mux|Mux8~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux14~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux14~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux9~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux9~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux0~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux2~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux7~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux2~1_combout\ : std_logic;
SIGNAL \rf3_mux|Mux0~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux0~1_combout\ : std_logic;
SIGNAL \register_file_0|register[0][15]~q\ : std_logic;
SIGNAL \register_file_0|register[1][15]~q\ : std_logic;
SIGNAL \register_file_0|Mux16~2_combout\ : std_logic;
SIGNAL \register_file_0|register[2][15]~q\ : std_logic;
SIGNAL \register_file_0|register[3][15]~q\ : std_logic;
SIGNAL \register_file_0|Mux16~3_combout\ : std_logic;
SIGNAL \register_file_0|register[4][15]~q\ : std_logic;
SIGNAL \register_file_0|register[6][15]~q\ : std_logic;
SIGNAL \register_file_0|Mux16~0_combout\ : std_logic;
SIGNAL \register_file_0|register[5][15]~q\ : std_logic;
SIGNAL \register_file_0|Mux16~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux16~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux0~2_combout\ : std_logic;
SIGNAL \aluB_mux|Mux0~3_combout\ : std_logic;
SIGNAL \aluB_mux|Mux1~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux1~1_combout\ : std_logic;
SIGNAL \alu_0|Mux0~0_combout\ : std_logic;
SIGNAL \alu_0|Mux0~1_combout\ : std_logic;
SIGNAL \alu_0|Mux0~2_combout\ : std_logic;
SIGNAL \alu_0|Mux0~5_combout\ : std_logic;
SIGNAL \alu_0|Mux0~10_combout\ : std_logic;
SIGNAL \alu_0|Mux0~11_combout\ : std_logic;
SIGNAL \aluB_mux|Mux4~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux4~1_combout\ : std_logic;
SIGNAL \aluA_mux|op[10]~8_combout\ : std_logic;
SIGNAL \aluB_mux|Mux0~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux6~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux6~1_combout\ : std_logic;
SIGNAL \register_file_0|register[5][9]~q\ : std_logic;
SIGNAL \register_file_0|register[6][9]~q\ : std_logic;
SIGNAL \register_file_0|register[4][9]~q\ : std_logic;
SIGNAL \register_file_0|Mux22~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux22~1_combout\ : std_logic;
SIGNAL \register_file_0|Mux22~4_combout\ : std_logic;
SIGNAL \aluB_mux|Mux6~0_combout\ : std_logic;
SIGNAL \aluB_mux|Mux6~1_combout\ : std_logic;
SIGNAL \aluB_mux|Mux7~2_combout\ : std_logic;
SIGNAL \rf3_mux|Mux10~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux10~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][5]~q\ : std_logic;
SIGNAL \register_file_0|register[6][5]~q\ : std_logic;
SIGNAL \register_file_0|register[4][5]~q\ : std_logic;
SIGNAL \register_file_0|Mux10~0_combout\ : std_logic;
SIGNAL \register_file_0|Mux10~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][5]~q\ : std_logic;
SIGNAL \register_file_0|register[1][5]~q\ : std_logic;
SIGNAL \register_file_0|register[0][5]~q\ : std_logic;
SIGNAL \register_file_0|Mux10~2_combout\ : std_logic;
SIGNAL \register_file_0|Mux10~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux10~4_combout\ : std_logic;
SIGNAL \aluA_mux|op[5]~14_combout\ : std_logic;
SIGNAL \alu_0|Add0~9\ : std_logic;
SIGNAL \alu_0|Add0~11\ : std_logic;
SIGNAL \alu_0|Add0~13\ : std_logic;
SIGNAL \alu_0|Add0~15\ : std_logic;
SIGNAL \alu_0|Add0~17\ : std_logic;
SIGNAL \alu_0|Add0~19\ : std_logic;
SIGNAL \alu_0|Add0~21\ : std_logic;
SIGNAL \alu_0|Add0~23\ : std_logic;
SIGNAL \alu_0|Add0~24_combout\ : std_logic;
SIGNAL \alu_0|Mux5~0_combout\ : std_logic;
SIGNAL \memory_0|Mux3~1_combout\ : std_logic;
SIGNAL \memory_0|Mux3~2_combout\ : std_logic;
SIGNAL \memory_0|Mux3~0_combout\ : std_logic;
SIGNAL \memory_0|Mux3~3_combout\ : std_logic;
SIGNAL \rf3_mux|Mux3~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux3~1_combout\ : std_logic;
SIGNAL \register_file_0|register[3][12]~q\ : std_logic;
SIGNAL \register_file_0|register[2][12]~q\ : std_logic;
SIGNAL \register_file_0|Mux3~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux3~4_combout\ : std_logic;
SIGNAL \aluA_mux|op[12]~10_combout\ : std_logic;
SIGNAL \aluA_mux|op[14]~11_combout\ : std_logic;
SIGNAL \alu_0|Add0~25\ : std_logic;
SIGNAL \alu_0|Add0~27\ : std_logic;
SIGNAL \alu_0|Add0~28_combout\ : std_logic;
SIGNAL \alu_0|Mux3~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux1~1_combout\ : std_logic;
SIGNAL \register_file_0|register[2][14]~q\ : std_logic;
SIGNAL \register_file_0|register[3][14]~q\ : std_logic;
SIGNAL \register_file_0|Mux1~3_combout\ : std_logic;
SIGNAL \register_file_0|Mux1~4_combout\ : std_logic;
SIGNAL \alu_0|Mux0~6_combout\ : std_logic;
SIGNAL \alu_0|Mux0~7_combout\ : std_logic;
SIGNAL \alu_0|Mux0~12_combout\ : std_logic;
SIGNAL \alu_0|Mux0~13_combout\ : std_logic;
SIGNAL \address_mux|op[0]~3_combout\ : std_logic;
SIGNAL \memory_0|Mux6~3_combout\ : std_logic;
SIGNAL \memory_0|Mux8~0_combout\ : std_logic;
SIGNAL \memory_0|Mux6~1_combout\ : std_logic;
SIGNAL \memory_0|Mux6~0_combout\ : std_logic;
SIGNAL \memory_0|Mux6~2_combout\ : std_logic;
SIGNAL \memory_0|Mux6~4_combout\ : std_logic;
SIGNAL \a3_mux|Mux2~1_combout\ : std_logic;
SIGNAL \a3_mux|Mux2~2_combout\ : std_logic;
SIGNAL \Mux5~17_combout\ : std_logic;
SIGNAL \Mux5~31_combout\ : std_logic;
SIGNAL \Mux5~32_combout\ : std_logic;
SIGNAL \Mux5~33_combout\ : std_logic;
SIGNAL \Mux5~35_combout\ : std_logic;
SIGNAL \Mux5~36_combout\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \Selector1~3_combout\ : std_logic;
SIGNAL \Selector1~2_combout\ : std_logic;
SIGNAL \Selector1~5_combout\ : std_logic;
SIGNAL \Selector1~4_combout\ : std_logic;
SIGNAL \Selector1~6_combout\ : std_logic;
SIGNAL \mem_w_bar~q\ : std_logic;
SIGNAL \mem_w_bar~clkctrl_outclk\ : std_logic;
SIGNAL \Equal7~3_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \always0~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \Mux5~39_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Equal7~2_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \alu_0|Mux1~0_combout\ : std_logic;
SIGNAL \alu_0|Out_ALU_ZFlag~combout\ : std_logic;
SIGNAL \Mux5~43_combout\ : std_logic;
SIGNAL \Mux5~41_combout\ : std_logic;
SIGNAL \Mux5~42_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \a3_reg|Equal0~0_combout\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux5~46_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux5~44_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \Mux5~12_combout\ : std_logic;
SIGNAL \Mux5~19_combout\ : std_logic;
SIGNAL \Mux5~50_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \Mux5~48_combout\ : std_logic;
SIGNAL \Mux5~23_combout\ : std_logic;
SIGNAL \Mux5~29_combout\ : std_logic;
SIGNAL \Mux5~15_combout\ : std_logic;
SIGNAL \Mux5~47_combout\ : std_logic;
SIGNAL \Mux5~16_combout\ : std_logic;
SIGNAL \Mux5~11_combout\ : std_logic;
SIGNAL \Mux5~10_combout\ : std_logic;
SIGNAL \Mux5~13_combout\ : std_logic;
SIGNAL \Mux5~18_combout\ : std_logic;
SIGNAL \Mux5~30_combout\ : std_logic;
SIGNAL \PC|temp_op[0]~feeder_combout\ : std_logic;
SIGNAL \rf3_mux|Mux15~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux15~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][0]~q\ : std_logic;
SIGNAL \rf3_mux|Mux14~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux14~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][1]~q\ : std_logic;
SIGNAL \register_file_0|register[7][4]~q\ : std_logic;
SIGNAL \rf3_mux|Mux9~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux9~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][6]~q\ : std_logic;
SIGNAL \alu_0|Add0~14_combout\ : std_logic;
SIGNAL \alu_0|Mux10~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux8~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux8~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][7]~q\ : std_logic;
SIGNAL \memory_0|Mux7~4_combout\ : std_logic;
SIGNAL \memory_0|Mux7~0_combout\ : std_logic;
SIGNAL \memory_0|Mux7~5_combout\ : std_logic;
SIGNAL \rf3_mux|Mux7~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux7~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][8]~q\ : std_logic;
SIGNAL \register_file_0|register[7][9]~q\ : std_logic;
SIGNAL \alu_0|Add0~20_combout\ : std_logic;
SIGNAL \alu_0|Mux7~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux5~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux5~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][10]~q\ : std_logic;
SIGNAL \alu_0|Add0~22_combout\ : std_logic;
SIGNAL \alu_0|Mux6~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux4~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][11]~q\ : std_logic;
SIGNAL \register_file_0|register[7][12]~q\ : std_logic;
SIGNAL \alu_0|Add0~26_combout\ : std_logic;
SIGNAL \alu_0|Mux4~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux2~0_combout\ : std_logic;
SIGNAL \rf3_mux|Mux2~1_combout\ : std_logic;
SIGNAL \register_file_0|register[7][13]~q\ : std_logic;
SIGNAL \register_file_0|register[7][14]~q\ : std_logic;
SIGNAL \register_file_0|register[7][15]~q\ : std_logic;
SIGNAL \register_file_0|register[0][0]~q\ : std_logic;
SIGNAL \register_file_0|register[0][1]~q\ : std_logic;
SIGNAL \register_file_0|register[0][2]~q\ : std_logic;
SIGNAL \register_file_0|register[0][6]~q\ : std_logic;
SIGNAL \register_file_0|register[0][7]~q\ : std_logic;
SIGNAL \register_file_0|register[0][8]~q\ : std_logic;
SIGNAL \register_file_0|register[0][9]~q\ : std_logic;
SIGNAL \register_file_0|register[0][10]~q\ : std_logic;
SIGNAL \register_file_0|register[0][11]~q\ : std_logic;
SIGNAL \register_file_0|register[0][12]~q\ : std_logic;
SIGNAL \register_file_0|register[0][13]~q\ : std_logic;
SIGNAL \register_file_0|register[0][14]~q\ : std_logic;
SIGNAL \register_file_0|register[6][0]~q\ : std_logic;
SIGNAL \register_file_0|register[6][1]~q\ : std_logic;
SIGNAL \register_file_0|register[6][3]~q\ : std_logic;
SIGNAL \register_file_0|register[6][4]~q\ : std_logic;
SIGNAL \register_file_0|register[6][6]~q\ : std_logic;
SIGNAL \register_file_0|register[6][7]~q\ : std_logic;
SIGNAL \register_file_0|register[6][8]~q\ : std_logic;
SIGNAL \register_file_0|register[6][10]~q\ : std_logic;
SIGNAL \register_file_0|register[6][11]~q\ : std_logic;
SIGNAL \register_file_0|register[6][12]~q\ : std_logic;
SIGNAL \register_file_0|register[6][13]~q\ : std_logic;
SIGNAL \register_file_0|register[6][14]~q\ : std_logic;
SIGNAL \memory_0|Mux12~1_combout\ : std_logic;
SIGNAL \memory_0|Mux12~0_combout\ : std_logic;
SIGNAL \memory_0|Mux12~2_combout\ : std_logic;
SIGNAL \memory_0|Mux12~4_combout\ : std_logic;
SIGNAL \memory_0|Mux4~0_combout\ : std_logic;
SIGNAL \memory_0|Mux4~2_combout\ : std_logic;
SIGNAL \memory_0|Mux4~4_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \PC|temp_op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \counter_0|tmp\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \register_file_0|Out_RF_Read_data2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ir_0|imm6\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ir_0|ir2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ir_0|op_code\ : std_logic_vector(3 DOWNTO 0);
SIGNAL a1_control : std_logic_vector(1 DOWNTO 0);
SIGNAL a3_control : std_logic_vector(2 DOWNTO 0);
SIGNAL alu_op : std_logic_vector(2 DOWNTO 0);
SIGNAL next_state : std_logic_vector(5 DOWNTO 0);
SIGNAL \t1|temp_op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alu_0|Out_ALU_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \shifter_0|i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_file_0|Out_RF_Read_data1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mdr|temp_op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ir_0|CB\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ir_0|ir1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ir_0|ir3\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \memory_0|Out_Mem_Read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL a2_control : std_logic_vector(1 DOWNTO 0);
SIGNAL alu_funct : std_logic_vector(1 DOWNTO 0);
SIGNAL alusrcB : std_logic_vector(2 DOWNTO 0);
SIGNAL rf3_control : std_logic_vector(1 DOWNTO 0);
SIGNAL \t3|temp_op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \t2|temp_op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL ALT_INV_next_state : std_logic_vector(5 DOWNTO 5);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;

BEGIN

curr_state <= ww_curr_state;
reg_7 <= ww_reg_7;
reg_0 <= ww_reg_0;
reg_6 <= ww_reg_6;
edb_out <= ww_edb_out;
mem_21 <= ww_mem_21;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_mem_rst <= mem_rst;
ww_clock <= clock;
ww_clock_50 <= clock_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);

\sclk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sclk~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\mem_w_bar~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \mem_w_bar~q\);

\alu_op[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & alu_op(1));

\register_file_0|always0~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \register_file_0|always0~1_combout\);

\ir_write~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ir_write~q\);

\register_file_0|always1~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \register_file_0|always1~1_combout\);

\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

\clock_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock_50~input_o\);
ALT_INV_next_state(5) <= NOT next_state(5);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|clr_reg~q\;
\auto_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|shadow_jsm|state\(8);
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\;

-- Location: FF_X52_Y17_N5
counter_clock : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \counter_clock~feeder_combout\,
	asdata => VCC,
	sload => next_state(3),
	ena => \counter_clock~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_clock~q\);

-- Location: FF_X52_Y17_N19
sclk : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \sclk~feeder_combout\,
	asdata => VCC,
	sload => next_state(3),
	ena => \counter_clock~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sclk~q\);

-- Location: LCCOMB_X47_Y13_N16
\alu_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~0_combout\ = (\aluB_mux|Mux15~3_combout\ & (\aluA_mux|op[0]~0_combout\ $ (VCC))) # (!\aluB_mux|Mux15~3_combout\ & (\aluA_mux|op[0]~0_combout\ & VCC))
-- \alu_0|Add0~1\ = CARRY((\aluB_mux|Mux15~3_combout\ & \aluA_mux|op[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux15~3_combout\,
	datab => \aluA_mux|op[0]~0_combout\,
	datad => VCC,
	combout => \alu_0|Add0~0_combout\,
	cout => \alu_0|Add0~1\);

-- Location: LCCOMB_X47_Y13_N20
\alu_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~4_combout\ = ((\aluA_mux|op[2]~2_combout\ $ (\aluB_mux|Mux13~1_combout\ $ (!\alu_0|Add0~3\)))) # (GND)
-- \alu_0|Add0~5\ = CARRY((\aluA_mux|op[2]~2_combout\ & ((\aluB_mux|Mux13~1_combout\) # (!\alu_0|Add0~3\))) # (!\aluA_mux|op[2]~2_combout\ & (\aluB_mux|Mux13~1_combout\ & !\alu_0|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[2]~2_combout\,
	datab => \aluB_mux|Mux13~1_combout\,
	datad => VCC,
	cin => \alu_0|Add0~3\,
	combout => \alu_0|Add0~4_combout\,
	cout => \alu_0|Add0~5\);

-- Location: LCCOMB_X47_Y13_N26
\alu_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~10_combout\ = (\aluB_mux|Mux10~0_combout\ & ((\aluA_mux|op[5]~14_combout\ & (\alu_0|Add0~9\ & VCC)) # (!\aluA_mux|op[5]~14_combout\ & (!\alu_0|Add0~9\)))) # (!\aluB_mux|Mux10~0_combout\ & ((\aluA_mux|op[5]~14_combout\ & (!\alu_0|Add0~9\)) # 
-- (!\aluA_mux|op[5]~14_combout\ & ((\alu_0|Add0~9\) # (GND)))))
-- \alu_0|Add0~11\ = CARRY((\aluB_mux|Mux10~0_combout\ & (!\aluA_mux|op[5]~14_combout\ & !\alu_0|Add0~9\)) # (!\aluB_mux|Mux10~0_combout\ & ((!\alu_0|Add0~9\) # (!\aluA_mux|op[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux10~0_combout\,
	datab => \aluA_mux|op[5]~14_combout\,
	datad => VCC,
	cin => \alu_0|Add0~9\,
	combout => \alu_0|Add0~10_combout\,
	cout => \alu_0|Add0~11\);

-- Location: LCCOMB_X47_Y13_N28
\alu_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~12_combout\ = ((\aluA_mux|op[6]~6_combout\ $ (\aluB_mux|Mux9~2_combout\ $ (!\alu_0|Add0~11\)))) # (GND)
-- \alu_0|Add0~13\ = CARRY((\aluA_mux|op[6]~6_combout\ & ((\aluB_mux|Mux9~2_combout\) # (!\alu_0|Add0~11\))) # (!\aluA_mux|op[6]~6_combout\ & (\aluB_mux|Mux9~2_combout\ & !\alu_0|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[6]~6_combout\,
	datab => \aluB_mux|Mux9~2_combout\,
	datad => VCC,
	cin => \alu_0|Add0~11\,
	combout => \alu_0|Add0~12_combout\,
	cout => \alu_0|Add0~13\);

-- Location: LCCOMB_X47_Y12_N0
\alu_0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~16_combout\ = ((\aluA_mux|op[8]~15_combout\ $ (\aluB_mux|Mux7~2_combout\ $ (!\alu_0|Add0~15\)))) # (GND)
-- \alu_0|Add0~17\ = CARRY((\aluA_mux|op[8]~15_combout\ & ((\aluB_mux|Mux7~2_combout\) # (!\alu_0|Add0~15\))) # (!\aluA_mux|op[8]~15_combout\ & (\aluB_mux|Mux7~2_combout\ & !\alu_0|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[8]~15_combout\,
	datab => \aluB_mux|Mux7~2_combout\,
	datad => VCC,
	cin => \alu_0|Add0~15\,
	combout => \alu_0|Add0~16_combout\,
	cout => \alu_0|Add0~17\);

-- Location: LCCOMB_X47_Y12_N2
\alu_0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~18_combout\ = (\aluA_mux|op[9]~7_combout\ & ((\aluB_mux|Mux6~1_combout\ & (\alu_0|Add0~17\ & VCC)) # (!\aluB_mux|Mux6~1_combout\ & (!\alu_0|Add0~17\)))) # (!\aluA_mux|op[9]~7_combout\ & ((\aluB_mux|Mux6~1_combout\ & (!\alu_0|Add0~17\)) # 
-- (!\aluB_mux|Mux6~1_combout\ & ((\alu_0|Add0~17\) # (GND)))))
-- \alu_0|Add0~19\ = CARRY((\aluA_mux|op[9]~7_combout\ & (!\aluB_mux|Mux6~1_combout\ & !\alu_0|Add0~17\)) # (!\aluA_mux|op[9]~7_combout\ & ((!\alu_0|Add0~17\) # (!\aluB_mux|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[9]~7_combout\,
	datab => \aluB_mux|Mux6~1_combout\,
	datad => VCC,
	cin => \alu_0|Add0~17\,
	combout => \alu_0|Add0~18_combout\,
	cout => \alu_0|Add0~19\);

-- Location: LCCOMB_X47_Y12_N12
\alu_0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~28_combout\ = ((\aluB_mux|Mux1~1_combout\ $ (\aluA_mux|op[14]~11_combout\ $ (!\alu_0|Add0~27\)))) # (GND)
-- \alu_0|Add0~29\ = CARRY((\aluB_mux|Mux1~1_combout\ & ((\aluA_mux|op[14]~11_combout\) # (!\alu_0|Add0~27\))) # (!\aluB_mux|Mux1~1_combout\ & (\aluA_mux|op[14]~11_combout\ & !\alu_0|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux1~1_combout\,
	datab => \aluA_mux|op[14]~11_combout\,
	datad => VCC,
	cin => \alu_0|Add0~27\,
	combout => \alu_0|Add0~28_combout\,
	cout => \alu_0|Add0~29\);

-- Location: LCCOMB_X47_Y12_N14
\alu_0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~30_combout\ = (\aluA_mux|op[15]~12_combout\ & ((\aluB_mux|Mux0~3_combout\ & (\alu_0|Add0~29\ & VCC)) # (!\aluB_mux|Mux0~3_combout\ & (!\alu_0|Add0~29\)))) # (!\aluA_mux|op[15]~12_combout\ & ((\aluB_mux|Mux0~3_combout\ & (!\alu_0|Add0~29\)) # 
-- (!\aluB_mux|Mux0~3_combout\ & ((\alu_0|Add0~29\) # (GND)))))
-- \alu_0|Add0~31\ = CARRY((\aluA_mux|op[15]~12_combout\ & (!\aluB_mux|Mux0~3_combout\ & !\alu_0|Add0~29\)) # (!\aluA_mux|op[15]~12_combout\ & ((!\alu_0|Add0~29\) # (!\aluB_mux|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[15]~12_combout\,
	datab => \aluB_mux|Mux0~3_combout\,
	datad => VCC,
	cin => \alu_0|Add0~29\,
	combout => \alu_0|Add0~30_combout\,
	cout => \alu_0|Add0~31\);

-- Location: FF_X51_Y17_N25
\alu_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector12~0_combout\,
	asdata => VCC,
	sload => next_state(5),
	ena => \alu_op[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alu_op(2));

-- Location: LCCOMB_X47_Y12_N16
\alu_0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~32_combout\ = !\alu_0|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_0|Add0~31\,
	combout => \alu_0|Add0~32_combout\);

-- Location: FF_X40_Y15_N31
\shifter_0|i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[31]~91_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(31));

-- Location: FF_X40_Y16_N23
\shifter_0|i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[11]~51_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(11));

-- Location: FF_X40_Y16_N31
\shifter_0|i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[15]~59_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(15));

-- Location: FF_X40_Y15_N7
\shifter_0|i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[19]~67_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(19));

-- Location: FF_X40_Y15_N23
\shifter_0|i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[27]~83_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(27));

-- Location: FF_X40_Y15_N25
\shifter_0|i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[28]~85_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(28));

-- Location: FF_X40_Y15_N27
\shifter_0|i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[29]~87_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(29));

-- Location: FF_X40_Y15_N29
\shifter_0|i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[30]~89_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(30));

-- Location: LCCOMB_X40_Y16_N22
\shifter_0|i[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[11]~51_combout\ = (\shifter_0|i\(11) & (\shifter_0|i[10]~50\ $ (GND))) # (!\shifter_0|i\(11) & (!\shifter_0|i[10]~50\ & VCC))
-- \shifter_0|i[11]~52\ = CARRY((\shifter_0|i\(11) & !\shifter_0|i[10]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(11),
	datad => VCC,
	cin => \shifter_0|i[10]~50\,
	combout => \shifter_0|i[11]~51_combout\,
	cout => \shifter_0|i[11]~52\);

-- Location: LCCOMB_X40_Y16_N30
\shifter_0|i[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[15]~59_combout\ = (\shifter_0|i\(15) & (\shifter_0|i[14]~58\ $ (GND))) # (!\shifter_0|i\(15) & (!\shifter_0|i[14]~58\ & VCC))
-- \shifter_0|i[15]~60\ = CARRY((\shifter_0|i\(15) & !\shifter_0|i[14]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(15),
	datad => VCC,
	cin => \shifter_0|i[14]~58\,
	combout => \shifter_0|i[15]~59_combout\,
	cout => \shifter_0|i[15]~60\);

-- Location: LCCOMB_X40_Y15_N6
\shifter_0|i[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[19]~67_combout\ = (\shifter_0|i\(19) & (\shifter_0|i[18]~66\ $ (GND))) # (!\shifter_0|i\(19) & (!\shifter_0|i[18]~66\ & VCC))
-- \shifter_0|i[19]~68\ = CARRY((\shifter_0|i\(19) & !\shifter_0|i[18]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(19),
	datad => VCC,
	cin => \shifter_0|i[18]~66\,
	combout => \shifter_0|i[19]~67_combout\,
	cout => \shifter_0|i[19]~68\);

-- Location: LCCOMB_X40_Y15_N20
\shifter_0|i[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[26]~81_combout\ = (\shifter_0|i\(26) & (!\shifter_0|i[25]~80\)) # (!\shifter_0|i\(26) & ((\shifter_0|i[25]~80\) # (GND)))
-- \shifter_0|i[26]~82\ = CARRY((!\shifter_0|i[25]~80\) # (!\shifter_0|i\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(26),
	datad => VCC,
	cin => \shifter_0|i[25]~80\,
	combout => \shifter_0|i[26]~81_combout\,
	cout => \shifter_0|i[26]~82\);

-- Location: LCCOMB_X40_Y15_N22
\shifter_0|i[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[27]~83_combout\ = (\shifter_0|i\(27) & (\shifter_0|i[26]~82\ $ (GND))) # (!\shifter_0|i\(27) & (!\shifter_0|i[26]~82\ & VCC))
-- \shifter_0|i[27]~84\ = CARRY((\shifter_0|i\(27) & !\shifter_0|i[26]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(27),
	datad => VCC,
	cin => \shifter_0|i[26]~82\,
	combout => \shifter_0|i[27]~83_combout\,
	cout => \shifter_0|i[27]~84\);

-- Location: LCCOMB_X40_Y15_N24
\shifter_0|i[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[28]~85_combout\ = (\shifter_0|i\(28) & (!\shifter_0|i[27]~84\)) # (!\shifter_0|i\(28) & ((\shifter_0|i[27]~84\) # (GND)))
-- \shifter_0|i[28]~86\ = CARRY((!\shifter_0|i[27]~84\) # (!\shifter_0|i\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(28),
	datad => VCC,
	cin => \shifter_0|i[27]~84\,
	combout => \shifter_0|i[28]~85_combout\,
	cout => \shifter_0|i[28]~86\);

-- Location: LCCOMB_X40_Y15_N26
\shifter_0|i[29]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[29]~87_combout\ = (\shifter_0|i\(29) & (\shifter_0|i[28]~86\ $ (GND))) # (!\shifter_0|i\(29) & (!\shifter_0|i[28]~86\ & VCC))
-- \shifter_0|i[29]~88\ = CARRY((\shifter_0|i\(29) & !\shifter_0|i[28]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(29),
	datad => VCC,
	cin => \shifter_0|i[28]~86\,
	combout => \shifter_0|i[29]~87_combout\,
	cout => \shifter_0|i[29]~88\);

-- Location: LCCOMB_X40_Y15_N28
\shifter_0|i[30]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[30]~89_combout\ = (\shifter_0|i\(30) & (!\shifter_0|i[29]~88\)) # (!\shifter_0|i\(30) & ((\shifter_0|i[29]~88\) # (GND)))
-- \shifter_0|i[30]~90\ = CARRY((!\shifter_0|i[29]~88\) # (!\shifter_0|i\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(30),
	datad => VCC,
	cin => \shifter_0|i[29]~88\,
	combout => \shifter_0|i[30]~89_combout\,
	cout => \shifter_0|i[30]~90\);

-- Location: LCCOMB_X40_Y15_N30
\shifter_0|i[31]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[31]~91_combout\ = \shifter_0|i\(31) $ (!\shifter_0|i[30]~90\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(31),
	cin => \shifter_0|i[30]~90\,
	combout => \shifter_0|i[31]~91_combout\);

-- Location: LCCOMB_X51_Y15_N16
\a3_mux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux0~0_combout\ = (a3_control(0) & (\counter_0|tmp\(2))) # (!a3_control(0) & ((\ir_0|ir3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter_0|tmp\(2),
	datac => \ir_0|ir3\(2),
	datad => a3_control(0),
	combout => \a3_mux|Mux0~0_combout\);

-- Location: LCCOMB_X51_Y15_N20
\a3_mux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux1~0_combout\ = (a3_control(0) & (\counter_0|tmp\(1))) # (!a3_control(0) & ((\ir_0|ir3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => a3_control(0),
	datac => \counter_0|tmp\(1),
	datad => \ir_0|ir3\(1),
	combout => \a3_mux|Mux1~0_combout\);

-- Location: LCCOMB_X47_Y15_N16
\a3_mux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux2~0_combout\ = (a3_control(0) & ((\counter_0|tmp\(0)))) # (!a3_control(0) & (\ir_0|ir3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a3_control(0),
	datac => \ir_0|ir3\(0),
	datad => \counter_0|tmp\(0),
	combout => \a3_mux|Mux2~0_combout\);

-- Location: LCCOMB_X47_Y17_N6
\Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~21_combout\ = (!next_state(4) & (((!\a3_mux|Mux0~2_combout\) # (!\a3_mux|Mux2~2_combout\)) # (!\a3_mux|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux1~2_combout\,
	datab => next_state(4),
	datac => \a3_mux|Mux2~2_combout\,
	datad => \a3_mux|Mux0~2_combout\,
	combout => \Mux5~21_combout\);

-- Location: LCCOMB_X50_Y15_N6
\Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~24_combout\ = (\ir_0|op_code\(0) & (((\ir_0|op_code\(1)) # (\ir_0|op_code\(2))))) # (!\ir_0|op_code\(0) & ((\ir_0|op_code\(3) & (\ir_0|op_code\(1))) # (!\ir_0|op_code\(3) & ((\ir_0|op_code\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(3),
	datab => \ir_0|op_code\(1),
	datac => \ir_0|op_code\(0),
	datad => \ir_0|op_code\(2),
	combout => \Mux5~24_combout\);

-- Location: LCCOMB_X50_Y15_N0
\Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~25_combout\ = (!\Mux5~24_combout\ & (!next_state(4) & (!next_state(5) & !next_state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~24_combout\,
	datab => next_state(4),
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~25_combout\);

-- Location: LCCOMB_X50_Y15_N10
\Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~0_combout\ = (!\ir_0|op_code\(3) & (\ir_0|op_code\(1) & (!\ir_0|op_code\(0) & \ir_0|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(3),
	datab => \ir_0|op_code\(1),
	datac => \ir_0|op_code\(0),
	datad => \ir_0|op_code\(2),
	combout => \Equal7~0_combout\);

-- Location: LCCOMB_X50_Y15_N12
\Mux5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~26_combout\ = (\Mux5~20_combout\) # ((\Mux5~25_combout\) # ((\Equal7~0_combout\ & \Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal7~0_combout\,
	datab => \Mux5~19_combout\,
	datac => \Mux5~20_combout\,
	datad => \Mux5~25_combout\,
	combout => \Mux5~26_combout\);

-- Location: LCCOMB_X46_Y17_N20
\Mux5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~27_combout\ = (!next_state(4)) # (!next_state(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datac => next_state(4),
	combout => \Mux5~27_combout\);

-- Location: LCCOMB_X47_Y17_N10
\Mux5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~28_combout\ = (next_state(0) & (((next_state(1))))) # (!next_state(0) & ((next_state(1) & (\Mux5~26_combout\)) # (!next_state(1) & ((\Mux5~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~26_combout\,
	datab => next_state(0),
	datac => next_state(1),
	datad => \Mux5~27_combout\,
	combout => \Mux5~28_combout\);

-- Location: LCCOMB_X49_Y15_N24
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\Mux5~34_combout\ & ((next_state(2)) # ((\a3_reg|Equal0~0_combout\) # (!\counter_0|c8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => \a3_reg|Equal0~0_combout\,
	datac => \counter_0|c8~q\,
	datad => \Mux5~34_combout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X49_Y15_N12
\Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (next_state(1) & ((next_state(0)) # ((!\Mux5~12_combout\)))) # (!next_state(1) & (!next_state(0) & ((\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => \Mux5~12_combout\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X47_Y16_N14
\Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\ir_0|op_code\(3)) # ((\ir_0|op_code\(2) & !\ir_0|op_code\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(3),
	datab => \ir_0|op_code\(2),
	datad => \ir_0|op_code\(1),
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X46_Y17_N30
\Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (!next_state(4) & ((next_state(2)) # ((!next_state(5) & \Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(4),
	datac => next_state(5),
	datad => \Mux4~3_combout\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X46_Y17_N8
\Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = (next_state(0) & (((next_state(1))))) # (!next_state(0) & ((next_state(5) & (\Mux4~4_combout\ & !next_state(1))) # (!next_state(5) & (!\Mux4~4_combout\ & next_state(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => next_state(0),
	datac => \Mux4~4_combout\,
	datad => next_state(1),
	combout => \Mux4~5_combout\);

-- Location: LCCOMB_X49_Y17_N20
\Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (next_state(0) & (!next_state(5) & (next_state(1) & next_state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(5),
	datac => next_state(1),
	datad => next_state(2),
	combout => \Mux2~2_combout\);

-- Location: LCCOMB_X48_Y17_N2
\Mux5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~40_combout\ = (next_state(4) & (!\counter_0|c8~q\ & (next_state(2) & !next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \counter_0|c8~q\,
	datac => next_state(2),
	datad => next_state(5),
	combout => \Mux5~40_combout\);

-- Location: LCCOMB_X49_Y15_N26
\Mux5~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~45_combout\ = (\Mux5~34_combout\ & ((next_state(2)) # ((\a3_reg|Equal0~0_combout\ & \counter_0|c8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => \a3_reg|Equal0~0_combout\,
	datac => \counter_0|c8~q\,
	datad => \Mux5~34_combout\,
	combout => \Mux5~45_combout\);

-- Location: LCCOMB_X49_Y15_N6
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (next_state(1) & ((next_state(0)) # ((\Mux5~19_combout\)))) # (!next_state(1) & (!next_state(0) & (\Mux5~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => \Mux5~45_combout\,
	datad => \Mux5~19_combout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X48_Y17_N26
\Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\ir_0|CB\(1) & (((\ir_0|CB\(0))) # (!\alu_0|Out_ALU_CFlag~combout\))) # (!\ir_0|CB\(1) & (((\ir_0|CB\(0) & !\alu_0|Out_ALU_ZFlag~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|CB\(1),
	datab => \alu_0|Out_ALU_CFlag~combout\,
	datac => \ir_0|CB\(0),
	datad => \alu_0|Out_ALU_ZFlag~combout\,
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X48_Y17_N4
\Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ((!\alu_0|Out_ALU_ZFlag~combout\ & !next_state(0))) # (!next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Out_ALU_ZFlag~combout\,
	datab => next_state(0),
	datad => next_state(2),
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X48_Y17_N10
\Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (!next_state(4) & (\Mux0~4_combout\ & next_state(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \Mux0~4_combout\,
	datad => next_state(5),
	combout => \Mux0~5_combout\);

-- Location: FF_X46_Y13_N5
\PC|temp_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(1),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(1));

-- Location: FF_X44_Y13_N25
\mdr|temp_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(2));

-- Location: LCCOMB_X47_Y13_N8
\rf3_mux|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux13~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(2)))) # (!rf3_control(0) & (\t3|temp_op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(0),
	datab => rf3_control(1),
	datac => \t3|temp_op\(2),
	datad => \mdr|temp_op\(2),
	combout => \rf3_mux|Mux13~0_combout\);

-- Location: FF_X47_Y15_N29
\mdr|temp_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(3));

-- Location: FF_X49_Y13_N27
\PC|temp_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(3),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(3));

-- Location: FF_X44_Y16_N17
\mdr|temp_op[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(4));

-- Location: FF_X45_Y13_N11
\PC|temp_op[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(4),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(4));

-- Location: FF_X49_Y12_N27
\PC|temp_op[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(6),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(6));

-- Location: FF_X49_Y12_N1
\PC|temp_op[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(9),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(9));

-- Location: FF_X46_Y12_N7
\mdr|temp_op[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(11));

-- Location: FF_X46_Y12_N25
\t3|temp_op[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(11));

-- Location: LCCOMB_X46_Y12_N24
\rf3_mux|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux4~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(11)))) # (!rf3_control(0) & (\t3|temp_op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(11),
	datad => \mdr|temp_op\(11),
	combout => \rf3_mux|Mux4~0_combout\);

-- Location: FF_X49_Y16_N29
\mdr|temp_op[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(14));

-- Location: FF_X49_Y16_N23
\t3|temp_op[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(14));

-- Location: LCCOMB_X49_Y16_N22
\rf3_mux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux1~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(14)))) # (!rf3_control(0) & (\t3|temp_op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(0),
	datab => rf3_control(1),
	datac => \t3|temp_op\(14),
	datad => \mdr|temp_op\(14),
	combout => \rf3_mux|Mux1~0_combout\);

-- Location: LCCOMB_X45_Y13_N14
\memory_0|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux14~0_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[1]~0_combout\ & (\address_mux|op[2]~4_combout\ $ (\address_mux|op[4]~5_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[1]~0_combout\ & 
-- (\address_mux|op[2]~4_combout\ $ (!\address_mux|op[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[4]~5_combout\,
	combout => \memory_0|Mux14~0_combout\);

-- Location: LCCOMB_X45_Y13_N24
\memory_0|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux14~1_combout\ = (\address_mux|op[2]~4_combout\ & ((\address_mux|op[5]~1_combout\ & ((!\address_mux|op[4]~5_combout\))) # (!\address_mux|op[5]~1_combout\ & ((\address_mux|op[4]~5_combout\) # (!\address_mux|op[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[4]~5_combout\,
	combout => \memory_0|Mux14~1_combout\);

-- Location: LCCOMB_X45_Y13_N2
\memory_0|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux14~2_combout\ = (\address_mux|op[0]~3_combout\ & (!\address_mux|op[4]~5_combout\ & (\memory_0|Mux14~0_combout\ $ (\memory_0|Mux14~1_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\memory_0|Mux14~1_combout\ & (\address_mux|op[4]~5_combout\ 
-- $ (!\memory_0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[4]~5_combout\,
	datac => \memory_0|Mux14~0_combout\,
	datad => \memory_0|Mux14~1_combout\,
	combout => \memory_0|Mux14~2_combout\);

-- Location: LCCOMB_X45_Y13_N20
\memory_0|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux14~3_combout\ = (\address_mux|op[0]~3_combout\ & (\memory_0|Mux14~1_combout\ & ((\address_mux|op[4]~5_combout\) # (\memory_0|Mux14~0_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\memory_0|Mux14~0_combout\ & (\address_mux|op[4]~5_combout\ 
-- $ (\memory_0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[4]~5_combout\,
	datac => \memory_0|Mux14~0_combout\,
	datad => \memory_0|Mux14~1_combout\,
	combout => \memory_0|Mux14~3_combout\);

-- Location: LCCOMB_X46_Y13_N10
\memory_0|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux14~4_combout\ = (\memory_0|Mux14~2_combout\ & (\address_mux|op[3]~2_combout\ & !\memory_0|Mux14~3_combout\)) # (!\memory_0|Mux14~2_combout\ & (!\address_mux|op[3]~2_combout\ & \memory_0|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux14~2_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datad => \memory_0|Mux14~3_combout\,
	combout => \memory_0|Mux14~4_combout\);

-- Location: LCCOMB_X44_Y13_N22
\memory_0|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux13~1_combout\ = (\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ $ ((\address_mux|op[4]~5_combout\)))) # (!\address_mux|op[0]~3_combout\ & ((\address_mux|op[4]~5_combout\) # ((\address_mux|op[2]~4_combout\ & 
-- \address_mux|op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux13~1_combout\);

-- Location: LCCOMB_X44_Y13_N10
\memory_0|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux13~3_combout\ = (\address_mux|op[0]~3_combout\ & (!\address_mux|op[1]~0_combout\ & (\address_mux|op[2]~4_combout\ $ (\address_mux|op[4]~5_combout\)))) # (!\address_mux|op[0]~3_combout\ & ((\address_mux|op[4]~5_combout\ & 
-- (!\address_mux|op[2]~4_combout\)) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux13~3_combout\);

-- Location: LCCOMB_X49_Y13_N4
\memory_0|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux12~3_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[1]~0_combout\ & (!\address_mux|op[0]~3_combout\ & !\address_mux|op[2]~4_combout\))) # (!\address_mux|op[5]~1_combout\ & (((\address_mux|op[0]~3_combout\ & 
-- \address_mux|op[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux12~3_combout\);

-- Location: LCCOMB_X45_Y16_N4
\memory_0|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~1_combout\ = (!\address_mux|op[3]~2_combout\ & ((\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ $ (\address_mux|op[0]~3_combout\))) # (!\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ & 
-- \address_mux|op[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[2]~4_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux11~1_combout\);

-- Location: LCCOMB_X45_Y16_N22
\memory_0|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~2_combout\ = (\address_mux|op[1]~0_combout\ & ((\address_mux|op[2]~4_combout\ & (\address_mux|op[3]~2_combout\)) # (!\address_mux|op[2]~4_combout\ & ((!\address_mux|op[0]~3_combout\))))) # (!\address_mux|op[1]~0_combout\ & 
-- ((\address_mux|op[3]~2_combout\ & (!\address_mux|op[2]~4_combout\)) # (!\address_mux|op[3]~2_combout\ & ((\address_mux|op[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[2]~4_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux11~2_combout\);

-- Location: LCCOMB_X44_Y16_N4
\memory_0|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~3_combout\ = (\address_mux|op[4]~5_combout\ & (((\address_mux|op[5]~1_combout\)))) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[5]~1_combout\ & (\memory_0|Mux11~1_combout\)) # (!\address_mux|op[5]~1_combout\ & 
-- ((!\memory_0|Mux11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux11~1_combout\,
	datab => \memory_0|Mux11~2_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[5]~1_combout\,
	combout => \memory_0|Mux11~3_combout\);

-- Location: LCCOMB_X49_Y13_N22
\memory_0|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux10~0_combout\ = (\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ & ((!\address_mux|op[0]~3_combout\) # (!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & ((\address_mux|op[0]~3_combout\ & 
-- ((!\address_mux|op[2]~4_combout\))) # (!\address_mux|op[0]~3_combout\ & (!\address_mux|op[1]~0_combout\ & \address_mux|op[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux10~0_combout\);

-- Location: LCCOMB_X44_Y16_N26
\memory_0|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux9~0_combout\ = (\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ & (\address_mux|op[3]~2_combout\ $ (\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[3]~2_combout\ & 
-- (!\address_mux|op[2]~4_combout\ & !\address_mux|op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux9~0_combout\);

-- Location: LCCOMB_X45_Y13_N16
\memory_0|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~1_combout\ = (\address_mux|op[5]~1_combout\ & (((!\address_mux|op[2]~4_combout\)) # (!\address_mux|op[1]~0_combout\))) # (!\address_mux|op[5]~1_combout\ & ((\address_mux|op[2]~4_combout\) # ((\address_mux|op[1]~0_combout\ & 
-- !\address_mux|op[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux8~1_combout\);

-- Location: LCCOMB_X45_Y13_N18
\memory_0|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~2_combout\ = (\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ $ (((\address_mux|op[0]~3_combout\) # (!\address_mux|op[1]~0_combout\))))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[0]~3_combout\ $ 
-- (((\address_mux|op[1]~0_combout\ & !\address_mux|op[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y13_N4
\memory_0|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~3_combout\ = (\address_mux|op[4]~5_combout\ & (((\address_mux|op[3]~2_combout\)))) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[3]~2_combout\ & ((!\memory_0|Mux8~1_combout\))) # (!\address_mux|op[3]~2_combout\ & 
-- (\memory_0|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \memory_0|Mux8~2_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \memory_0|Mux8~1_combout\,
	combout => \memory_0|Mux8~3_combout\);

-- Location: LCCOMB_X45_Y13_N30
\memory_0|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~4_combout\ = (!\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ & ((\address_mux|op[1]~0_combout\) # (\address_mux|op[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux8~4_combout\);

-- Location: LCCOMB_X45_Y13_N8
\memory_0|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~5_combout\ = (\address_mux|op[4]~5_combout\ & ((\memory_0|Mux8~3_combout\ & (\memory_0|Mux8~4_combout\)) # (!\memory_0|Mux8~3_combout\ & ((\memory_0|Mux8~0_combout\))))) # (!\address_mux|op[4]~5_combout\ & (((\memory_0|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux8~4_combout\,
	datab => \address_mux|op[4]~5_combout\,
	datac => \memory_0|Mux8~3_combout\,
	datad => \memory_0|Mux8~0_combout\,
	combout => \memory_0|Mux8~5_combout\);

-- Location: LCCOMB_X49_Y16_N2
\memory_0|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~1_combout\ = (\address_mux|op[2]~4_combout\ & (\address_mux|op[5]~1_combout\ $ ((!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[2]~4_combout\ & (!\address_mux|op[5]~1_combout\ & (\address_mux|op[1]~0_combout\ & 
-- \address_mux|op[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux7~1_combout\);

-- Location: LCCOMB_X49_Y16_N4
\memory_0|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~2_combout\ = (\address_mux|op[5]~1_combout\ & ((\address_mux|op[2]~4_combout\ & ((!\address_mux|op[0]~3_combout\))) # (!\address_mux|op[2]~4_combout\ & (!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & 
-- (\address_mux|op[2]~4_combout\ $ (((\address_mux|op[1]~0_combout\) # (\address_mux|op[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux7~2_combout\);

-- Location: LCCOMB_X49_Y16_N6
\memory_0|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~3_combout\ = (\address_mux|op[4]~5_combout\ & (\address_mux|op[3]~2_combout\)) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[3]~2_combout\ & ((\memory_0|Mux7~1_combout\))) # (!\address_mux|op[3]~2_combout\ & 
-- (\memory_0|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \memory_0|Mux7~2_combout\,
	datad => \memory_0|Mux7~1_combout\,
	combout => \memory_0|Mux7~3_combout\);

-- Location: LCCOMB_X49_Y13_N28
\memory_0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux5~0_combout\ = (\address_mux|op[0]~3_combout\ & (!\address_mux|op[2]~4_combout\ & (\address_mux|op[4]~5_combout\ $ (\address_mux|op[3]~2_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ $ 
-- (((\address_mux|op[4]~5_combout\ & !\address_mux|op[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux5~0_combout\);

-- Location: LCCOMB_X49_Y13_N30
\memory_0|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux5~1_combout\ = (\address_mux|op[0]~3_combout\ & (((!\address_mux|op[4]~5_combout\ & \address_mux|op[3]~2_combout\)) # (!\address_mux|op[2]~4_combout\))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[4]~5_combout\ & 
-- ((\address_mux|op[3]~2_combout\) # (\address_mux|op[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux5~1_combout\);

-- Location: LCCOMB_X49_Y13_N16
\memory_0|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux5~2_combout\ = (\memory_0|Mux5~0_combout\ & (\address_mux|op[3]~2_combout\ $ (((!\memory_0|Mux5~1_combout\) # (!\address_mux|op[5]~1_combout\))))) # (!\memory_0|Mux5~0_combout\ & ((\address_mux|op[5]~1_combout\) # 
-- ((\memory_0|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \memory_0|Mux5~1_combout\,
	datad => \memory_0|Mux5~0_combout\,
	combout => \memory_0|Mux5~2_combout\);

-- Location: LCCOMB_X49_Y13_N18
\memory_0|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux5~3_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[3]~2_combout\ & ((\memory_0|Mux5~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[3]~2_combout\ & (!\memory_0|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \memory_0|Mux5~1_combout\,
	datad => \memory_0|Mux5~0_combout\,
	combout => \memory_0|Mux5~3_combout\);

-- Location: LCCOMB_X49_Y13_N12
\memory_0|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux5~4_combout\ = \memory_0|Mux5~3_combout\ $ (((\address_mux|op[1]~0_combout\ & !\memory_0|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \memory_0|Mux5~2_combout\,
	datad => \memory_0|Mux5~3_combout\,
	combout => \memory_0|Mux5~4_combout\);

-- Location: LCCOMB_X49_Y16_N10
\memory_0|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux4~1_combout\ = (\address_mux|op[2]~4_combout\ & (\address_mux|op[3]~2_combout\ & (!\address_mux|op[1]~0_combout\))) # (!\address_mux|op[2]~4_combout\ & (\address_mux|op[0]~3_combout\ $ (((!\address_mux|op[3]~2_combout\ & 
-- \address_mux|op[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[3]~2_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux4~1_combout\);

-- Location: LCCOMB_X44_Y16_N22
\memory_0|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux4~3_combout\ = (!\address_mux|op[0]~3_combout\ & (!\address_mux|op[3]~2_combout\ & (!\address_mux|op[2]~4_combout\ & \address_mux|op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux4~3_combout\);

-- Location: LCCOMB_X45_Y16_N10
\memory_0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux2~0_combout\ = (\address_mux|op[3]~2_combout\ & (!\address_mux|op[4]~5_combout\ & (\address_mux|op[0]~3_combout\ & !\address_mux|op[2]~4_combout\))) # (!\address_mux|op[3]~2_combout\ & (\address_mux|op[2]~4_combout\ & 
-- ((\address_mux|op[0]~3_combout\) # (!\address_mux|op[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[0]~3_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y16_N12
\memory_0|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux2~1_combout\ = (!\address_mux|op[5]~1_combout\ & (\address_mux|op[1]~0_combout\ & \memory_0|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datad => \memory_0|Mux2~0_combout\,
	combout => \memory_0|Mux2~1_combout\);

-- Location: LCCOMB_X49_Y16_N20
\memory_0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux1~0_combout\ = (\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ $ (!\address_mux|op[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[5]~1_combout\,
	combout => \memory_0|Mux1~0_combout\);

-- Location: LCCOMB_X49_Y16_N14
\memory_0|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux1~1_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[2]~4_combout\ & ((!\address_mux|op[0]~3_combout\) # (!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ $ 
-- (((\address_mux|op[1]~0_combout\) # (\address_mux|op[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux1~1_combout\);

-- Location: LCCOMB_X49_Y16_N0
\memory_0|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux1~2_combout\ = (\address_mux|op[4]~5_combout\ & ((\address_mux|op[3]~2_combout\) # ((\memory_0|Mux7~0_combout\)))) # (!\address_mux|op[4]~5_combout\ & (!\address_mux|op[3]~2_combout\ & (\memory_0|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \memory_0|Mux1~1_combout\,
	datad => \memory_0|Mux7~0_combout\,
	combout => \memory_0|Mux1~2_combout\);

-- Location: LCCOMB_X49_Y16_N26
\memory_0|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux1~3_combout\ = (!\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ & \address_mux|op[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux1~3_combout\);

-- Location: LCCOMB_X49_Y16_N12
\memory_0|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux1~4_combout\ = (\memory_0|Mux1~2_combout\ & ((\memory_0|Mux1~3_combout\) # ((!\address_mux|op[3]~2_combout\)))) # (!\memory_0|Mux1~2_combout\ & (((\address_mux|op[3]~2_combout\ & \memory_0|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux1~3_combout\,
	datab => \memory_0|Mux1~2_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \memory_0|Mux1~0_combout\,
	combout => \memory_0|Mux1~4_combout\);

-- Location: LCCOMB_X44_Y16_N10
\memory_0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux0~0_combout\ = (\address_mux|op[2]~4_combout\ & ((!\address_mux|op[3]~2_combout\))) # (!\address_mux|op[2]~4_combout\ & (!\address_mux|op[4]~5_combout\ & \address_mux|op[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[3]~2_combout\,
	combout => \memory_0|Mux0~0_combout\);

-- Location: LCCOMB_X44_Y16_N28
\memory_0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux0~1_combout\ = (\address_mux|op[1]~0_combout\ & (((\address_mux|op[0]~3_combout\ & \memory_0|Mux0~0_combout\)) # (!\address_mux|op[4]~5_combout\))) # (!\address_mux|op[1]~0_combout\ & (!\address_mux|op[4]~5_combout\ & 
-- ((\address_mux|op[0]~3_combout\) # (\memory_0|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[4]~5_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \memory_0|Mux0~0_combout\,
	combout => \memory_0|Mux0~1_combout\);

-- Location: LCCOMB_X44_Y16_N6
\memory_0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux0~2_combout\ = (\address_mux|op[5]~1_combout\ & (\memory_0|Mux4~3_combout\ & ((!\address_mux|op[4]~5_combout\)))) # (!\address_mux|op[5]~1_combout\ & ((\memory_0|Mux0~1_combout\ $ (!\address_mux|op[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux4~3_combout\,
	datab => \memory_0|Mux0~1_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[5]~1_combout\,
	combout => \memory_0|Mux0~2_combout\);

-- Location: FF_X52_Y16_N27
\t2|temp_op[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(7));

-- Location: LCCOMB_X46_Y14_N10
\aluB_mux|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux8~2_combout\ = (alusrcB(1) & ((\ir_0|CB\(0)))) # (!alusrcB(1) & (\t2|temp_op\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(7),
	datab => alusrcB(1),
	datad => \ir_0|CB\(0),
	combout => \aluB_mux|Mux8~2_combout\);

-- Location: FF_X52_Y16_N7
\t2|temp_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(0));

-- Location: FF_X47_Y14_N13
\t1|temp_op[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(7));

-- Location: LCCOMB_X47_Y14_N30
\aluA_mux|op[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[7]~1_combout\ = (\t1|temp_op\(7) & !\alusrcA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t1|temp_op\(7),
	datac => \alusrcA~q\,
	combout => \aluA_mux|op[7]~1_combout\);

-- Location: LCCOMB_X47_Y13_N12
\alu_0|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~2_combout\ = (\aluA_mux|op[7]~1_combout\ & (\aluB_mux|Mux8~4_combout\ & (\aluB_mux|Mux15~3_combout\ $ (!\aluA_mux|op[0]~0_combout\)))) # (!\aluA_mux|op[7]~1_combout\ & (!\aluB_mux|Mux8~4_combout\ & (\aluB_mux|Mux15~3_combout\ $ 
-- (!\aluA_mux|op[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[7]~1_combout\,
	datab => \aluB_mux|Mux15~3_combout\,
	datac => \aluB_mux|Mux8~4_combout\,
	datad => \aluA_mux|op[0]~0_combout\,
	combout => \alu_0|Mux21~2_combout\);

-- Location: LCCOMB_X46_Y13_N12
\aluA_mux|op[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[2]~2_combout\ = (!\alusrcA~q\ & \t1|temp_op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(2),
	combout => \aluA_mux|op[2]~2_combout\);

-- Location: FF_X52_Y13_N17
\t2|temp_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(2));

-- Location: LCCOMB_X46_Y13_N28
\aluB_mux|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux13~0_combout\ = (\aluB_mux|Mux14~0_combout\ & ((alusrcB(0) & (\t2|temp_op\(2))) # (!alusrcB(0) & ((\ir_0|imm6\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(2),
	datab => alusrcB(0),
	datac => \ir_0|imm6\(2),
	datad => \aluB_mux|Mux14~0_combout\,
	combout => \aluB_mux|Mux13~0_combout\);

-- Location: LCCOMB_X46_Y13_N8
\alu_0|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~3_combout\ = (\aluA_mux|op[2]~2_combout\ & (\aluB_mux|Mux13~1_combout\ & (\aluB_mux|Mux14~2_combout\ $ (!\aluA_mux|op[1]~3_combout\)))) # (!\aluA_mux|op[2]~2_combout\ & (!\aluB_mux|Mux13~1_combout\ & (\aluB_mux|Mux14~2_combout\ $ 
-- (!\aluA_mux|op[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[2]~2_combout\,
	datab => \aluB_mux|Mux14~2_combout\,
	datac => \aluB_mux|Mux13~1_combout\,
	datad => \aluA_mux|op[1]~3_combout\,
	combout => \alu_0|Mux21~3_combout\);

-- Location: LCCOMB_X45_Y13_N28
\aluA_mux|op[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[4]~4_combout\ = (!\alusrcA~q\ & \t1|temp_op\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alusrcA~q\,
	datad => \t1|temp_op\(4),
	combout => \aluA_mux|op[4]~4_combout\);

-- Location: FF_X47_Y15_N9
\t2|temp_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(3));

-- Location: LCCOMB_X47_Y15_N20
\aluB_mux|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux12~0_combout\ = (\aluB_mux|Mux14~0_combout\ & ((alusrcB(0) & ((\t2|temp_op\(3)))) # (!alusrcB(0) & (\ir_0|ir3\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir3\(0),
	datab => alusrcB(0),
	datac => \aluB_mux|Mux14~0_combout\,
	datad => \t2|temp_op\(3),
	combout => \aluB_mux|Mux12~0_combout\);

-- Location: LCCOMB_X47_Y15_N4
\aluB_mux|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux12~1_combout\ = (\aluB_mux|Mux12~0_combout\) # ((\ir_0|ir3\(0) & (!\aluB_mux|Mux15~2_combout\ & alusrcB(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir3\(0),
	datab => \aluB_mux|Mux15~2_combout\,
	datac => \aluB_mux|Mux12~0_combout\,
	datad => alusrcB(2),
	combout => \aluB_mux|Mux12~1_combout\);

-- Location: LCCOMB_X47_Y13_N14
\alu_0|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~4_combout\ = (\aluA_mux|op[4]~4_combout\ & (\aluB_mux|Mux11~1_combout\ & (\aluA_mux|op[3]~5_combout\ $ (!\aluB_mux|Mux12~1_combout\)))) # (!\aluA_mux|op[4]~4_combout\ & (!\aluB_mux|Mux11~1_combout\ & (\aluA_mux|op[3]~5_combout\ $ 
-- (!\aluB_mux|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[4]~4_combout\,
	datab => \aluA_mux|op[3]~5_combout\,
	datac => \aluB_mux|Mux12~1_combout\,
	datad => \aluB_mux|Mux11~1_combout\,
	combout => \alu_0|Mux21~4_combout\);

-- Location: FF_X47_Y14_N1
\t1|temp_op[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(8));

-- Location: FF_X44_Y14_N27
\t2|temp_op[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(8));

-- Location: LCCOMB_X47_Y14_N18
\alu_0|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~5_combout\ = (alu_op(1) & (\aluB_mux|Mux7~2_combout\ $ (((\alusrcA~q\) # (!\t1|temp_op\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(8),
	datab => \aluB_mux|Mux7~2_combout\,
	datac => \alusrcA~q\,
	datad => alu_op(1),
	combout => \alu_0|Mux21~5_combout\);

-- Location: FF_X46_Y14_N9
\t1|temp_op[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(6));

-- Location: LCCOMB_X47_Y14_N4
\aluA_mux|op[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[6]~6_combout\ = (!\alusrcA~q\ & \t1|temp_op\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(6),
	combout => \aluA_mux|op[6]~6_combout\);

-- Location: LCCOMB_X46_Y17_N12
\aluB_mux|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux9~0_combout\ = (alusrcB(0) & (!alusrcB(2) & !alusrcB(1))) # (!alusrcB(0) & (alusrcB(2) $ (alusrcB(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alusrcB(0),
	datac => alusrcB(2),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux9~0_combout\);

-- Location: FF_X46_Y14_N27
\t2|temp_op[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(6));

-- Location: FF_X49_Y14_N5
\t2|temp_op[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(5));

-- Location: LCCOMB_X49_Y14_N14
\aluB_mux|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux10~0_combout\ = (\aluB_mux|Mux9~0_combout\ & ((\aluB_mux|Mux7~0_combout\ & (\t2|temp_op\(5))) # (!\aluB_mux|Mux7~0_combout\ & ((\ir_0|ir3\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux9~0_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \t2|temp_op\(5),
	datad => \ir_0|ir3\(2),
	combout => \aluB_mux|Mux10~0_combout\);

-- Location: LCCOMB_X47_Y14_N14
\alu_0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Equal0~0_combout\ = \aluB_mux|Mux10~0_combout\ $ (((!\alusrcA~q\ & \t1|temp_op\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(5),
	datad => \aluB_mux|Mux10~0_combout\,
	combout => \alu_0|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y14_N16
\alu_0|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~6_combout\ = (!\alu_0|Equal0~0_combout\ & (\alu_0|Mux21~5_combout\ & (\aluB_mux|Mux9~2_combout\ $ (!\aluA_mux|op[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux9~2_combout\,
	datab => \alu_0|Equal0~0_combout\,
	datac => \aluA_mux|op[6]~6_combout\,
	datad => \alu_0|Mux21~5_combout\,
	combout => \alu_0|Mux21~6_combout\);

-- Location: FF_X46_Y14_N13
\t2|temp_op[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(10));

-- Location: LCCOMB_X44_Y14_N16
\aluB_mux|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux5~0_combout\ = (\aluB_mux|Mux7~0_combout\ & ((\aluB_mux|Mux1~0_combout\ & ((\ir_0|ir3\(0)))) # (!\aluB_mux|Mux1~0_combout\ & (\t2|temp_op\(10))))) # (!\aluB_mux|Mux7~0_combout\ & (((\aluB_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(10),
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \ir_0|ir3\(0),
	datad => \aluB_mux|Mux1~0_combout\,
	combout => \aluB_mux|Mux5~0_combout\);

-- Location: FF_X47_Y14_N3
\t1|temp_op[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(9));

-- Location: LCCOMB_X47_Y14_N28
\aluA_mux|op[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[9]~7_combout\ = (!\alusrcA~q\ & \t1|temp_op\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(9),
	combout => \aluA_mux|op[9]~7_combout\);

-- Location: FF_X46_Y14_N1
\t1|temp_op[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(10));

-- Location: LCCOMB_X47_Y12_N26
\alu_0|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~7_combout\ = (\aluB_mux|Mux6~1_combout\ & (\aluA_mux|op[9]~7_combout\ & (\aluA_mux|op[10]~8_combout\ $ (!\aluB_mux|Mux5~0_combout\)))) # (!\aluB_mux|Mux6~1_combout\ & (!\aluA_mux|op[9]~7_combout\ & (\aluA_mux|op[10]~8_combout\ $ 
-- (!\aluB_mux|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux6~1_combout\,
	datab => \aluA_mux|op[10]~8_combout\,
	datac => \aluA_mux|op[9]~7_combout\,
	datad => \aluB_mux|Mux5~0_combout\,
	combout => \alu_0|Mux21~7_combout\);

-- Location: FF_X49_Y14_N17
\t2|temp_op[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(12));

-- Location: LCCOMB_X44_Y14_N6
\aluB_mux|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux3~0_combout\ = (\aluB_mux|Mux7~0_combout\ & ((\aluB_mux|Mux1~0_combout\ & (\ir_0|ir3\(2))) # (!\aluB_mux|Mux1~0_combout\ & ((\t2|temp_op\(12)))))) # (!\aluB_mux|Mux7~0_combout\ & (((\aluB_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir3\(2),
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \t2|temp_op\(12),
	datad => \aluB_mux|Mux1~0_combout\,
	combout => \aluB_mux|Mux3~0_combout\);

-- Location: FF_X47_Y12_N21
\t1|temp_op[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(11));

-- Location: LCCOMB_X47_Y12_N30
\aluA_mux|op[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[11]~9_combout\ = (\t1|temp_op\(11) & !\alusrcA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t1|temp_op\(11),
	datac => \alusrcA~q\,
	combout => \aluA_mux|op[11]~9_combout\);

-- Location: LCCOMB_X47_Y12_N18
\alu_0|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~8_combout\ = (\aluB_mux|Mux3~0_combout\ & (\aluA_mux|op[12]~10_combout\ & (\aluB_mux|Mux4~1_combout\ $ (!\aluA_mux|op[11]~9_combout\)))) # (!\aluB_mux|Mux3~0_combout\ & (!\aluA_mux|op[12]~10_combout\ & (\aluB_mux|Mux4~1_combout\ $ 
-- (!\aluA_mux|op[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux3~0_combout\,
	datab => \aluB_mux|Mux4~1_combout\,
	datac => \aluA_mux|op[11]~9_combout\,
	datad => \aluA_mux|op[12]~10_combout\,
	combout => \alu_0|Mux21~8_combout\);

-- Location: LCCOMB_X48_Y14_N26
\aluA_mux|op[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[15]~12_combout\ = (!\alusrcA~q\ & \t1|temp_op\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(15),
	combout => \aluA_mux|op[15]~12_combout\);

-- Location: LCCOMB_X48_Y14_N20
\alu_0|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~9_combout\ = (\aluB_mux|Mux0~3_combout\ & (\aluA_mux|op[15]~12_combout\ & (\aluA_mux|op[14]~11_combout\ $ (!\aluB_mux|Mux1~1_combout\)))) # (!\aluB_mux|Mux0~3_combout\ & (!\aluA_mux|op[15]~12_combout\ & (\aluA_mux|op[14]~11_combout\ $ 
-- (!\aluB_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux0~3_combout\,
	datab => \aluA_mux|op[14]~11_combout\,
	datac => \aluA_mux|op[15]~12_combout\,
	datad => \aluB_mux|Mux1~1_combout\,
	combout => \alu_0|Mux21~9_combout\);

-- Location: FF_X48_Y14_N23
\t1|temp_op[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(13));

-- Location: LCCOMB_X48_Y14_N16
\aluA_mux|op[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[13]~13_combout\ = (!\alusrcA~q\ & \t1|temp_op\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(13),
	combout => \aluA_mux|op[13]~13_combout\);

-- Location: LCCOMB_X48_Y12_N0
\alu_0|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~10_combout\ = (\alu_0|Mux21~6_combout\ & (\alu_0|Mux21~8_combout\ & (\alu_0|Mux21~7_combout\ & \alu_0|Mux21~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux21~6_combout\,
	datab => \alu_0|Mux21~8_combout\,
	datac => \alu_0|Mux21~7_combout\,
	datad => \alu_0|Mux21~18_combout\,
	combout => \alu_0|Mux21~10_combout\);

-- Location: LCCOMB_X48_Y12_N10
\alu_0|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~11_combout\ = (\alu_0|Mux21~3_combout\ & (\alu_0|Mux21~4_combout\ & (\alu_0|Mux21~2_combout\ & \alu_0|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux21~3_combout\,
	datab => \alu_0|Mux21~4_combout\,
	datac => \alu_0|Mux21~2_combout\,
	datad => \alu_0|Mux21~10_combout\,
	combout => \alu_0|Mux21~11_combout\);

-- Location: LCCOMB_X47_Y13_N0
\alu_0|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~12_combout\ = (!\alu_0|Add0~0_combout\ & (!\alu_0|Add0~2_combout\ & (!alu_op(1) & !\alu_0|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~0_combout\,
	datab => \alu_0|Add0~2_combout\,
	datac => alu_op(1),
	datad => \alu_0|Add0~4_combout\,
	combout => \alu_0|Mux21~12_combout\);

-- Location: LCCOMB_X47_Y13_N2
\alu_0|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~13_combout\ = (!\alu_0|Add0~6_combout\ & (!\alu_0|Add0~12_combout\ & (!\alu_0|Add0~10_combout\ & !\alu_0|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~6_combout\,
	datab => \alu_0|Add0~12_combout\,
	datac => \alu_0|Add0~10_combout\,
	datad => \alu_0|Add0~8_combout\,
	combout => \alu_0|Mux21~13_combout\);

-- Location: LCCOMB_X47_Y14_N6
\aluA_mux|op[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[8]~15_combout\ = (\t1|temp_op\(8) & !\alusrcA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(8),
	datac => \alusrcA~q\,
	combout => \aluA_mux|op[8]~15_combout\);

-- Location: LCCOMB_X49_Y12_N4
\alu_0|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~14_combout\ = (!\alu_0|Add0~16_combout\ & (!\alu_0|Add0~14_combout\ & (!\alu_0|Add0~18_combout\ & !\alu_0|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~16_combout\,
	datab => \alu_0|Add0~14_combout\,
	datac => \alu_0|Add0~18_combout\,
	datad => \alu_0|Add0~20_combout\,
	combout => \alu_0|Mux21~14_combout\);

-- Location: LCCOMB_X46_Y12_N22
\alu_0|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~15_combout\ = (!\alu_0|Add0~28_combout\ & (!\alu_0|Add0~26_combout\ & (!\alu_0|Add0~24_combout\ & !\alu_0|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~28_combout\,
	datab => \alu_0|Add0~26_combout\,
	datac => \alu_0|Add0~24_combout\,
	datad => \alu_0|Add0~22_combout\,
	combout => \alu_0|Mux21~15_combout\);

-- Location: LCCOMB_X46_Y16_N16
\alu_0|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~16_combout\ = (\alu_0|Mux21~13_combout\ & (\alu_0|Mux21~15_combout\ & (\alu_0|Mux21~14_combout\ & \alu_0|Mux21~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux21~13_combout\,
	datab => \alu_0|Mux21~15_combout\,
	datac => \alu_0|Mux21~14_combout\,
	datad => \alu_0|Mux21~12_combout\,
	combout => \alu_0|Mux21~16_combout\);

-- Location: LCCOMB_X49_Y17_N28
\alu_0|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~17_combout\ = (\alu_0|Mux21~11_combout\) # ((!\alu_0|Add0~30_combout\ & \alu_0|Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux21~11_combout\,
	datac => \alu_0|Add0~30_combout\,
	datad => \alu_0|Mux21~16_combout\,
	combout => \alu_0|Mux21~17_combout\);

-- Location: FF_X49_Y17_N11
\alu_funct[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector15~1_combout\,
	ena => \alu_funct[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alu_funct(1));

-- Location: LCCOMB_X48_Y17_N24
\alu_0|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux20~0_combout\ = (!alu_op(1) & (!alu_funct(1) & alu_op(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alu_op(1),
	datac => alu_funct(1),
	datad => alu_op(0),
	combout => \alu_0|Mux20~0_combout\);

-- Location: LCCOMB_X50_Y16_N28
\rf3_control[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_control[1]~0_combout\ = (!next_state(1) & next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datad => next_state(2),
	combout => \rf3_control[1]~0_combout\);

-- Location: LCCOMB_X51_Y16_N12
\Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~6_combout\ = (\Selector0~9_combout\ & ((\rf_wr_en~q\) # ((next_state(0) & !next_state(3))))) # (!\Selector0~9_combout\ & (next_state(0) & ((next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector0~9_combout\,
	datab => next_state(0),
	datac => \rf_wr_en~q\,
	datad => next_state(3),
	combout => \Selector0~6_combout\);

-- Location: LCCOMB_X49_Y18_N26
\Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (next_state(0) & (next_state(1) & !next_state(2))) # (!next_state(0) & ((next_state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datac => next_state(1),
	datad => next_state(2),
	combout => \Selector1~0_combout\);

-- Location: LCCOMB_X48_Y15_N30
\Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~4_combout\ = (\ir_write~q\ & ((next_state(3)) # (\Selector2~2_combout\ $ (next_state(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector2~2_combout\,
	datab => \ir_write~q\,
	datac => next_state(3),
	datad => next_state(5),
	combout => \Selector2~4_combout\);

-- Location: LCCOMB_X50_Y16_N0
\Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (next_state(2) & (((!next_state(1))))) # (!next_state(2) & (!next_state(0) & ((next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Selector22~0_combout\);

-- Location: LCCOMB_X46_Y17_N10
\Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = (next_state(5) & ((alusrcB(2)) # ((!next_state(3) & !next_state(2))))) # (!next_state(5) & (alusrcB(2) & (next_state(3) $ (next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => next_state(3),
	datac => alusrcB(2),
	datad => next_state(2),
	combout => \Selector9~0_combout\);

-- Location: LCCOMB_X46_Y15_N28
\Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~1_combout\ = (!next_state(1) & \Selector9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(1),
	datad => \Selector9~0_combout\,
	combout => \Selector9~1_combout\);

-- Location: LCCOMB_X49_Y18_N10
\Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = next_state(1) $ (next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(1),
	datad => next_state(2),
	combout => \Mux3~10_combout\);

-- Location: LCCOMB_X50_Y16_N4
\Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~2_combout\ = (next_state(2) & ((alusrcB(1)) # ((next_state(3) & !next_state(5))))) # (!next_state(2) & ((next_state(3) & ((alusrcB(1)))) # (!next_state(3) & (next_state(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(3),
	datac => next_state(5),
	datad => alusrcB(1),
	combout => \Selector10~2_combout\);

-- Location: LCCOMB_X50_Y16_N30
\Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~3_combout\ = (\Selector10~2_combout\ & !next_state(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector10~2_combout\,
	datad => next_state(1),
	combout => \Selector10~3_combout\);

-- Location: LCCOMB_X51_Y18_N22
\Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~4_combout\ = (next_state(5) & (((alusrcB(1))))) # (!next_state(5) & ((next_state(3) & (!next_state(1))) # (!next_state(3) & ((alusrcB(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(5),
	datac => next_state(3),
	datad => alusrcB(1),
	combout => \Selector10~4_combout\);

-- Location: LCCOMB_X50_Y17_N6
\alu_funct[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~0_combout\ = (next_state(1) & (next_state(0) $ (((next_state(2)) # (!next_state(3)))))) # (!next_state(1) & ((next_state(0)) # ((!next_state(2)) # (!next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => next_state(3),
	datad => next_state(2),
	combout => \alu_funct[1]~0_combout\);

-- Location: LCCOMB_X50_Y17_N10
\alu_funct[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~3_combout\ = (next_state(1)) # ((next_state(3)) # (next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \alu_funct[1]~3_combout\);

-- Location: LCCOMB_X50_Y17_N0
\alu_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_op[1]~0_combout\ = (next_state(4) & ((next_state(1) $ (!next_state(2))) # (!next_state(3)))) # (!next_state(4) & ((next_state(3) $ (!next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(4),
	datac => next_state(3),
	datad => next_state(2),
	combout => \alu_op[1]~0_combout\);

-- Location: LCCOMB_X50_Y17_N12
\alu_op[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_op[1]~1_combout\ = (next_state(0) & ((next_state(1) $ (next_state(4))) # (!\alu_op[1]~0_combout\))) # (!next_state(0) & (((\alu_op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => next_state(4),
	datad => \alu_op[1]~0_combout\,
	combout => \alu_op[1]~1_combout\);

-- Location: LCCOMB_X51_Y17_N24
\Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = ((next_state(2)) # (next_state(0))) # (!next_state(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(2),
	datad => next_state(0),
	combout => \Selector12~0_combout\);

-- Location: LCCOMB_X49_Y17_N10
\Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector15~1_combout\ = (next_state(5)) # (!\Selector15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector15~0_combout\,
	datad => next_state(5),
	combout => \Selector15~1_combout\);

-- Location: LCCOMB_X44_Y14_N28
\alu_0|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~3_combout\ = (!\aluB_mux|Mux3~0_combout\ & (!\aluB_mux|Mux5~0_combout\ & (!\aluB_mux|Mux4~1_combout\ & !\aluB_mux|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux3~0_combout\,
	datab => \aluB_mux|Mux5~0_combout\,
	datac => \aluB_mux|Mux4~1_combout\,
	datad => \aluB_mux|Mux6~1_combout\,
	combout => \alu_0|Mux0~3_combout\);

-- Location: LCCOMB_X43_Y14_N16
\alu_0|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~4_combout\ = (!\aluB_mux|Mux13~1_combout\ & (!\aluB_mux|Mux7~2_combout\ & (!\aluB_mux|Mux12~1_combout\ & \alu_0|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux13~1_combout\,
	datab => \aluB_mux|Mux7~2_combout\,
	datac => \aluB_mux|Mux12~1_combout\,
	datad => \alu_0|Mux0~3_combout\,
	combout => \alu_0|Mux0~4_combout\);

-- Location: LCCOMB_X47_Y14_N8
\alu_0|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~8_combout\ = (\alusrcA~q\) # ((!\t1|temp_op\(9) & (!\t1|temp_op\(7) & !\t1|temp_op\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(9),
	datab => \t1|temp_op\(7),
	datac => \t1|temp_op\(8),
	datad => \alusrcA~q\,
	combout => \alu_0|Mux0~8_combout\);

-- Location: LCCOMB_X48_Y13_N30
\alu_0|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~9_combout\ = (!\aluA_mux|op[6]~6_combout\ & (\alu_0|Mux0~8_combout\ & (!\aluA_mux|op[4]~4_combout\ & !\aluA_mux|op[5]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[6]~6_combout\,
	datab => \alu_0|Mux0~8_combout\,
	datac => \aluA_mux|op[4]~4_combout\,
	datad => \aluA_mux|op[5]~14_combout\,
	combout => \alu_0|Mux0~9_combout\);

-- Location: FF_X41_Y16_N21
\shifter_0|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[0]~93_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(0));

-- Location: LCCOMB_X41_Y16_N30
\shifter_0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~0_combout\ = (\shifter_0|i\(0) & ((\ir_0|imm6\(2)) # ((\shifter_0|i\(1))))) # (!\shifter_0|i\(0) & (((\ir_0|ir3\(0) & !\shifter_0|i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|imm6\(2),
	datab => \shifter_0|i\(0),
	datac => \ir_0|ir3\(0),
	datad => \shifter_0|i\(1),
	combout => \shifter_0|Mux0~0_combout\);

-- Location: LCCOMB_X41_Y16_N24
\shifter_0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~1_combout\ = (\shifter_0|Mux0~0_combout\ & ((\ir_0|CB\(0)) # ((!\shifter_0|i\(1))))) # (!\shifter_0|Mux0~0_combout\ & (((\ir_0|CB\(1) & \shifter_0|i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|CB\(0),
	datab => \ir_0|CB\(1),
	datac => \shifter_0|Mux0~0_combout\,
	datad => \shifter_0|i\(1),
	combout => \shifter_0|Mux0~1_combout\);

-- Location: LCCOMB_X41_Y16_N26
\shifter_0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~2_combout\ = (\shifter_0|i\(0) & ((\ir_0|ir2\(0)) # ((\shifter_0|i\(1))))) # (!\shifter_0|i\(0) & (((\ir_0|ir2\(1) & !\shifter_0|i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir2\(0),
	datab => \shifter_0|i\(0),
	datac => \ir_0|ir2\(1),
	datad => \shifter_0|i\(1),
	combout => \shifter_0|Mux0~2_combout\);

-- Location: LCCOMB_X41_Y16_N4
\shifter_0|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~3_combout\ = (\shifter_0|Mux0~2_combout\ & (((\ir_0|ir3\(1)) # (!\shifter_0|i\(1))))) # (!\shifter_0|Mux0~2_combout\ & (\ir_0|ir3\(2) & ((\shifter_0|i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|Mux0~2_combout\,
	datab => \ir_0|ir3\(2),
	datac => \ir_0|ir3\(1),
	datad => \shifter_0|i\(1),
	combout => \shifter_0|Mux0~3_combout\);

-- Location: LCCOMB_X41_Y16_N22
\shifter_0|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~4_combout\ = (!\shifter_0|i\(3) & ((\shifter_0|i\(2) & ((\shifter_0|Mux0~1_combout\))) # (!\shifter_0|i\(2) & (\shifter_0|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|Mux0~3_combout\,
	datab => \shifter_0|i\(2),
	datac => \shifter_0|i\(3),
	datad => \shifter_0|Mux0~1_combout\,
	combout => \shifter_0|Mux0~4_combout\);

-- Location: LCCOMB_X41_Y16_N12
\shifter_0|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~3_combout\ = (!\shifter_0|i\(16) & (!\shifter_0|i\(17) & (!\shifter_0|i\(15) & !\shifter_0|i\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(16),
	datab => \shifter_0|i\(17),
	datac => \shifter_0|i\(15),
	datad => \shifter_0|i\(18),
	combout => \shifter_0|always0~3_combout\);

-- Location: LCCOMB_X41_Y15_N16
\shifter_0|always0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~7_combout\ = (!\shifter_0|i\(30) & (!\shifter_0|i\(27) & (!\shifter_0|i\(29) & !\shifter_0|i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(30),
	datab => \shifter_0|i\(27),
	datac => \shifter_0|i\(29),
	datad => \shifter_0|i\(28),
	combout => \shifter_0|always0~7_combout\);

-- Location: LCCOMB_X47_Y13_N6
\alu_0|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux15~0_combout\ = (\alu_0|Add0~4_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~4_combout\,
	combout => \alu_0|Mux15~0_combout\);

-- Location: LCCOMB_X48_Y13_N6
\alu_0|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux12~0_combout\ = (\alu_0|Add0~10_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_0|Add0~10_combout\,
	datad => alu_op(0),
	combout => \alu_0|Mux12~0_combout\);

-- Location: LCCOMB_X49_Y12_N22
\alu_0|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux11~0_combout\ = (\alu_0|Add0~12_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Add0~12_combout\,
	datac => alu_op(0),
	combout => \alu_0|Mux11~0_combout\);

-- Location: LCCOMB_X49_Y12_N10
\alu_0|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux9~0_combout\ = (\alu_0|Add0~16_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~16_combout\,
	combout => \alu_0|Mux9~0_combout\);

-- Location: LCCOMB_X49_Y12_N12
\alu_0|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux8~0_combout\ = (\alu_0|Add0~18_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Add0~18_combout\,
	datac => alu_op(0),
	combout => \alu_0|Mux8~0_combout\);

-- Location: LCCOMB_X47_Y16_N12
\alu_0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux2~0_combout\ = (\alu_0|Add0~30_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datad => \alu_0|Add0~30_combout\,
	combout => \alu_0|Mux2~0_combout\);

-- Location: FF_X49_Y14_N21
\register_file_0|register[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][1]~q\);

-- Location: FF_X52_Y15_N21
\register_file_0|register[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][1]~q\);

-- Location: LCCOMB_X52_Y15_N4
\register_file_0|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux14~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][1]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][1]~q\,
	datad => \register_file_0|register[4][1]~q\,
	combout => \register_file_0|Mux14~0_combout\);

-- Location: LCCOMB_X52_Y15_N2
\register_file_0|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux14~1_combout\ = (\register_file_0|Mux14~0_combout\ & (((\register_file_0|register[7][1]~q\) # (!\a1_mux|Mux2~0_combout\)))) # (!\register_file_0|Mux14~0_combout\ & (\register_file_0|register[5][1]~q\ & ((\a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[5][1]~q\,
	datab => \register_file_0|register[7][1]~q\,
	datac => \register_file_0|Mux14~0_combout\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux14~1_combout\);

-- Location: FF_X52_Y13_N21
\register_file_0|register[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][1]~q\);

-- Location: FF_X52_Y12_N25
\register_file_0|register[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][1]~q\);

-- Location: LCCOMB_X52_Y12_N10
\register_file_0|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux14~2_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[1][1]~q\) # ((\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[0][1]~q\ & !\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[1][1]~q\,
	datac => \register_file_0|register[0][1]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux14~2_combout\);

-- Location: FF_X51_Y13_N19
\register_file_0|register[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][1]~q\);

-- Location: LCCOMB_X52_Y13_N20
\register_file_0|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux14~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux14~2_combout\ & (\register_file_0|register[3][1]~q\)) # (!\register_file_0|Mux14~2_combout\ & ((\register_file_0|register[2][1]~q\))))) # (!\a1_mux|Mux1~0_combout\ & 
-- (((\register_file_0|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][1]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[2][1]~q\,
	datad => \register_file_0|Mux14~2_combout\,
	combout => \register_file_0|Mux14~3_combout\);

-- Location: LCCOMB_X52_Y15_N28
\register_file_0|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux14~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux14~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux0~0_combout\,
	datac => \register_file_0|Mux14~3_combout\,
	datad => \register_file_0|Mux14~1_combout\,
	combout => \register_file_0|Mux14~4_combout\);

-- Location: FF_X49_Y14_N7
\register_file_0|register[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][5]~q\);

-- Location: FF_X51_Y13_N13
\register_file_0|register[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][5]~q\);

-- Location: FF_X51_Y14_N17
\register_file_0|register[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][3]~q\);

-- Location: LCCOMB_X51_Y14_N2
\register_file_0|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux12~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][3]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][3]~q\,
	datad => \register_file_0|register[4][3]~q\,
	combout => \register_file_0|Mux12~0_combout\);

-- Location: FF_X51_Y13_N15
\register_file_0|register[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][3]~q\);

-- Location: FF_X52_Y16_N21
\register_file_0|register[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][0]~q\);

-- Location: FF_X52_Y15_N1
\register_file_0|register[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][0]~q\);

-- Location: LCCOMB_X52_Y15_N24
\register_file_0|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux15~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][0]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][0]~q\,
	datad => \register_file_0|register[4][0]~q\,
	combout => \register_file_0|Mux15~0_combout\);

-- Location: LCCOMB_X52_Y15_N6
\register_file_0|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux15~1_combout\ = (\register_file_0|Mux15~0_combout\ & ((\register_file_0|register[7][0]~q\) # ((!\a1_mux|Mux2~0_combout\)))) # (!\register_file_0|Mux15~0_combout\ & (((\a1_mux|Mux2~0_combout\ & \register_file_0|register[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][0]~q\,
	datab => \register_file_0|Mux15~0_combout\,
	datac => \a1_mux|Mux2~0_combout\,
	datad => \register_file_0|register[5][0]~q\,
	combout => \register_file_0|Mux15~1_combout\);

-- Location: FF_X52_Y13_N3
\register_file_0|register[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][0]~q\);

-- Location: FF_X52_Y12_N23
\register_file_0|register[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][0]~q\);

-- Location: LCCOMB_X52_Y12_N0
\register_file_0|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux15~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][0]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[1][0]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[0][0]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux15~2_combout\);

-- Location: FF_X51_Y13_N17
\register_file_0|register[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][0]~q\);

-- Location: LCCOMB_X52_Y13_N2
\register_file_0|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux15~3_combout\ = (\register_file_0|Mux15~2_combout\ & ((\register_file_0|register[3][0]~q\) # ((!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux15~2_combout\ & (((\register_file_0|register[2][0]~q\ & \a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][0]~q\,
	datab => \register_file_0|Mux15~2_combout\,
	datac => \register_file_0|register[2][0]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux15~3_combout\);

-- Location: LCCOMB_X52_Y15_N22
\register_file_0|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux15~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux15~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux0~0_combout\,
	datac => \register_file_0|Mux15~3_combout\,
	datad => \register_file_0|Mux15~1_combout\,
	combout => \register_file_0|Mux15~4_combout\);

-- Location: FF_X52_Y13_N29
\register_file_0|register[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][2]~q\);

-- Location: FF_X52_Y12_N9
\register_file_0|register[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][2]~q\);

-- Location: LCCOMB_X52_Y12_N12
\register_file_0|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux13~2_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[1][2]~q\) # ((\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[0][2]~q\ & !\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[1][2]~q\,
	datac => \register_file_0|register[0][2]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux13~2_combout\);

-- Location: FF_X51_Y13_N11
\register_file_0|register[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][2]~q\);

-- Location: LCCOMB_X52_Y13_N28
\register_file_0|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux13~3_combout\ = (\register_file_0|Mux13~2_combout\ & ((\register_file_0|register[3][2]~q\) # ((!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux13~2_combout\ & (((\register_file_0|register[2][2]~q\ & \a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][2]~q\,
	datab => \register_file_0|Mux13~2_combout\,
	datac => \register_file_0|register[2][2]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux13~3_combout\);

-- Location: FF_X52_Y14_N31
\register_file_0|register[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][4]~q\);

-- Location: FF_X51_Y14_N13
\register_file_0|register[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][4]~q\);

-- Location: LCCOMB_X51_Y14_N20
\register_file_0|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux11~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][4]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][4]~q\,
	datad => \register_file_0|register[4][4]~q\,
	combout => \register_file_0|Mux11~0_combout\);

-- Location: LCCOMB_X52_Y14_N8
\register_file_0|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux11~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux11~0_combout\ & ((\register_file_0|register[7][4]~q\))) # (!\register_file_0|Mux11~0_combout\ & (\register_file_0|register[5][4]~q\)))) # (!\a1_mux|Mux2~0_combout\ & 
-- (\register_file_0|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|Mux11~0_combout\,
	datac => \register_file_0|register[5][4]~q\,
	datad => \register_file_0|register[7][4]~q\,
	combout => \register_file_0|Mux11~1_combout\);

-- Location: FF_X52_Y13_N7
\register_file_0|register[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][4]~q\);

-- Location: LCCOMB_X52_Y12_N16
\register_file_0|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux11~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][4]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[1][4]~q\,
	datac => \register_file_0|register[0][4]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux11~2_combout\);

-- Location: LCCOMB_X52_Y13_N6
\register_file_0|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux11~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux11~2_combout\ & ((\register_file_0|register[3][4]~q\))) # (!\register_file_0|Mux11~2_combout\ & (\register_file_0|register[2][4]~q\)))) # (!\a1_mux|Mux1~0_combout\ & 
-- (\register_file_0|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|Mux11~2_combout\,
	datac => \register_file_0|register[2][4]~q\,
	datad => \register_file_0|register[3][4]~q\,
	combout => \register_file_0|Mux11~3_combout\);

-- Location: LCCOMB_X52_Y14_N26
\register_file_0|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux11~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux11~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \a1_mux|Mux0~0_combout\,
	datac => \register_file_0|Mux11~1_combout\,
	datad => \register_file_0|Mux11~3_combout\,
	combout => \register_file_0|Mux11~4_combout\);

-- Location: FF_X52_Y14_N21
\register_file_0|register[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][7]~q\);

-- Location: FF_X51_Y14_N31
\register_file_0|register[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][7]~q\);

-- Location: LCCOMB_X51_Y14_N26
\register_file_0|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux24~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[6][7]~q\))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|register[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[4][7]~q\,
	datac => \register_file_0|register[6][7]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux24~0_combout\);

-- Location: LCCOMB_X51_Y14_N0
\register_file_0|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux24~1_combout\ = (\register_file_0|Mux24~0_combout\ & (((\register_file_0|register[7][7]~q\) # (!\a2_mux|Mux2~1_combout\)))) # (!\register_file_0|Mux24~0_combout\ & (\register_file_0|register[5][7]~q\ & ((\a2_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[5][7]~q\,
	datab => \register_file_0|register[7][7]~q\,
	datac => \register_file_0|Mux24~0_combout\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux24~1_combout\);

-- Location: FF_X50_Y12_N25
\register_file_0|register[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][7]~q\);

-- Location: FF_X52_Y12_N21
\register_file_0|register[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][7]~q\);

-- Location: LCCOMB_X52_Y12_N28
\register_file_0|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux24~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][7]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & (\register_file_0|register[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[0][7]~q\,
	datad => \register_file_0|register[1][7]~q\,
	combout => \register_file_0|Mux24~2_combout\);

-- Location: FF_X51_Y13_N31
\register_file_0|register[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][7]~q\);

-- Location: LCCOMB_X50_Y12_N24
\register_file_0|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux24~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux24~2_combout\ & ((\register_file_0|register[3][7]~q\))) # (!\register_file_0|Mux24~2_combout\ & (\register_file_0|register[2][7]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux24~2_combout\,
	datac => \register_file_0|register[2][7]~q\,
	datad => \register_file_0|register[3][7]~q\,
	combout => \register_file_0|Mux24~3_combout\);

-- Location: LCCOMB_X50_Y12_N10
\register_file_0|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux24~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux24~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux24~3_combout\,
	datac => \register_file_0|Mux24~1_combout\,
	datad => \a2_mux|Mux0~1_combout\,
	combout => \register_file_0|Mux24~4_combout\);

-- Location: LCCOMB_X52_Y15_N0
\register_file_0|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux31~0_combout\ = (\a2_mux|Mux2~1_combout\ & (\a2_mux|Mux1~1_combout\)) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[6][0]~q\))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|register[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[4][0]~q\,
	datad => \register_file_0|register[6][0]~q\,
	combout => \register_file_0|Mux31~0_combout\);

-- Location: LCCOMB_X52_Y16_N20
\register_file_0|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux31~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux31~0_combout\ & (\register_file_0|register[7][0]~q\)) # (!\register_file_0|Mux31~0_combout\ & ((\register_file_0|register[5][0]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][0]~q\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[5][0]~q\,
	datad => \register_file_0|Mux31~0_combout\,
	combout => \register_file_0|Mux31~1_combout\);

-- Location: LCCOMB_X52_Y12_N22
\register_file_0|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux31~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][0]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][0]~q\,
	datad => \register_file_0|register[0][0]~q\,
	combout => \register_file_0|Mux31~2_combout\);

-- Location: LCCOMB_X51_Y13_N16
\register_file_0|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux31~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux31~2_combout\ & ((\register_file_0|register[3][0]~q\))) # (!\register_file_0|Mux31~2_combout\ & (\register_file_0|register[2][0]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (((\register_file_0|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|register[2][0]~q\,
	datac => \register_file_0|register[3][0]~q\,
	datad => \register_file_0|Mux31~2_combout\,
	combout => \register_file_0|Mux31~3_combout\);

-- Location: LCCOMB_X52_Y16_N30
\register_file_0|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux31~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux31~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux31~3_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux31~1_combout\,
	combout => \register_file_0|Mux31~4_combout\);

-- Location: LCCOMB_X51_Y14_N30
\register_file_0|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux8~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][7]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[4][7]~q\,
	datad => \register_file_0|register[6][7]~q\,
	combout => \register_file_0|Mux8~0_combout\);

-- Location: LCCOMB_X52_Y14_N20
\register_file_0|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux8~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux8~0_combout\ & (\register_file_0|register[7][7]~q\)) # (!\register_file_0|Mux8~0_combout\ & ((\register_file_0|register[5][7]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[7][7]~q\,
	datac => \register_file_0|register[5][7]~q\,
	datad => \register_file_0|Mux8~0_combout\,
	combout => \register_file_0|Mux8~1_combout\);

-- Location: LCCOMB_X52_Y12_N20
\register_file_0|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux8~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][7]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][7]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[0][7]~q\,
	datac => \register_file_0|register[1][7]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux8~2_combout\);

-- Location: LCCOMB_X51_Y13_N30
\register_file_0|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux8~3_combout\ = (\register_file_0|Mux8~2_combout\ & (((\register_file_0|register[3][7]~q\) # (!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux8~2_combout\ & (\register_file_0|register[2][7]~q\ & ((\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[2][7]~q\,
	datab => \register_file_0|Mux8~2_combout\,
	datac => \register_file_0|register[3][7]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux8~3_combout\);

-- Location: LCCOMB_X47_Y14_N26
\register_file_0|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux8~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux8~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux8~3_combout\,
	datab => \register_file_0|Mux8~1_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux8~4_combout\);

-- Location: LCCOMB_X52_Y15_N20
\register_file_0|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux30~0_combout\ = (\a2_mux|Mux2~1_combout\ & (\a2_mux|Mux1~1_combout\)) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[6][1]~q\))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|register[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[4][1]~q\,
	datad => \register_file_0|register[6][1]~q\,
	combout => \register_file_0|Mux30~0_combout\);

-- Location: LCCOMB_X49_Y14_N20
\register_file_0|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux30~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux30~0_combout\ & ((\register_file_0|register[7][1]~q\))) # (!\register_file_0|Mux30~0_combout\ & (\register_file_0|register[5][1]~q\)))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|Mux30~0_combout\,
	datac => \register_file_0|register[5][1]~q\,
	datad => \register_file_0|register[7][1]~q\,
	combout => \register_file_0|Mux30~1_combout\);

-- Location: LCCOMB_X52_Y12_N24
\register_file_0|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux30~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][1]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][1]~q\,
	datad => \register_file_0|register[0][1]~q\,
	combout => \register_file_0|Mux30~2_combout\);

-- Location: LCCOMB_X51_Y13_N18
\register_file_0|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux30~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux30~2_combout\ & (\register_file_0|register[3][1]~q\)) # (!\register_file_0|Mux30~2_combout\ & ((\register_file_0|register[2][1]~q\))))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux30~2_combout\,
	datac => \register_file_0|register[3][1]~q\,
	datad => \register_file_0|register[2][1]~q\,
	combout => \register_file_0|Mux30~3_combout\);

-- Location: LCCOMB_X49_Y14_N12
\register_file_0|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux30~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux30~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux30~3_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux30~1_combout\,
	combout => \register_file_0|Mux30~4_combout\);

-- Location: LCCOMB_X51_Y14_N10
\register_file_0|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux29~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][2]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][2]~q\,
	datac => \register_file_0|register[4][2]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux29~0_combout\);

-- Location: LCCOMB_X52_Y14_N16
\register_file_0|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux29~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux29~0_combout\ & (\register_file_0|register[7][2]~q\)) # (!\register_file_0|Mux29~0_combout\ & ((\register_file_0|register[5][2]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[7][2]~q\,
	datac => \register_file_0|register[5][2]~q\,
	datad => \register_file_0|Mux29~0_combout\,
	combout => \register_file_0|Mux29~1_combout\);

-- Location: LCCOMB_X52_Y12_N8
\register_file_0|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux29~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][2]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][2]~q\,
	datad => \register_file_0|register[0][2]~q\,
	combout => \register_file_0|Mux29~2_combout\);

-- Location: LCCOMB_X51_Y13_N10
\register_file_0|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux29~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux29~2_combout\ & (\register_file_0|register[3][2]~q\)) # (!\register_file_0|Mux29~2_combout\ & ((\register_file_0|register[2][2]~q\))))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux29~2_combout\,
	datac => \register_file_0|register[3][2]~q\,
	datad => \register_file_0|register[2][2]~q\,
	combout => \register_file_0|Mux29~3_combout\);

-- Location: LCCOMB_X52_Y14_N14
\register_file_0|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux29~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux29~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux29~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux29~1_combout\,
	datab => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux29~3_combout\,
	combout => \register_file_0|Mux29~4_combout\);

-- Location: LCCOMB_X51_Y14_N16
\register_file_0|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux28~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][3]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][3]~q\,
	datac => \register_file_0|register[4][3]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux28~0_combout\);

-- Location: LCCOMB_X52_Y16_N22
\register_file_0|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux28~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux28~0_combout\ & (\register_file_0|register[7][3]~q\)) # (!\register_file_0|Mux28~0_combout\ & ((\register_file_0|register[5][3]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][3]~q\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[5][3]~q\,
	datad => \register_file_0|Mux28~0_combout\,
	combout => \register_file_0|Mux28~1_combout\);

-- Location: LCCOMB_X52_Y12_N4
\register_file_0|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux28~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][3]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][3]~q\,
	datad => \register_file_0|register[0][3]~q\,
	combout => \register_file_0|Mux28~2_combout\);

-- Location: LCCOMB_X51_Y13_N14
\register_file_0|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux28~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux28~2_combout\ & (\register_file_0|register[3][3]~q\)) # (!\register_file_0|Mux28~2_combout\ & ((\register_file_0|register[2][3]~q\))))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux28~2_combout\,
	datac => \register_file_0|register[3][3]~q\,
	datad => \register_file_0|register[2][3]~q\,
	combout => \register_file_0|Mux28~3_combout\);

-- Location: LCCOMB_X47_Y15_N14
\register_file_0|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux28~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux28~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux28~1_combout\,
	datab => \register_file_0|Mux28~3_combout\,
	datad => \a2_mux|Mux0~1_combout\,
	combout => \register_file_0|Mux28~4_combout\);

-- Location: LCCOMB_X51_Y14_N12
\register_file_0|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux27~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][4]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][4]~q\,
	datac => \register_file_0|register[4][4]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux27~0_combout\);

-- Location: LCCOMB_X52_Y14_N30
\register_file_0|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux27~1_combout\ = (\register_file_0|Mux27~0_combout\ & (((\register_file_0|register[7][4]~q\)) # (!\a2_mux|Mux2~1_combout\))) # (!\register_file_0|Mux27~0_combout\ & (\a2_mux|Mux2~1_combout\ & (\register_file_0|register[5][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux27~0_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[5][4]~q\,
	datad => \register_file_0|register[7][4]~q\,
	combout => \register_file_0|Mux27~1_combout\);

-- Location: FF_X51_Y12_N25
\register_file_0|register[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][8]~q\);

-- Location: FF_X51_Y14_N19
\register_file_0|register[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][8]~q\);

-- Location: LCCOMB_X51_Y14_N28
\register_file_0|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux7~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][8]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][8]~q\,
	datad => \register_file_0|register[4][8]~q\,
	combout => \register_file_0|Mux7~0_combout\);

-- Location: LCCOMB_X50_Y12_N20
\register_file_0|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux7~1_combout\ = (\register_file_0|Mux7~0_combout\ & ((\register_file_0|register[7][8]~q\) # ((!\a1_mux|Mux2~0_combout\)))) # (!\register_file_0|Mux7~0_combout\ & (((\register_file_0|register[5][8]~q\ & \a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][8]~q\,
	datab => \register_file_0|register[5][8]~q\,
	datac => \register_file_0|Mux7~0_combout\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux7~1_combout\);

-- Location: FF_X50_Y12_N23
\register_file_0|register[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][8]~q\);

-- Location: FF_X52_Y12_N15
\register_file_0|register[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][8]~q\);

-- Location: LCCOMB_X52_Y12_N30
\register_file_0|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux7~2_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[1][8]~q\) # ((\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[0][8]~q\ & !\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[1][8]~q\,
	datac => \register_file_0|register[0][8]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux7~2_combout\);

-- Location: FF_X51_Y12_N27
\register_file_0|register[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][8]~q\);

-- Location: LCCOMB_X50_Y12_N22
\register_file_0|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux7~3_combout\ = (\register_file_0|Mux7~2_combout\ & (((\register_file_0|register[3][8]~q\)) # (!\a1_mux|Mux1~0_combout\))) # (!\register_file_0|Mux7~2_combout\ & (\a1_mux|Mux1~0_combout\ & (\register_file_0|register[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux7~2_combout\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[2][8]~q\,
	datad => \register_file_0|register[3][8]~q\,
	combout => \register_file_0|Mux7~3_combout\);

-- Location: LCCOMB_X47_Y14_N20
\register_file_0|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux7~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux7~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux7~3_combout\,
	datac => \register_file_0|Mux7~1_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux7~4_combout\);

-- Location: LCCOMB_X51_Y14_N18
\register_file_0|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux23~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][8]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][8]~q\,
	datac => \register_file_0|register[4][8]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux23~0_combout\);

-- Location: LCCOMB_X51_Y12_N24
\register_file_0|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux23~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux23~0_combout\ & ((\register_file_0|register[7][8]~q\))) # (!\register_file_0|Mux23~0_combout\ & (\register_file_0|register[5][8]~q\)))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|Mux23~0_combout\,
	datac => \register_file_0|register[5][8]~q\,
	datad => \register_file_0|register[7][8]~q\,
	combout => \register_file_0|Mux23~1_combout\);

-- Location: LCCOMB_X52_Y12_N14
\register_file_0|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux23~2_combout\ = (\a2_mux|Mux2~1_combout\ & (((\register_file_0|register[1][8]~q\) # (\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & (\register_file_0|register[0][8]~q\ & ((!\a2_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[0][8]~q\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[1][8]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux23~2_combout\);

-- Location: LCCOMB_X51_Y12_N26
\register_file_0|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux23~3_combout\ = (\register_file_0|Mux23~2_combout\ & (((\register_file_0|register[3][8]~q\)) # (!\a2_mux|Mux1~1_combout\))) # (!\register_file_0|Mux23~2_combout\ & (\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux23~2_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[3][8]~q\,
	datad => \register_file_0|register[2][8]~q\,
	combout => \register_file_0|Mux23~3_combout\);

-- Location: LCCOMB_X51_Y12_N28
\register_file_0|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux23~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux23~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux23~3_combout\,
	datad => \register_file_0|Mux23~1_combout\,
	combout => \register_file_0|Mux23~4_combout\);

-- Location: FF_X51_Y12_N7
\register_file_0|register[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][6]~q\);

-- Location: FF_X51_Y14_N5
\register_file_0|register[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][6]~q\);

-- Location: LCCOMB_X51_Y14_N8
\register_file_0|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux9~0_combout\ = (\a1_mux|Mux1~0_combout\ & (((\register_file_0|register[6][6]~q\) # (\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & (\register_file_0|register[4][6]~q\ & ((!\a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[4][6]~q\,
	datac => \register_file_0|register[6][6]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux9~0_combout\);

-- Location: LCCOMB_X51_Y14_N14
\register_file_0|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux9~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux9~0_combout\ & (\register_file_0|register[7][6]~q\)) # (!\register_file_0|Mux9~0_combout\ & ((\register_file_0|register[5][6]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][6]~q\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[5][6]~q\,
	datad => \register_file_0|Mux9~0_combout\,
	combout => \register_file_0|Mux9~1_combout\);

-- Location: FF_X50_Y12_N9
\register_file_0|register[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][6]~q\);

-- Location: FF_X46_Y15_N5
\register_file_0|register[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][6]~q\);

-- Location: LCCOMB_X45_Y15_N12
\register_file_0|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux9~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][6]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[1][6]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[0][6]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux9~2_combout\);

-- Location: FF_X51_Y12_N9
\register_file_0|register[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][6]~q\);

-- Location: LCCOMB_X50_Y12_N8
\register_file_0|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux9~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux9~2_combout\ & (\register_file_0|register[3][6]~q\)) # (!\register_file_0|Mux9~2_combout\ & ((\register_file_0|register[2][6]~q\))))) # (!\a1_mux|Mux1~0_combout\ & 
-- (((\register_file_0|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][6]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[2][6]~q\,
	datad => \register_file_0|Mux9~2_combout\,
	combout => \register_file_0|Mux9~3_combout\);

-- Location: LCCOMB_X46_Y14_N4
\register_file_0|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux9~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux9~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux9~3_combout\,
	datab => \a1_mux|Mux0~0_combout\,
	datad => \register_file_0|Mux9~1_combout\,
	combout => \register_file_0|Mux9~4_combout\);

-- Location: LCCOMB_X51_Y14_N4
\register_file_0|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux25~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][6]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][6]~q\,
	datac => \register_file_0|register[4][6]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux25~0_combout\);

-- Location: LCCOMB_X51_Y12_N6
\register_file_0|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux25~1_combout\ = (\register_file_0|Mux25~0_combout\ & ((\register_file_0|register[7][6]~q\) # ((!\a2_mux|Mux2~1_combout\)))) # (!\register_file_0|Mux25~0_combout\ & (((\register_file_0|register[5][6]~q\ & \a2_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][6]~q\,
	datab => \register_file_0|Mux25~0_combout\,
	datac => \register_file_0|register[5][6]~q\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux25~1_combout\);

-- Location: LCCOMB_X46_Y15_N4
\register_file_0|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux25~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][6]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][6]~q\,
	datad => \register_file_0|register[0][6]~q\,
	combout => \register_file_0|Mux25~2_combout\);

-- Location: LCCOMB_X51_Y12_N8
\register_file_0|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux25~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux25~2_combout\ & (\register_file_0|register[3][6]~q\)) # (!\register_file_0|Mux25~2_combout\ & ((\register_file_0|register[2][6]~q\))))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux25~2_combout\,
	datac => \register_file_0|register[3][6]~q\,
	datad => \register_file_0|register[2][6]~q\,
	combout => \register_file_0|Mux25~3_combout\);

-- Location: LCCOMB_X51_Y12_N18
\register_file_0|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux25~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux25~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux25~3_combout\,
	datad => \register_file_0|Mux25~1_combout\,
	combout => \register_file_0|Mux25~4_combout\);

-- Location: LCCOMB_X51_Y14_N6
\register_file_0|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux26~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & (\register_file_0|register[6][5]~q\)) # (!\a2_mux|Mux1~1_combout\ & 
-- ((\register_file_0|register[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[6][5]~q\,
	datac => \register_file_0|register[4][5]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux26~0_combout\);

-- Location: LCCOMB_X49_Y14_N6
\register_file_0|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux26~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux26~0_combout\ & (\register_file_0|register[7][5]~q\)) # (!\register_file_0|Mux26~0_combout\ & ((\register_file_0|register[5][5]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][5]~q\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[5][5]~q\,
	datad => \register_file_0|Mux26~0_combout\,
	combout => \register_file_0|Mux26~1_combout\);

-- Location: LCCOMB_X52_Y12_N26
\register_file_0|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux26~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][5]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][5]~q\,
	datad => \register_file_0|register[0][5]~q\,
	combout => \register_file_0|Mux26~2_combout\);

-- Location: LCCOMB_X51_Y13_N12
\register_file_0|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux26~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux26~2_combout\ & (\register_file_0|register[3][5]~q\)) # (!\register_file_0|Mux26~2_combout\ & ((\register_file_0|register[2][5]~q\))))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux26~2_combout\,
	datac => \register_file_0|register[3][5]~q\,
	datad => \register_file_0|register[2][5]~q\,
	combout => \register_file_0|Mux26~3_combout\);

-- Location: LCCOMB_X49_Y14_N30
\register_file_0|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux26~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux26~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux26~1_combout\,
	datab => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux26~3_combout\,
	combout => \register_file_0|Mux26~4_combout\);

-- Location: FF_X51_Y12_N13
\register_file_0|register[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][10]~q\);

-- Location: FF_X50_Y14_N5
\register_file_0|register[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][10]~q\);

-- Location: LCCOMB_X50_Y14_N18
\register_file_0|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux21~0_combout\ = (\a2_mux|Mux1~1_combout\ & (((\register_file_0|register[6][10]~q\) # (\a2_mux|Mux2~1_combout\)))) # (!\a2_mux|Mux1~1_combout\ & (\register_file_0|register[4][10]~q\ & ((!\a2_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|register[4][10]~q\,
	datac => \register_file_0|register[6][10]~q\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux21~0_combout\);

-- Location: LCCOMB_X50_Y14_N14
\register_file_0|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux21~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux21~0_combout\ & ((\register_file_0|register[7][10]~q\))) # (!\register_file_0|Mux21~0_combout\ & (\register_file_0|register[5][10]~q\)))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[5][10]~q\,
	datab => \register_file_0|register[7][10]~q\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|Mux21~0_combout\,
	combout => \register_file_0|Mux21~1_combout\);

-- Location: FF_X50_Y12_N3
\register_file_0|register[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][10]~q\);

-- Location: FF_X46_Y15_N23
\register_file_0|register[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][10]~q\);

-- Location: LCCOMB_X45_Y15_N8
\register_file_0|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux21~2_combout\ = (\a2_mux|Mux1~1_combout\ & (\a2_mux|Mux2~1_combout\)) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[1][10]~q\))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|register[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[0][10]~q\,
	datad => \register_file_0|register[1][10]~q\,
	combout => \register_file_0|Mux21~2_combout\);

-- Location: FF_X51_Y12_N31
\register_file_0|register[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][10]~q\);

-- Location: LCCOMB_X50_Y12_N2
\register_file_0|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux21~3_combout\ = (\register_file_0|Mux21~2_combout\ & ((\register_file_0|register[3][10]~q\) # ((!\a2_mux|Mux1~1_combout\)))) # (!\register_file_0|Mux21~2_combout\ & (((\register_file_0|register[2][10]~q\ & \a2_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][10]~q\,
	datab => \register_file_0|Mux21~2_combout\,
	datac => \register_file_0|register[2][10]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux21~3_combout\);

-- Location: LCCOMB_X50_Y14_N8
\register_file_0|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux21~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux21~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux21~1_combout\,
	datac => \register_file_0|Mux21~3_combout\,
	datad => \a2_mux|Mux0~1_combout\,
	combout => \register_file_0|Mux21~4_combout\);

-- Location: FF_X50_Y12_N5
\register_file_0|register[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][9]~q\);

-- Location: FF_X46_Y15_N9
\register_file_0|register[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][9]~q\);

-- Location: LCCOMB_X45_Y15_N14
\register_file_0|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux22~2_combout\ = (\a2_mux|Mux1~1_combout\ & (((\a2_mux|Mux2~1_combout\)))) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & (\register_file_0|register[1][9]~q\)) # (!\a2_mux|Mux2~1_combout\ & 
-- ((\register_file_0|register[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|register[1][9]~q\,
	datac => \register_file_0|register[0][9]~q\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux22~2_combout\);

-- Location: FF_X51_Y12_N11
\register_file_0|register[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][9]~q\);

-- Location: LCCOMB_X50_Y12_N4
\register_file_0|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux22~3_combout\ = (\register_file_0|Mux22~2_combout\ & (((\register_file_0|register[3][9]~q\)) # (!\a2_mux|Mux1~1_combout\))) # (!\register_file_0|Mux22~2_combout\ & (\a2_mux|Mux1~1_combout\ & (\register_file_0|register[2][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux22~2_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[2][9]~q\,
	datad => \register_file_0|register[3][9]~q\,
	combout => \register_file_0|Mux22~3_combout\);

-- Location: LCCOMB_X50_Y14_N10
\register_file_0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux6~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|register[6][9]~q\) # ((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & (((\register_file_0|register[4][9]~q\ & !\a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[6][9]~q\,
	datac => \register_file_0|register[4][9]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux6~0_combout\);

-- Location: LCCOMB_X51_Y12_N16
\register_file_0|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux6~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux6~0_combout\ & ((\register_file_0|register[7][9]~q\))) # (!\register_file_0|Mux6~0_combout\ & (\register_file_0|register[5][9]~q\)))) # (!\a1_mux|Mux2~0_combout\ & 
-- (\register_file_0|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|Mux6~0_combout\,
	datac => \register_file_0|register[5][9]~q\,
	datad => \register_file_0|register[7][9]~q\,
	combout => \register_file_0|Mux6~1_combout\);

-- Location: LCCOMB_X46_Y15_N8
\register_file_0|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux6~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][9]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][9]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[0][9]~q\,
	datac => \register_file_0|register[1][9]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux6~2_combout\);

-- Location: LCCOMB_X51_Y12_N10
\register_file_0|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux6~3_combout\ = (\register_file_0|Mux6~2_combout\ & (((\register_file_0|register[3][9]~q\) # (!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux6~2_combout\ & (\register_file_0|register[2][9]~q\ & ((\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux6~2_combout\,
	datab => \register_file_0|register[2][9]~q\,
	datac => \register_file_0|register[3][9]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux6~3_combout\);

-- Location: LCCOMB_X47_Y14_N22
\register_file_0|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux6~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux6~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux6~3_combout\,
	datab => \a1_mux|Mux0~0_combout\,
	datad => \register_file_0|Mux6~1_combout\,
	combout => \register_file_0|Mux6~4_combout\);

-- Location: LCCOMB_X50_Y14_N4
\register_file_0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux5~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][10]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[4][10]~q\,
	datad => \register_file_0|register[6][10]~q\,
	combout => \register_file_0|Mux5~0_combout\);

-- Location: LCCOMB_X51_Y12_N12
\register_file_0|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux5~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux5~0_combout\ & (\register_file_0|register[7][10]~q\)) # (!\register_file_0|Mux5~0_combout\ & ((\register_file_0|register[5][10]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[7][10]~q\,
	datac => \register_file_0|register[5][10]~q\,
	datad => \register_file_0|Mux5~0_combout\,
	combout => \register_file_0|Mux5~1_combout\);

-- Location: LCCOMB_X46_Y15_N22
\register_file_0|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux5~2_combout\ = (\a1_mux|Mux2~0_combout\ & ((\a1_mux|Mux1~0_combout\) # ((\register_file_0|register[1][10]~q\)))) # (!\a1_mux|Mux2~0_combout\ & (!\a1_mux|Mux1~0_combout\ & ((\register_file_0|register[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[1][10]~q\,
	datad => \register_file_0|register[0][10]~q\,
	combout => \register_file_0|Mux5~2_combout\);

-- Location: LCCOMB_X51_Y12_N30
\register_file_0|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux5~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux5~2_combout\ & (\register_file_0|register[3][10]~q\)) # (!\register_file_0|Mux5~2_combout\ & ((\register_file_0|register[2][10]~q\))))) # (!\a1_mux|Mux1~0_combout\ & 
-- (\register_file_0|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|Mux5~2_combout\,
	datac => \register_file_0|register[3][10]~q\,
	datad => \register_file_0|register[2][10]~q\,
	combout => \register_file_0|Mux5~3_combout\);

-- Location: LCCOMB_X51_Y12_N4
\register_file_0|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux5~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux5~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \a1_mux|Mux0~0_combout\,
	datac => \register_file_0|Mux5~3_combout\,
	datad => \register_file_0|Mux5~1_combout\,
	combout => \register_file_0|Mux5~4_combout\);

-- Location: FF_X49_Y14_N9
\register_file_0|register[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][12]~q\);

-- Location: FF_X50_Y14_N1
\register_file_0|register[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][12]~q\);

-- Location: LCCOMB_X50_Y14_N30
\register_file_0|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux19~0_combout\ = (\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\) # ((\register_file_0|register[6][12]~q\)))) # (!\a2_mux|Mux1~1_combout\ & (!\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[6][12]~q\,
	datad => \register_file_0|register[4][12]~q\,
	combout => \register_file_0|Mux19~0_combout\);

-- Location: LCCOMB_X49_Y14_N10
\register_file_0|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux19~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux19~0_combout\ & ((\register_file_0|register[7][12]~q\))) # (!\register_file_0|Mux19~0_combout\ & (\register_file_0|register[5][12]~q\)))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|register[5][12]~q\,
	datac => \register_file_0|Mux19~0_combout\,
	datad => \register_file_0|register[7][12]~q\,
	combout => \register_file_0|Mux19~1_combout\);

-- Location: FF_X46_Y15_N19
\register_file_0|register[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][12]~q\);

-- Location: LCCOMB_X45_Y15_N4
\register_file_0|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux19~2_combout\ = (\a2_mux|Mux1~1_combout\ & (\a2_mux|Mux2~1_combout\)) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[1][12]~q\))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|register[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[0][12]~q\,
	datad => \register_file_0|register[1][12]~q\,
	combout => \register_file_0|Mux19~2_combout\);

-- Location: LCCOMB_X45_Y14_N8
\register_file_0|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux19~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux19~2_combout\ & ((\register_file_0|register[3][12]~q\))) # (!\register_file_0|Mux19~2_combout\ & (\register_file_0|register[2][12]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux19~2_combout\,
	datac => \register_file_0|register[2][12]~q\,
	datad => \register_file_0|register[3][12]~q\,
	combout => \register_file_0|Mux19~3_combout\);

-- Location: LCCOMB_X49_Y14_N28
\register_file_0|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux19~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux19~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux19~3_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux19~1_combout\,
	combout => \register_file_0|Mux19~4_combout\);

-- Location: FF_X51_Y12_N23
\register_file_0|register[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][11]~q\);

-- Location: FF_X50_Y14_N27
\register_file_0|register[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][11]~q\);

-- Location: LCCOMB_X50_Y14_N28
\register_file_0|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux20~0_combout\ = (\a2_mux|Mux2~1_combout\ & (((\a2_mux|Mux1~1_combout\)))) # (!\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[6][11]~q\))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|register[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[4][11]~q\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[6][11]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux20~0_combout\);

-- Location: LCCOMB_X44_Y14_N24
\register_file_0|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux20~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux20~0_combout\ & (\register_file_0|register[7][11]~q\)) # (!\register_file_0|Mux20~0_combout\ & ((\register_file_0|register[5][11]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \register_file_0|Mux20~0_combout\,
	datac => \register_file_0|register[7][11]~q\,
	datad => \register_file_0|register[5][11]~q\,
	combout => \register_file_0|Mux20~1_combout\);

-- Location: FF_X45_Y14_N29
\register_file_0|register[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][11]~q\);

-- Location: FF_X46_Y15_N3
\register_file_0|register[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux4~1_combout\,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][11]~q\);

-- Location: LCCOMB_X46_Y15_N12
\register_file_0|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux20~2_combout\ = (\a2_mux|Mux1~1_combout\ & (((\a2_mux|Mux2~1_combout\)))) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[1][11]~q\))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|register[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[0][11]~q\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|register[1][11]~q\,
	combout => \register_file_0|Mux20~2_combout\);

-- Location: FF_X47_Y12_N29
\register_file_0|register[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][11]~q\);

-- Location: LCCOMB_X45_Y14_N28
\register_file_0|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux20~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux20~2_combout\ & ((\register_file_0|register[3][11]~q\))) # (!\register_file_0|Mux20~2_combout\ & (\register_file_0|register[2][11]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux20~2_combout\,
	datac => \register_file_0|register[2][11]~q\,
	datad => \register_file_0|register[3][11]~q\,
	combout => \register_file_0|Mux20~3_combout\);

-- Location: LCCOMB_X44_Y14_N30
\register_file_0|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux20~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux20~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux20~1_combout\,
	datad => \register_file_0|Mux20~3_combout\,
	combout => \register_file_0|Mux20~4_combout\);

-- Location: LCCOMB_X50_Y14_N26
\register_file_0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux4~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|register[6][11]~q\) # ((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & (((\register_file_0|register[4][11]~q\ & !\a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[6][11]~q\,
	datac => \register_file_0|register[4][11]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux4~0_combout\);

-- Location: LCCOMB_X51_Y12_N22
\register_file_0|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux4~1_combout\ = (\register_file_0|Mux4~0_combout\ & ((\register_file_0|register[7][11]~q\) # ((!\a1_mux|Mux2~0_combout\)))) # (!\register_file_0|Mux4~0_combout\ & (((\register_file_0|register[5][11]~q\ & \a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][11]~q\,
	datab => \register_file_0|Mux4~0_combout\,
	datac => \register_file_0|register[5][11]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux4~1_combout\);

-- Location: LCCOMB_X45_Y15_N10
\register_file_0|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux4~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][11]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[1][11]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[0][11]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux4~2_combout\);

-- Location: LCCOMB_X47_Y12_N28
\register_file_0|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux4~3_combout\ = (\register_file_0|Mux4~2_combout\ & (((\register_file_0|register[3][11]~q\) # (!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux4~2_combout\ & (\register_file_0|register[2][11]~q\ & ((\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux4~2_combout\,
	datab => \register_file_0|register[2][11]~q\,
	datac => \register_file_0|register[3][11]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux4~3_combout\);

-- Location: LCCOMB_X47_Y12_N22
\register_file_0|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux4~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux4~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux4~1_combout\,
	datac => \a1_mux|Mux0~0_combout\,
	datad => \register_file_0|Mux4~3_combout\,
	combout => \register_file_0|Mux4~4_combout\);

-- Location: LCCOMB_X50_Y14_N0
\register_file_0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux3~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|register[6][12]~q\) # ((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & (((\register_file_0|register[4][12]~q\ & !\a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[6][12]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[4][12]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y14_N8
\register_file_0|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux3~1_combout\ = (\register_file_0|Mux3~0_combout\ & ((\register_file_0|register[7][12]~q\) # ((!\a1_mux|Mux2~0_combout\)))) # (!\register_file_0|Mux3~0_combout\ & (((\register_file_0|register[5][12]~q\ & \a1_mux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][12]~q\,
	datab => \register_file_0|Mux3~0_combout\,
	datac => \register_file_0|register[5][12]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux3~1_combout\);

-- Location: LCCOMB_X46_Y15_N18
\register_file_0|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux3~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][12]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][12]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[0][12]~q\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[1][12]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux3~2_combout\);

-- Location: FF_X46_Y14_N31
\register_file_0|register[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][14]~q\);

-- Location: FF_X50_Y14_N13
\register_file_0|register[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][14]~q\);

-- Location: LCCOMB_X50_Y14_N2
\register_file_0|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux17~0_combout\ = (\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\) # ((\register_file_0|register[6][14]~q\)))) # (!\a2_mux|Mux1~1_combout\ & (!\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[6][14]~q\,
	datad => \register_file_0|register[4][14]~q\,
	combout => \register_file_0|Mux17~0_combout\);

-- Location: LCCOMB_X52_Y13_N8
\register_file_0|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux17~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux17~0_combout\ & ((\register_file_0|register[7][14]~q\))) # (!\register_file_0|Mux17~0_combout\ & (\register_file_0|register[5][14]~q\)))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[5][14]~q\,
	datab => \register_file_0|register[7][14]~q\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|Mux17~0_combout\,
	combout => \register_file_0|Mux17~1_combout\);

-- Location: FF_X46_Y15_N17
\register_file_0|register[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][14]~q\);

-- Location: LCCOMB_X45_Y15_N16
\register_file_0|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux17~2_combout\ = (\a2_mux|Mux1~1_combout\ & (((\a2_mux|Mux2~1_combout\)))) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & (\register_file_0|register[1][14]~q\)) # (!\a2_mux|Mux2~1_combout\ & 
-- ((\register_file_0|register[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[1][14]~q\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[0][14]~q\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux17~2_combout\);

-- Location: LCCOMB_X52_Y13_N26
\register_file_0|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux17~3_combout\ = (\register_file_0|Mux17~2_combout\ & ((\register_file_0|register[3][14]~q\) # ((!\a2_mux|Mux1~1_combout\)))) # (!\register_file_0|Mux17~2_combout\ & (((\register_file_0|register[2][14]~q\ & \a2_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux17~2_combout\,
	datab => \register_file_0|register[3][14]~q\,
	datac => \register_file_0|register[2][14]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux17~3_combout\);

-- Location: LCCOMB_X52_Y13_N12
\register_file_0|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux17~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux17~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux17~3_combout\,
	datab => \register_file_0|Mux17~1_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	combout => \register_file_0|Mux17~4_combout\);

-- Location: LCCOMB_X50_Y14_N12
\register_file_0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux1~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][14]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[4][14]~q\,
	datad => \register_file_0|register[6][14]~q\,
	combout => \register_file_0|Mux1~0_combout\);

-- Location: LCCOMB_X46_Y14_N30
\register_file_0|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux1~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux1~0_combout\ & (\register_file_0|register[7][14]~q\)) # (!\register_file_0|Mux1~0_combout\ & ((\register_file_0|register[5][14]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][14]~q\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[5][14]~q\,
	datad => \register_file_0|Mux1~0_combout\,
	combout => \register_file_0|Mux1~1_combout\);

-- Location: LCCOMB_X46_Y15_N16
\register_file_0|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux1~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][14]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][14]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[0][14]~q\,
	datac => \register_file_0|register[1][14]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux1~2_combout\);

-- Location: LCCOMB_X50_Y15_N24
\register_file_0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux0~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][15]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[4][15]~q\,
	datad => \register_file_0|register[6][15]~q\,
	combout => \register_file_0|Mux0~0_combout\);

-- Location: LCCOMB_X52_Y16_N24
\register_file_0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux0~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux0~0_combout\ & (\register_file_0|register[7][15]~q\)) # (!\register_file_0|Mux0~0_combout\ & ((\register_file_0|register[5][15]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][15]~q\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[5][15]~q\,
	datad => \register_file_0|Mux0~0_combout\,
	combout => \register_file_0|Mux0~1_combout\);

-- Location: LCCOMB_X46_Y15_N20
\register_file_0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux0~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][15]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][15]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[0][15]~q\,
	datac => \register_file_0|register[1][15]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux0~2_combout\);

-- Location: LCCOMB_X45_Y14_N16
\register_file_0|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux0~3_combout\ = (\register_file_0|Mux0~2_combout\ & (((\register_file_0|register[3][15]~q\) # (!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux0~2_combout\ & (\register_file_0|register[2][15]~q\ & ((\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[2][15]~q\,
	datab => \register_file_0|Mux0~2_combout\,
	datac => \register_file_0|register[3][15]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux0~3_combout\);

-- Location: LCCOMB_X48_Y14_N10
\register_file_0|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux0~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux0~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux0~1_combout\,
	datac => \register_file_0|Mux0~3_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux0~4_combout\);

-- Location: FF_X52_Y14_N11
\register_file_0|register[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][13]~q\);

-- Location: FF_X50_Y14_N7
\register_file_0|register[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][13]~q\);

-- Location: LCCOMB_X50_Y14_N16
\register_file_0|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux18~0_combout\ = (\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\) # ((\register_file_0|register[6][13]~q\)))) # (!\a2_mux|Mux1~1_combout\ & (!\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[6][13]~q\,
	datad => \register_file_0|register[4][13]~q\,
	combout => \register_file_0|Mux18~0_combout\);

-- Location: LCCOMB_X52_Y14_N4
\register_file_0|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux18~1_combout\ = (\register_file_0|Mux18~0_combout\ & ((\register_file_0|register[7][13]~q\) # ((!\a2_mux|Mux2~1_combout\)))) # (!\register_file_0|Mux18~0_combout\ & (((\a2_mux|Mux2~1_combout\ & \register_file_0|register[5][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][13]~q\,
	datab => \register_file_0|Mux18~0_combout\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|register[5][13]~q\,
	combout => \register_file_0|Mux18~1_combout\);

-- Location: FF_X45_Y14_N27
\register_file_0|register[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][13]~q\);

-- Location: FF_X46_Y15_N25
\register_file_0|register[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][13]~q\);

-- Location: LCCOMB_X45_Y15_N22
\register_file_0|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux18~2_combout\ = (\a2_mux|Mux1~1_combout\ & (\a2_mux|Mux2~1_combout\)) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[1][13]~q\))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|register[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[0][13]~q\,
	datad => \register_file_0|register[1][13]~q\,
	combout => \register_file_0|Mux18~2_combout\);

-- Location: FF_X45_Y14_N13
\register_file_0|register[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][13]~q\);

-- Location: LCCOMB_X45_Y14_N26
\register_file_0|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux18~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux18~2_combout\ & ((\register_file_0|register[3][13]~q\))) # (!\register_file_0|Mux18~2_combout\ & (\register_file_0|register[2][13]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux18~2_combout\,
	datac => \register_file_0|register[2][13]~q\,
	datad => \register_file_0|register[3][13]~q\,
	combout => \register_file_0|Mux18~3_combout\);

-- Location: LCCOMB_X52_Y14_N6
\register_file_0|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux18~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux18~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux18~1_combout\,
	datad => \register_file_0|Mux18~3_combout\,
	combout => \register_file_0|Mux18~4_combout\);

-- Location: LCCOMB_X50_Y14_N6
\register_file_0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux2~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][13]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[4][13]~q\,
	datad => \register_file_0|register[6][13]~q\,
	combout => \register_file_0|Mux2~0_combout\);

-- Location: LCCOMB_X52_Y14_N10
\register_file_0|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux2~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux2~0_combout\ & ((\register_file_0|register[7][13]~q\))) # (!\register_file_0|Mux2~0_combout\ & (\register_file_0|register[5][13]~q\)))) # (!\a1_mux|Mux2~0_combout\ & 
-- (\register_file_0|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|Mux2~0_combout\,
	datac => \register_file_0|register[5][13]~q\,
	datad => \register_file_0|register[7][13]~q\,
	combout => \register_file_0|Mux2~1_combout\);

-- Location: LCCOMB_X46_Y15_N24
\register_file_0|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux2~2_combout\ = (\a1_mux|Mux2~0_combout\ & (((\register_file_0|register[1][13]~q\) # (\a1_mux|Mux1~0_combout\)))) # (!\a1_mux|Mux2~0_combout\ & (\register_file_0|register[0][13]~q\ & ((!\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[0][13]~q\,
	datac => \register_file_0|register[1][13]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux2~2_combout\);

-- Location: LCCOMB_X45_Y14_N12
\register_file_0|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux2~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux2~2_combout\ & ((\register_file_0|register[3][13]~q\))) # (!\register_file_0|Mux2~2_combout\ & (\register_file_0|register[2][13]~q\)))) # (!\a1_mux|Mux1~0_combout\ & 
-- (((\register_file_0|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[2][13]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[3][13]~q\,
	datad => \register_file_0|Mux2~2_combout\,
	combout => \register_file_0|Mux2~3_combout\);

-- Location: LCCOMB_X48_Y14_N28
\register_file_0|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux2~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux2~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \a1_mux|Mux0~0_combout\,
	datac => \register_file_0|Mux2~1_combout\,
	datad => \register_file_0|Mux2~3_combout\,
	combout => \register_file_0|Mux2~4_combout\);

-- Location: LCCOMB_X49_Y17_N22
\Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~1_combout\ = (next_state(0) & (!next_state(1) & (!next_state(3) & next_state(2)))) # (!next_state(0) & (!next_state(2) & (next_state(1) $ (next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(3),
	datac => next_state(0),
	datad => next_state(2),
	combout => \Selector23~1_combout\);

-- Location: LCCOMB_X48_Y14_N6
\alu_0|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux21~18_combout\ = (\alu_0|Mux21~9_combout\ & (\aluB_mux|Mux2~1_combout\ $ (((\alusrcA~q\) # (!\t1|temp_op\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(13),
	datab => \alu_0|Mux21~9_combout\,
	datac => \alusrcA~q\,
	datad => \aluB_mux|Mux2~1_combout\,
	combout => \alu_0|Mux21~18_combout\);

-- Location: LCCOMB_X51_Y16_N24
\Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~9_combout\ = (next_state(1) & (((next_state(2) & !next_state(0))))) # (!next_state(1) & (next_state(2) $ (((next_state(3) & !next_state(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(3),
	datac => next_state(2),
	datad => next_state(0),
	combout => \Selector0~9_combout\);

-- Location: LCCOMB_X51_Y16_N22
\Selector11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~8_combout\ = (next_state(4) & (((\shifter_0|sF~q\)))) # (!next_state(4) & (!next_state(5) & ((next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => \shifter_0|sF~q\,
	datac => next_state(2),
	datad => next_state(4),
	combout => \Selector11~8_combout\);

-- Location: LCCOMB_X41_Y16_N20
\shifter_0|i[0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[0]~93_combout\ = !\shifter_0|i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \shifter_0|i\(0),
	combout => \shifter_0|i[0]~93_combout\);

-- Location: LCCOMB_X47_Y15_N22
\ir_0|ir3[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir3\(0) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(3))) # (!\ir_write~q\ & ((\ir_0|ir3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(3),
	datac => \ir_0|ir3\(0),
	datad => \ir_write~q\,
	combout => \ir_0|ir3\(0));

-- Location: LCCOMB_X48_Y17_N28
\alu_0|Out_ALU_CFlag\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_CFlag~combout\ = (\alu_0|Mux20~0_combout\ & (\alu_0|Add0~32_combout\)) # (!\alu_0|Mux20~0_combout\ & ((\alu_0|Out_ALU_CFlag~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~32_combout\,
	datab => \alu_0|Out_ALU_CFlag~combout\,
	datad => \alu_0|Mux20~0_combout\,
	combout => \alu_0|Out_ALU_CFlag~combout\);

-- Location: LCCOMB_X52_Y16_N26
\register_file_0|Out_RF_Read_data2[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(7) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux24~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux24~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(7),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(7));

-- Location: LCCOMB_X52_Y16_N6
\register_file_0|Out_RF_Read_data2[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(0) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Mux31~4_combout\))) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Out_RF_Read_data2\(0),
	datac => \register_file_0|Mux31~4_combout\,
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(0));

-- Location: LCCOMB_X47_Y14_N12
\register_file_0|Out_RF_Read_data1[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(7) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux8~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux8~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(7),
	combout => \register_file_0|Out_RF_Read_data1\(7));

-- Location: LCCOMB_X52_Y13_N16
\register_file_0|Out_RF_Read_data2[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(2) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux29~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux29~4_combout\,
	datab => \register_file_0|Out_RF_Read_data2\(2),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(2));

-- Location: LCCOMB_X47_Y15_N8
\register_file_0|Out_RF_Read_data2[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(3) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux28~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux28~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(3),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(3));

-- Location: LCCOMB_X47_Y14_N0
\register_file_0|Out_RF_Read_data1[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(8) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux7~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux7~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(8),
	combout => \register_file_0|Out_RF_Read_data1\(8));

-- Location: LCCOMB_X44_Y14_N26
\register_file_0|Out_RF_Read_data2[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(8) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux23~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux23~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(8),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(8));

-- Location: LCCOMB_X46_Y14_N8
\register_file_0|Out_RF_Read_data1[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(6) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux9~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux9~4_combout\,
	datac => \register_file_0|Out_RF_Read_data1\(6),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(6));

-- Location: LCCOMB_X46_Y14_N26
\register_file_0|Out_RF_Read_data2[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(6) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux25~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux25~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(6),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(6));

-- Location: LCCOMB_X49_Y14_N4
\register_file_0|Out_RF_Read_data2[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(5) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux26~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux26~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(5),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(5));

-- Location: LCCOMB_X46_Y14_N12
\register_file_0|Out_RF_Read_data2[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(10) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Mux21~4_combout\))) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Out_RF_Read_data2\(10),
	datac => \register_file_0|Mux21~4_combout\,
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(10));

-- Location: LCCOMB_X47_Y14_N2
\register_file_0|Out_RF_Read_data1[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(9) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux6~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux6~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(9),
	combout => \register_file_0|Out_RF_Read_data1\(9));

-- Location: LCCOMB_X46_Y14_N0
\register_file_0|Out_RF_Read_data1[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(10) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Mux5~4_combout\))) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Out_RF_Read_data1\(10),
	datac => \register_file_0|Mux5~4_combout\,
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(10));

-- Location: LCCOMB_X49_Y14_N16
\register_file_0|Out_RF_Read_data2[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(12) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux19~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux19~4_combout\,
	datac => \register_file_0|always1~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data2\(12),
	combout => \register_file_0|Out_RF_Read_data2\(12));

-- Location: LCCOMB_X47_Y12_N20
\register_file_0|Out_RF_Read_data1[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(11) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux4~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux4~4_combout\,
	datab => \register_file_0|Out_RF_Read_data1\(11),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(11));

-- Location: LCCOMB_X48_Y14_N22
\register_file_0|Out_RF_Read_data1[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(13) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux2~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux2~4_combout\,
	datac => \register_file_0|Out_RF_Read_data1\(13),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(13));

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X25_Y21_N31
\auto_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(13));

-- Location: FF_X24_Y19_N17
\auto_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: FF_X24_Y19_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: FF_X27_Y22_N31
\auto_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][4]~q\);

-- Location: FF_X27_Y22_N9
\auto_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][5]~q\);

-- Location: FF_X25_Y21_N23
\auto_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X26_Y21_N6
\auto_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X26_Y22_N10
\auto_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: FF_X27_Y22_N13
\auto_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][4]~q\);

-- Location: FF_X27_Y21_N7
\auto_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X27_Y22_N30
\auto_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][4]~q\,
	datab => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: FF_X27_Y21_N25
\auto_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][5]~q\);

-- Location: FF_X27_Y21_N11
\auto_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X27_Y22_N8
\auto_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][5]~q\,
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCCOMB_X27_Y21_N26
\auto_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X26_Y21_N26
\auto_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(2),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|node_ena~0_combout\,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X25_Y21_N30
\auto_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X25_Y21_N22
\auto_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X26_Y21_N23
\auto_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X27_Y22_N2
\auto_hub|Equal6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X26_Y22_N30
\auto_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal6~0_combout\,
	datab => \auto_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X27_Y22_N12
\auto_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X27_Y21_N6
\auto_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: LCCOMB_X27_Y21_N24
\auto_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][5]~q\,
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X27_Y21_N10
\auto_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][5]~q\,
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X27_Y22_N14
\auto_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X25_Y21_N19
\auto_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X24_Y19_N16
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCCOMB_X26_Y21_N22
\auto_hub|hub_mode_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal6~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~7_combout\);

-- Location: LCCOMB_X27_Y21_N12
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X28_Y21_N23
\auto_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X25_Y21_N18
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X24_Y19_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCCOMB_X28_Y21_N2
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X28_Y21_N29
\auto_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X28_Y21_N22
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X27_Y21_N0
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X27_Y21_N2
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X28_Y21_N28
\auto_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X21_Y23_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X21_Y23_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X21_Y23_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X21_Y23_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X26_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: FF_X26_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: FF_X26_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCCOMB_X21_Y23_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X21_Y23_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X21_Y23_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X21_Y23_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X21_Y23_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X25_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X25_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X25_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X25_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X25_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X25_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X25_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X25_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X25_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X25_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X26_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X26_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X26_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: LCCOMB_X26_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: FF_X20_Y23_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X20_Y23_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X20_Y23_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: M9K_X22_Y20_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 23,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 23,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X25_Y23_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X25_Y23_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X25_Y23_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X25_Y23_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X25_Y23_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X23_Y20_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X23_Y20_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X23_Y20_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X23_Y20_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X23_Y20_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X23_Y20_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X23_Y20_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X25_Y23_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y23_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X25_Y23_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X25_Y23_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X25_Y23_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X25_Y23_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\);

-- Location: LCCOMB_X23_Y20_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X23_Y20_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X23_Y20_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X23_Y20_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X23_Y20_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X23_Y20_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X23_Y20_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: LCCOMB_X26_Y23_N6
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][7]~q\,
	datab => \auto_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: FF_X21_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: FF_X27_Y24_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: FF_X29_Y23_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X27_Y24_N18
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X26_Y23_N22
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	datac => \auto_hub|irf_reg[1][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: FF_X21_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X21_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X21_Y23_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y23_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_hub|irf_reg[1][7]~q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X21_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X27_Y24_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: FF_X27_Y24_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X27_Y24_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X29_Y23_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X30_Y23_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X29_Y23_N13
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: FF_X29_Y23_N7
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: FF_X29_Y23_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCCOMB_X29_Y23_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: FF_X29_Y23_N21
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X29_Y23_N14
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X29_Y23_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X29_Y24_N27
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: FF_X25_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X27_Y23_N26
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X29_Y24_N2
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCCOMB_X26_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: FF_X21_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X21_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X21_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X25_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: FF_X24_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: FF_X21_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X21_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X21_Y23_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\);

-- Location: FF_X27_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: FF_X26_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X27_Y24_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X26_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\);

-- Location: LCCOMB_X27_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X27_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCCOMB_X29_Y23_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\);

-- Location: LCCOMB_X30_Y23_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X30_Y23_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X29_Y23_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X29_Y23_N10
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X29_Y23_N29
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X29_Y23_N20
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X29_Y24_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\);

-- Location: FF_X29_Y20_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: FF_X29_Y21_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: FF_X30_Y24_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: FF_X26_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: FF_X27_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: FF_X27_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: FF_X28_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: FF_X28_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LCCOMB_X28_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: FF_X29_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y24_N26
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: FF_X25_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: FF_X25_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: FF_X25_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: FF_X25_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LCCOMB_X25_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X25_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: FF_X25_Y24_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: FF_X25_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LCCOMB_X25_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X25_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X25_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X21_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X21_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X21_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X25_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: FF_X24_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X21_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X25_Y22_N21
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: FF_X26_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LCCOMB_X25_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCCOMB_X25_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X27_Y24_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: FF_X26_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X27_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X25_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X26_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCCOMB_X29_Y23_N22
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X29_Y23_N17
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X29_Y23_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X29_Y24_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X29_Y20_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: FF_X27_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20));

-- Location: FF_X27_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: FF_X29_Y21_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: FF_X31_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16));

-- Location: FF_X31_Y21_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: FF_X30_Y24_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13));

-- Location: FF_X30_Y24_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: FF_X30_Y24_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: FF_X26_Y18_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11));

-- Location: FF_X26_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: FF_X26_Y17_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: FF_X27_Y18_N9
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7));

-- Location: FF_X27_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: FF_X36_Y18_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6));

-- Location: FF_X27_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: FF_X28_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5));

-- Location: FF_X28_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: FF_X28_Y18_N15
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4));

-- Location: FF_X28_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: FF_X32_Y18_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3));

-- Location: FF_X32_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCCOMB_X26_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCCOMB_X26_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X26_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCCOMB_X26_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X25_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: FF_X21_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X21_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X21_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X25_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: FF_X24_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: LCCOMB_X21_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X25_Y22_N5
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X26_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X26_Y23_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: LCCOMB_X21_Y23_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X21_Y23_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X27_Y24_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: FF_X26_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X27_Y24_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X29_Y23_N18
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X29_Y23_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X21_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X21_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X21_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X25_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: FF_X24_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X21_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X25_Y22_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X25_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X27_Y24_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: FF_X26_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X27_Y24_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X21_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X21_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X21_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X25_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: FF_X24_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X21_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X25_Y22_N29
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: FF_X25_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X27_Y24_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: FF_X26_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X27_Y24_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X21_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X21_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCCOMB_X21_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X25_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: FF_X24_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: LCCOMB_X21_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X24_Y24_N9
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X23_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X27_Y24_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: FF_X26_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X27_Y24_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X23_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X23_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X21_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X25_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: FF_X24_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: LCCOMB_X21_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X24_Y24_N11
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X23_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: FF_X27_Y24_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: FF_X28_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X27_Y24_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X27_Y23_N31
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: FF_X23_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X23_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X23_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X25_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: FF_X24_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X23_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X24_Y24_N21
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X23_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: FF_X27_Y24_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X27_Y24_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X27_Y23_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X27_Y23_N30
\auto_signaltap_0|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X23_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X23_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X23_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X25_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: FF_X24_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: LCCOMB_X23_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X24_Y24_N15
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X23_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X27_Y24_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X27_Y24_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X27_Y23_N19
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X27_Y23_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X23_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X23_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X23_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X25_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: FF_X24_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: LCCOMB_X23_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X28_Y24_N19
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: FF_X25_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X24_Y24_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X27_Y24_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X27_Y23_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X27_Y23_N18
\auto_signaltap_0|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X23_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X23_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X23_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X24_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: FF_X24_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X23_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X28_Y24_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: FF_X24_Y24_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X24_Y24_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X27_Y23_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X27_Y23_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X23_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X23_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X23_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X24_Y23_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: FF_X24_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X23_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X28_Y24_N15
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X24_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCCOMB_X24_Y24_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X28_Y23_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X27_Y23_N6
\auto_signaltap_0|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X23_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X23_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X23_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X24_Y23_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: FF_X24_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X23_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X24_Y23_N21
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X24_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCCOMB_X24_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X28_Y23_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X28_Y23_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X23_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X23_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X24_Y23_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: FF_X24_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: LCCOMB_X23_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X24_Y23_N17
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X21_Y20_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X24_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X28_Y23_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X28_Y23_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X24_Y23_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: FF_X24_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: LCCOMB_X23_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X24_Y23_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X21_Y20_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X26_Y23_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X26_Y23_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y23_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\);

-- Location: LCCOMB_X21_Y20_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCCOMB_X28_Y23_N6
\auto_signaltap_0|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\);

-- Location: FF_X24_Y23_N31
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: FF_X21_Y20_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X21_Y20_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: FF_X30_Y18_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LCCOMB_X26_Y23_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\);

-- Location: FF_X21_Y20_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X21_Y20_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: FF_X26_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: FF_X30_Y18_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X26_Y23_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X26_Y23_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X21_Y20_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X21_Y20_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: FF_X26_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: FF_X26_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: FF_X30_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X21_Y20_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X21_Y20_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: FF_X26_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: FF_X26_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X26_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X30_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X21_Y20_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LCCOMB_X21_Y20_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: FF_X28_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: FF_X32_Y18_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: FF_X26_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: FF_X26_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X30_Y18_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \clock~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: FF_X21_Y20_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X21_Y20_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: FF_X28_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: FF_X28_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: FF_X32_Y18_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X26_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X26_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1));

-- Location: FF_X21_Y20_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X21_Y20_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: FF_X28_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X28_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: FF_X28_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X32_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X26_Y20_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2));

-- Location: FF_X21_Y20_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X21_Y20_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: FF_X25_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: FF_X36_Y18_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X28_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X28_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: FF_X32_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3));

-- Location: FF_X21_Y20_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X21_Y20_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: FF_X26_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X25_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: FF_X36_Y18_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X28_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X28_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4));

-- Location: FF_X21_Y20_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X21_Y20_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: FF_X26_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: FF_X26_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: FF_X25_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: FF_X36_Y18_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X28_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5));

-- Location: FF_X21_Y20_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X21_Y20_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: FF_X25_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X26_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: FF_X26_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X25_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X36_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => next_state(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6));

-- Location: FF_X21_Y20_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X21_Y20_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: FF_X25_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X25_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: FF_X26_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X26_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X25_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7));

-- Location: FF_X21_Y20_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LCCOMB_X21_Y20_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: FF_X25_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: FF_X25_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X25_Y20_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X26_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X26_Y20_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8));

-- Location: FF_X21_Y20_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LCCOMB_X21_Y20_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: FF_X30_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: FF_X25_Y19_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X25_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X25_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: FF_X26_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9));

-- Location: FF_X20_Y20_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LCCOMB_X21_Y20_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: FF_X30_Y20_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: FF_X30_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: FF_X25_Y19_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X25_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X25_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10));

-- Location: FF_X20_Y20_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LCCOMB_X20_Y20_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: FF_X31_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: FF_X30_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X30_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X25_Y19_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X25_Y20_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11));

-- Location: FF_X20_Y20_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: LCCOMB_X20_Y20_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: FF_X31_Y20_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X31_Y20_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X30_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X30_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: FF_X25_Y19_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12));

-- Location: FF_X20_Y20_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LCCOMB_X20_Y20_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: FF_X24_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: FF_X31_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X31_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X30_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X30_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13));

-- Location: FF_X20_Y20_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LCCOMB_X20_Y20_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: FF_X24_Y20_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: FF_X24_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X31_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X31_Y20_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X30_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14));

-- Location: FF_X20_Y20_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LCCOMB_X20_Y20_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: FF_X31_Y20_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: FF_X24_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X24_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X31_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: FF_X31_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15));

-- Location: FF_X20_Y20_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LCCOMB_X20_Y20_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: FF_X27_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: FF_X31_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X24_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X24_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X31_Y20_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16));

-- Location: LCCOMB_X20_Y20_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: FF_X28_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: FF_X27_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X31_Y20_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X24_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X24_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17));

-- Location: FF_X30_Y20_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: FF_X28_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X27_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: FF_X31_Y20_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X24_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18));

-- Location: FF_X30_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X28_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X27_Y20_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X31_Y20_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19));

-- Location: FF_X30_Y20_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X28_Y20_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: FF_X27_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20));

-- Location: FF_X30_Y20_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X28_Y20_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21));

-- Location: FF_X30_Y20_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22));

-- Location: LCCOMB_X29_Y23_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~11_combout\);

-- Location: LCCOMB_X29_Y23_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\);

-- Location: LCCOMB_X29_Y23_N30
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\);

-- Location: LCCOMB_X29_Y23_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\);

-- Location: LCCOMB_X29_Y23_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\);

-- Location: LCCOMB_X29_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X28_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X28_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X27_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X27_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X27_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X27_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X27_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y24_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y24_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y21_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y21_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y21_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X29_Y20_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X29_Y20_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y23_N16
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: IOIBUF_X27_Y0_N22
\clock_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G6
\sclk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sclk~clkctrl_outclk\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G18
\clock_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X32_Y18_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N6
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\);

-- Location: LCCOMB_X52_Y17_N4
\counter_clock~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_clock~feeder_combout\ = \Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector22~0_combout\,
	combout => \counter_clock~feeder_combout\);

-- Location: LCCOMB_X52_Y17_N18
\sclk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sclk~feeder_combout\ = \Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Selector22~0_combout\,
	combout => \sclk~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N14
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N20
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N28
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N8
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N10
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N20
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: IOOBUF_X53_Y20_N16
\curr_state[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(0),
	devoe => ww_devoe,
	o => ww_curr_state(0));

-- Location: IOOBUF_X34_Y34_N2
\curr_state[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(1),
	devoe => ww_devoe,
	o => ww_curr_state(1));

-- Location: IOOBUF_X53_Y15_N9
\curr_state[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(2),
	devoe => ww_devoe,
	o => ww_curr_state(2));

-- Location: IOOBUF_X34_Y34_N16
\curr_state[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(3),
	devoe => ww_devoe,
	o => ww_curr_state(3));

-- Location: IOOBUF_X53_Y20_N23
\curr_state[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(4),
	devoe => ww_devoe,
	o => ww_curr_state(4));

-- Location: IOOBUF_X53_Y16_N9
\curr_state[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => next_state(5),
	devoe => ww_devoe,
	o => ww_curr_state(5));

-- Location: IOOBUF_X38_Y34_N16
\reg_7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][0]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(0));

-- Location: IOOBUF_X49_Y34_N2
\reg_7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][1]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(1));

-- Location: IOOBUF_X34_Y0_N23
\reg_7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][2]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(2));

-- Location: IOOBUF_X53_Y24_N23
\reg_7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][3]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(3));

-- Location: IOOBUF_X20_Y34_N23
\reg_7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][4]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(4));

-- Location: IOOBUF_X20_Y0_N2
\reg_7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][5]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(5));

-- Location: IOOBUF_X29_Y0_N2
\reg_7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][6]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(6));

-- Location: IOOBUF_X53_Y25_N2
\reg_7[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][7]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(7));

-- Location: IOOBUF_X34_Y0_N16
\reg_7[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][8]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(8));

-- Location: IOOBUF_X36_Y0_N16
\reg_7[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][9]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(9));

-- Location: IOOBUF_X25_Y0_N16
\reg_7[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][10]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(10));

-- Location: IOOBUF_X0_Y12_N9
\reg_7[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][11]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(11));

-- Location: IOOBUF_X29_Y34_N16
\reg_7[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][12]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(12));

-- Location: IOOBUF_X34_Y34_N9
\reg_7[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][13]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(13));

-- Location: IOOBUF_X31_Y34_N2
\reg_7[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][14]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(14));

-- Location: IOOBUF_X53_Y30_N9
\reg_7[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[7][15]~q\,
	devoe => ww_devoe,
	o => ww_reg_7(15));

-- Location: IOOBUF_X53_Y9_N9
\reg_0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][0]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(0));

-- Location: IOOBUF_X53_Y9_N16
\reg_0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][1]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(1));

-- Location: IOOBUF_X53_Y10_N16
\reg_0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][2]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(2));

-- Location: IOOBUF_X53_Y12_N2
\reg_0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][3]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(3));

-- Location: IOOBUF_X53_Y8_N23
\reg_0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][4]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(4));

-- Location: IOOBUF_X53_Y9_N23
\reg_0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][5]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(5));

-- Location: IOOBUF_X20_Y0_N9
\reg_0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][6]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(6));

-- Location: IOOBUF_X53_Y30_N2
\reg_0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][7]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(7));

-- Location: IOOBUF_X49_Y0_N2
\reg_0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][8]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(8));

-- Location: IOOBUF_X36_Y0_N23
\reg_0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][9]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(9));

-- Location: IOOBUF_X45_Y0_N16
\reg_0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][10]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(10));

-- Location: IOOBUF_X38_Y34_N2
\reg_0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][11]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(11));

-- Location: IOOBUF_X36_Y0_N9
\reg_0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][12]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(12));

-- Location: IOOBUF_X45_Y34_N16
\reg_0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][13]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(13));

-- Location: IOOBUF_X45_Y34_N2
\reg_0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][14]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(14));

-- Location: IOOBUF_X43_Y34_N23
\reg_0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[0][15]~q\,
	devoe => ww_devoe,
	o => ww_reg_0(15));

-- Location: IOOBUF_X0_Y15_N2
\reg_6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][0]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(0));

-- Location: IOOBUF_X53_Y22_N9
\reg_6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][1]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(1));

-- Location: IOOBUF_X53_Y13_N9
\reg_6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][2]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(2));

-- Location: IOOBUF_X51_Y34_N23
\reg_6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][3]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(3));

-- Location: IOOBUF_X51_Y34_N16
\reg_6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][4]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(4));

-- Location: IOOBUF_X49_Y0_N9
\reg_6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][5]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(5));

-- Location: IOOBUF_X53_Y6_N23
\reg_6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][6]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(6));

-- Location: IOOBUF_X53_Y7_N9
\reg_6[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][7]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(7));

-- Location: IOOBUF_X40_Y0_N16
\reg_6[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][8]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(8));

-- Location: IOOBUF_X43_Y0_N16
\reg_6[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][9]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(9));

-- Location: IOOBUF_X53_Y14_N9
\reg_6[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][10]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(10));

-- Location: IOOBUF_X43_Y0_N23
\reg_6[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][11]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(11));

-- Location: IOOBUF_X53_Y22_N2
\reg_6[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][12]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(12));

-- Location: IOOBUF_X51_Y34_N2
\reg_6[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][13]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(13));

-- Location: IOOBUF_X53_Y6_N16
\reg_6[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][14]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(14));

-- Location: IOOBUF_X53_Y11_N9
\reg_6[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_0|register[6][15]~q\,
	devoe => ww_devoe,
	o => ww_reg_6(15));

-- Location: IOOBUF_X53_Y21_N23
\edb_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(0),
	devoe => ww_devoe,
	o => ww_edb_out(0));

-- Location: IOOBUF_X38_Y0_N2
\edb_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(1),
	devoe => ww_devoe,
	o => ww_edb_out(1));

-- Location: IOOBUF_X38_Y0_N9
\edb_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(2),
	devoe => ww_devoe,
	o => ww_edb_out(2));

-- Location: IOOBUF_X45_Y34_N9
\edb_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(3),
	devoe => ww_devoe,
	o => ww_edb_out(3));

-- Location: IOOBUF_X53_Y26_N23
\edb_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(4),
	devoe => ww_devoe,
	o => ww_edb_out(4));

-- Location: IOOBUF_X53_Y11_N2
\edb_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(5),
	devoe => ww_devoe,
	o => ww_edb_out(5));

-- Location: IOOBUF_X43_Y34_N16
\edb_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(6),
	devoe => ww_devoe,
	o => ww_edb_out(6));

-- Location: IOOBUF_X49_Y34_N9
\edb_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(7),
	devoe => ww_devoe,
	o => ww_edb_out(7));

-- Location: IOOBUF_X47_Y34_N23
\edb_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(8),
	devoe => ww_devoe,
	o => ww_edb_out(8));

-- Location: IOOBUF_X40_Y34_N9
\edb_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(9),
	devoe => ww_devoe,
	o => ww_edb_out(9));

-- Location: IOOBUF_X47_Y0_N23
\edb_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(10),
	devoe => ww_devoe,
	o => ww_edb_out(10));

-- Location: IOOBUF_X34_Y0_N2
\edb_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(11),
	devoe => ww_devoe,
	o => ww_edb_out(11));

-- Location: IOOBUF_X45_Y0_N23
\edb_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(12),
	devoe => ww_devoe,
	o => ww_edb_out(12));

-- Location: IOOBUF_X40_Y34_N2
\edb_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(13),
	devoe => ww_devoe,
	o => ww_edb_out(13));

-- Location: IOOBUF_X0_Y15_N9
\edb_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(14),
	devoe => ww_devoe,
	o => ww_edb_out(14));

-- Location: IOOBUF_X40_Y0_N23
\edb_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_0|Out_Mem_Read_data\(15),
	devoe => ww_devoe,
	o => ww_edb_out(15));

-- Location: IOOBUF_X7_Y0_N9
\mem_21[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_mem_21(0));

-- Location: IOOBUF_X0_Y27_N2
\mem_21[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_mem_21(1));

-- Location: IOOBUF_X14_Y0_N2
\mem_21[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_mem_21(2));

-- Location: IOOBUF_X20_Y34_N9
\mem_21[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_mem_21(3));

-- Location: IOOBUF_X14_Y34_N16
\mem_21[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(4));

-- Location: IOOBUF_X5_Y34_N16
\mem_21[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(5));

-- Location: IOOBUF_X1_Y34_N2
\mem_21[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(6));

-- Location: IOOBUF_X51_Y34_N9
\mem_21[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(7));

-- Location: IOOBUF_X7_Y34_N2
\mem_21[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(8));

-- Location: IOOBUF_X0_Y4_N16
\mem_21[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(9));

-- Location: IOOBUF_X5_Y0_N16
\mem_21[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(10));

-- Location: IOOBUF_X7_Y34_N9
\mem_21[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(11));

-- Location: IOOBUF_X3_Y0_N2
\mem_21[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(12));

-- Location: IOOBUF_X1_Y0_N2
\mem_21[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(13));

-- Location: IOOBUF_X1_Y0_N16
\mem_21[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(14));

-- Location: IOOBUF_X18_Y0_N23
\mem_21[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mem_21(15));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X53_Y14_N1
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: LCCOMB_X48_Y17_N18
\Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = (!next_state(5) & next_state(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(5),
	datad => next_state(0),
	combout => \Selector18~0_combout\);

-- Location: LCCOMB_X50_Y17_N18
\Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~1_combout\ = (!next_state(0) & (!next_state(4) & (next_state(1) $ (next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Selector1~1_combout\);

-- Location: LCCOMB_X50_Y16_N22
\Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~2_combout\ = (next_state(4) & (((!next_state(1))))) # (!next_state(4) & ((next_state(0) & (next_state(1) & !next_state(2))) # (!next_state(0) & ((next_state(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Selector2~2_combout\);

-- Location: LCCOMB_X50_Y17_N16
\Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~3_combout\ = (next_state(5) & (!\ir_write~q\)) # (!next_state(5) & ((next_state(3)) # ((!\ir_write~q\ & \Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_write~q\,
	datab => next_state(3),
	datac => next_state(5),
	datad => \Selector2~2_combout\,
	combout => \Selector2~3_combout\);

-- Location: LCCOMB_X50_Y17_N2
\Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~1_combout\ = (next_state(4) & (!next_state(1))) # (!next_state(4) & ((next_state(0) & (!next_state(1) & !next_state(2))) # (!next_state(0) & ((next_state(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Selector2~1_combout\);

-- Location: LCCOMB_X48_Y15_N28
\Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~5_combout\ = (\Selector2~4_combout\ & (((!\Selector2~3_combout\)) # (!\Selector1~1_combout\))) # (!\Selector2~4_combout\ & (((!\Selector2~3_combout\ & \Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector2~4_combout\,
	datab => \Selector1~1_combout\,
	datac => \Selector2~3_combout\,
	datad => \Selector2~1_combout\,
	combout => \Selector2~5_combout\);

-- Location: FF_X48_Y15_N29
ir_write : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir_write~q\);

-- Location: CLKCTRL_G5
\ir_write~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ir_write~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ir_write~clkctrl_outclk\);

-- Location: LCCOMB_X47_Y16_N30
\ir_0|op_code[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|op_code\(3) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(15))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|op_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Out_Mem_Read_data\(15),
	datac => \ir_0|op_code\(3),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|op_code\(3));

-- Location: LCCOMB_X45_Y16_N8
\memory_0|Out_Mem_Read_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(13) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(13)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux2~1_combout\,
	datac => \memory_0|Out_Mem_Read_data\(13),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(13));

-- Location: LCCOMB_X45_Y16_N30
\ir_0|op_code[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|op_code\(1) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(13))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(13),
	datac => \ir_0|op_code\(1),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|op_code\(1));

-- Location: LCCOMB_X47_Y16_N0
\Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~1_combout\ = (!\ir_0|op_code\(0) & (!\ir_0|op_code\(2) & (!\ir_0|op_code\(3) & !\ir_0|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Equal7~1_combout\);

-- Location: LCCOMB_X46_Y17_N4
\Mux5~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~49_combout\ = (next_state(2)) # ((next_state(4)) # ((next_state(5)) # (\Equal7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(4),
	datac => next_state(5),
	datad => \Equal7~1_combout\,
	combout => \Mux5~49_combout\);

-- Location: LCCOMB_X48_Y15_N4
\ir_0|ir2[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir2\(1) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(7))) # (!\ir_write~q\ & ((\ir_0|ir2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Out_Mem_Read_data\(7),
	datac => \ir_0|ir2\(1),
	datad => \ir_write~q\,
	combout => \ir_0|ir2\(1));

-- Location: LCCOMB_X41_Y16_N8
\shifter_0|SF_update~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|SF_update~0_combout\ = !\ir_0|ir2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_0|ir2\(1),
	combout => \shifter_0|SF_update~0_combout\);

-- Location: FF_X41_Y16_N9
\shifter_0|SF_update\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|SF_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|SF_update~q\);

-- Location: LCCOMB_X46_Y17_N0
\load0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \load0~feeder_combout\ = \Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector25~0_combout\,
	combout => \load0~feeder_combout\);

-- Location: LCCOMB_X50_Y17_N26
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X47_Y18_N18
\counter_clock~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_clock~4_combout\ = ((next_state(3)) # (next_state(1) $ (!next_state(2)))) # (!next_state(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \counter_clock~4_combout\);

-- Location: LCCOMB_X47_Y18_N0
\counter_clock~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_clock~3_combout\ = (next_state(1) & (((next_state(3))) # (!next_state(4)))) # (!next_state(1) & ((next_state(2)) # (next_state(4) $ (next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \counter_clock~3_combout\);

-- Location: LCCOMB_X47_Y18_N12
\counter_clock~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_clock~7_combout\ = (!next_state(5) & ((next_state(0) & (!\counter_clock~4_combout\)) # (!next_state(0) & ((!\counter_clock~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => \counter_clock~4_combout\,
	datac => next_state(5),
	datad => \counter_clock~3_combout\,
	combout => \counter_clock~7_combout\);

-- Location: FF_X46_Y17_N1
load0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \load0~feeder_combout\,
	asdata => \~GND~combout\,
	sclr => next_state(3),
	sload => next_state(2),
	ena => \counter_clock~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \load0~q\);

-- Location: LCCOMB_X47_Y15_N0
\counter_0|tmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_0|tmp~2_combout\ = (!\counter_0|tmp\(0) & !\load0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter_0|tmp\(0),
	datad => \load0~q\,
	combout => \counter_0|tmp~2_combout\);

-- Location: FF_X47_Y15_N1
\counter_0|tmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \counter_clock~q\,
	d => \counter_0|tmp~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_0|tmp\(0));

-- Location: LCCOMB_X47_Y15_N24
\counter_0|tmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_0|tmp~1_combout\ = (!\load0~q\ & (\counter_0|tmp\(1) $ (\counter_0|tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \load0~q\,
	datac => \counter_0|tmp\(1),
	datad => \counter_0|tmp\(0),
	combout => \counter_0|tmp~1_combout\);

-- Location: FF_X47_Y15_N25
\counter_0|tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \counter_clock~q\,
	d => \counter_0|tmp~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_0|tmp\(1));

-- Location: LCCOMB_X47_Y15_N18
\counter_0|c8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_0|c8~0_combout\ = (\counter_0|c8~q\) # ((\counter_0|tmp\(2) & (\counter_0|tmp\(1) & !\counter_0|tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter_0|tmp\(2),
	datab => \counter_0|tmp\(1),
	datac => \counter_0|c8~q\,
	datad => \counter_0|tmp\(0),
	combout => \counter_0|c8~0_combout\);

-- Location: LCCOMB_X51_Y18_N10
\counter_0|c8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_0|c8~1_combout\ = (\counter_0|c8~0_combout\ & !\load0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter_0|c8~0_combout\,
	datad => \load0~q\,
	combout => \counter_0|c8~1_combout\);

-- Location: FF_X51_Y18_N11
\counter_0|c8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \counter_clock~q\,
	d => \counter_0|c8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_0|c8~q\);

-- Location: LCCOMB_X48_Y17_N22
\Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~22_combout\ = (next_state(4) & ((\shifter_0|SF_update~q\) # (!\counter_0|c8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datac => \shifter_0|SF_update~q\,
	datad => \counter_0|c8~q\,
	combout => \Mux5~22_combout\);

-- Location: LCCOMB_X50_Y15_N14
\Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~20_combout\ = (!next_state(5) & next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~20_combout\);

-- Location: LCCOMB_X48_Y17_N6
\Mux5~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~37_combout\ = (!next_state(2) & ((!next_state(5)) # (!next_state(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~37_combout\);

-- Location: LCCOMB_X47_Y17_N16
\Mux5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~38_combout\ = (\Mux5~37_combout\) # ((\Mux5~20_combout\ & ((\Mux5~21_combout\) # (\Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~21_combout\,
	datab => \Mux5~22_combout\,
	datac => \Mux5~20_combout\,
	datad => \Mux5~37_combout\,
	combout => \Mux5~38_combout\);

-- Location: LCCOMB_X47_Y17_N26
\Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = (\Mux4~5_combout\ & (((!\Mux5~49_combout\)) # (!next_state(0)))) # (!\Mux4~5_combout\ & (next_state(0) & ((\Mux5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~5_combout\,
	datab => next_state(0),
	datac => \Mux5~49_combout\,
	datad => \Mux5~38_combout\,
	combout => \Mux4~6_combout\);

-- Location: LCCOMB_X50_Y15_N26
\Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~14_combout\ = (next_state(4)) # (next_state(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(4),
	datac => next_state(5),
	combout => \Mux5~14_combout\);

-- Location: LCCOMB_X51_Y15_N24
\Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = (next_state(3) & !next_state(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datad => next_state(1),
	combout => \Selector21~0_combout\);

-- Location: LCCOMB_X51_Y15_N14
\next_state[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \next_state[3]~_wirecell_combout\ = !next_state(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(3),
	combout => \next_state[3]~_wirecell_combout\);

-- Location: LCCOMB_X51_Y15_N18
\a3_control[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_control[1]~1_combout\ = next_state(4) $ (((!next_state(5) & next_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datac => next_state(4),
	datad => next_state(0),
	combout => \a3_control[1]~1_combout\);

-- Location: LCCOMB_X51_Y15_N0
\a3_control[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_control[1]~0_combout\ = (next_state(3) & (next_state(4) $ (((next_state(1)) # (!next_state(2)))))) # (!next_state(3) & ((next_state(4) & (next_state(1) & !next_state(2))) # (!next_state(4) & ((next_state(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(3),
	datac => next_state(1),
	datad => next_state(2),
	combout => \a3_control[1]~0_combout\);

-- Location: LCCOMB_X51_Y15_N6
\a3_control[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_control[1]~2_combout\ = (!\a3_control[1]~1_combout\ & ((next_state(5) & (\Selector5~0_combout\)) # (!next_state(5) & ((\a3_control[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \a3_control[1]~1_combout\,
	datac => \a3_control[1]~0_combout\,
	datad => next_state(5),
	combout => \a3_control[1]~2_combout\);

-- Location: FF_X51_Y15_N25
\a3_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector21~0_combout\,
	asdata => \next_state[3]~_wirecell_combout\,
	sclr => next_state(5),
	sload => next_state(4),
	ena => \a3_control[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a3_control(0));

-- Location: LCCOMB_X49_Y17_N0
\Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (!next_state(0) & !next_state(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datac => next_state(4),
	combout => \Selector2~0_combout\);

-- Location: LCCOMB_X49_Y17_N8
\Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = (next_state(3) & (!next_state(5) & (next_state(1) & \Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datab => next_state(5),
	datac => next_state(1),
	datad => \Selector2~0_combout\,
	combout => \Selector8~0_combout\);

-- Location: LCCOMB_X50_Y17_N24
\alu_funct[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~1_combout\ = (next_state(0) & ((next_state(1)) # (next_state(3) $ (next_state(2))))) # (!next_state(0) & ((next_state(3) $ (!next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(0),
	datac => next_state(3),
	datad => next_state(2),
	combout => \alu_funct[1]~1_combout\);

-- Location: LCCOMB_X50_Y17_N14
\alu_funct[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~2_combout\ = (!next_state(5) & ((next_state(4) & (\alu_funct[1]~0_combout\)) # (!next_state(4) & ((\alu_funct[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_funct[1]~0_combout\,
	datab => next_state(4),
	datac => next_state(5),
	datad => \alu_funct[1]~1_combout\,
	combout => \alu_funct[1]~2_combout\);

-- Location: LCCOMB_X50_Y17_N20
\alu_funct[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~4_combout\ = (next_state(5) & ((\alu_funct[1]~3_combout\) # ((next_state(4)) # (!next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_funct[1]~3_combout\,
	datab => next_state(4),
	datac => next_state(5),
	datad => next_state(0),
	combout => \alu_funct[1]~4_combout\);

-- Location: LCCOMB_X50_Y17_N22
\alu_funct[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_funct[1]~5_combout\ = (!\alu_funct[1]~2_combout\ & !\alu_funct[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_funct[1]~2_combout\,
	datad => \alu_funct[1]~4_combout\,
	combout => \alu_funct[1]~5_combout\);

-- Location: FF_X49_Y17_N9
alusrcA : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector8~0_combout\,
	ena => \alu_funct[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alusrcA~q\);

-- Location: LCCOMB_X51_Y16_N2
\Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~4_combout\ = (next_state(0) & ((next_state(3) & ((next_state(2)))) # (!next_state(3) & (\rf_wr_en~q\)))) # (!next_state(0) & (\rf_wr_en~q\ & ((next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf_wr_en~q\,
	datab => next_state(0),
	datac => next_state(2),
	datad => next_state(3),
	combout => \Selector0~4_combout\);

-- Location: LCCOMB_X48_Y15_N16
\ir_0|ir2[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir2\(2) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(8))) # (!\ir_write~q\ & ((\ir_0|ir2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Out_Mem_Read_data\(8),
	datab => \ir_0|ir2\(2),
	datad => \ir_write~q\,
	combout => \ir_0|ir2\(2));

-- Location: LCCOMB_X40_Y16_N2
\shifter_0|i[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[1]~31_combout\ = (\shifter_0|i\(0) & (\shifter_0|i\(1) $ (VCC))) # (!\shifter_0|i\(0) & (\shifter_0|i\(1) & VCC))
-- \shifter_0|i[1]~32\ = CARRY((\shifter_0|i\(0) & \shifter_0|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(0),
	datab => \shifter_0|i\(1),
	datad => VCC,
	combout => \shifter_0|i[1]~31_combout\,
	cout => \shifter_0|i[1]~32\);

-- Location: LCCOMB_X51_Y16_N8
\Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~4_combout\ = (!next_state(3) & !next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(3),
	datac => next_state(2),
	combout => \Selector5~4_combout\);

-- Location: LCCOMB_X49_Y17_N2
\Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = (\sh_en~q\ & (((next_state(1)) # (!\Selector5~4_combout\)) # (!\Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sh_en~q\,
	datab => \Selector2~0_combout\,
	datac => next_state(1),
	datad => \Selector5~4_combout\,
	combout => \Selector23~0_combout\);

-- Location: LCCOMB_X49_Y17_N12
\Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector23~2_combout\ = (\Selector23~0_combout\) # ((\Selector23~1_combout\ & next_state(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector23~1_combout\,
	datac => next_state(4),
	datad => \Selector23~0_combout\,
	combout => \Selector23~2_combout\);

-- Location: FF_X49_Y17_N13
sh_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector23~2_combout\,
	ena => ALT_INV_next_state(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sh_en~q\);

-- Location: LCCOMB_X40_Y16_N6
\shifter_0|i[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[3]~35_combout\ = (\shifter_0|i\(3) & (\shifter_0|i[2]~34\ $ (GND))) # (!\shifter_0|i\(3) & (!\shifter_0|i[2]~34\ & VCC))
-- \shifter_0|i[3]~36\ = CARRY((\shifter_0|i\(3) & !\shifter_0|i[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(3),
	datad => VCC,
	cin => \shifter_0|i[2]~34\,
	combout => \shifter_0|i[3]~35_combout\,
	cout => \shifter_0|i[3]~36\);

-- Location: LCCOMB_X40_Y16_N8
\shifter_0|i[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[4]~37_combout\ = (\shifter_0|i\(4) & (!\shifter_0|i[3]~36\)) # (!\shifter_0|i\(4) & ((\shifter_0|i[3]~36\) # (GND)))
-- \shifter_0|i[4]~38\ = CARRY((!\shifter_0|i[3]~36\) # (!\shifter_0|i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(4),
	datad => VCC,
	cin => \shifter_0|i[3]~36\,
	combout => \shifter_0|i[4]~37_combout\,
	cout => \shifter_0|i[4]~38\);

-- Location: FF_X40_Y16_N9
\shifter_0|i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[4]~37_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(4));

-- Location: LCCOMB_X40_Y16_N10
\shifter_0|i[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[5]~39_combout\ = (\shifter_0|i\(5) & (\shifter_0|i[4]~38\ $ (GND))) # (!\shifter_0|i\(5) & (!\shifter_0|i[4]~38\ & VCC))
-- \shifter_0|i[5]~40\ = CARRY((\shifter_0|i\(5) & !\shifter_0|i[4]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(5),
	datad => VCC,
	cin => \shifter_0|i[4]~38\,
	combout => \shifter_0|i[5]~39_combout\,
	cout => \shifter_0|i[5]~40\);

-- Location: LCCOMB_X40_Y16_N12
\shifter_0|i[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[6]~41_combout\ = (\shifter_0|i\(6) & (!\shifter_0|i[5]~40\)) # (!\shifter_0|i\(6) & ((\shifter_0|i[5]~40\) # (GND)))
-- \shifter_0|i[6]~42\ = CARRY((!\shifter_0|i[5]~40\) # (!\shifter_0|i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(6),
	datad => VCC,
	cin => \shifter_0|i[5]~40\,
	combout => \shifter_0|i[6]~41_combout\,
	cout => \shifter_0|i[6]~42\);

-- Location: LCCOMB_X40_Y16_N14
\shifter_0|i[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[7]~43_combout\ = (\shifter_0|i\(7) & (\shifter_0|i[6]~42\ $ (GND))) # (!\shifter_0|i\(7) & (!\shifter_0|i[6]~42\ & VCC))
-- \shifter_0|i[7]~44\ = CARRY((\shifter_0|i\(7) & !\shifter_0|i[6]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(7),
	datad => VCC,
	cin => \shifter_0|i[6]~42\,
	combout => \shifter_0|i[7]~43_combout\,
	cout => \shifter_0|i[7]~44\);

-- Location: FF_X40_Y16_N15
\shifter_0|i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[7]~43_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(7));

-- Location: LCCOMB_X40_Y16_N16
\shifter_0|i[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[8]~45_combout\ = (\shifter_0|i\(8) & (!\shifter_0|i[7]~44\)) # (!\shifter_0|i\(8) & ((\shifter_0|i[7]~44\) # (GND)))
-- \shifter_0|i[8]~46\ = CARRY((!\shifter_0|i[7]~44\) # (!\shifter_0|i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(8),
	datad => VCC,
	cin => \shifter_0|i[7]~44\,
	combout => \shifter_0|i[8]~45_combout\,
	cout => \shifter_0|i[8]~46\);

-- Location: FF_X40_Y16_N17
\shifter_0|i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[8]~45_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(8));

-- Location: LCCOMB_X40_Y16_N18
\shifter_0|i[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[9]~47_combout\ = (\shifter_0|i\(9) & (\shifter_0|i[8]~46\ $ (GND))) # (!\shifter_0|i\(9) & (!\shifter_0|i[8]~46\ & VCC))
-- \shifter_0|i[9]~48\ = CARRY((\shifter_0|i\(9) & !\shifter_0|i[8]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(9),
	datad => VCC,
	cin => \shifter_0|i[8]~46\,
	combout => \shifter_0|i[9]~47_combout\,
	cout => \shifter_0|i[9]~48\);

-- Location: FF_X40_Y16_N19
\shifter_0|i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[9]~47_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(9));

-- Location: LCCOMB_X40_Y16_N20
\shifter_0|i[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[10]~49_combout\ = (\shifter_0|i\(10) & (!\shifter_0|i[9]~48\)) # (!\shifter_0|i\(10) & ((\shifter_0|i[9]~48\) # (GND)))
-- \shifter_0|i[10]~50\ = CARRY((!\shifter_0|i[9]~48\) # (!\shifter_0|i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(10),
	datad => VCC,
	cin => \shifter_0|i[9]~48\,
	combout => \shifter_0|i[10]~49_combout\,
	cout => \shifter_0|i[10]~50\);

-- Location: FF_X40_Y16_N21
\shifter_0|i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[10]~49_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(10));

-- Location: LCCOMB_X40_Y16_N24
\shifter_0|i[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[12]~53_combout\ = (\shifter_0|i\(12) & (!\shifter_0|i[11]~52\)) # (!\shifter_0|i\(12) & ((\shifter_0|i[11]~52\) # (GND)))
-- \shifter_0|i[12]~54\ = CARRY((!\shifter_0|i[11]~52\) # (!\shifter_0|i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(12),
	datad => VCC,
	cin => \shifter_0|i[11]~52\,
	combout => \shifter_0|i[12]~53_combout\,
	cout => \shifter_0|i[12]~54\);

-- Location: FF_X40_Y16_N25
\shifter_0|i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[12]~53_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(12));

-- Location: LCCOMB_X40_Y16_N26
\shifter_0|i[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[13]~55_combout\ = (\shifter_0|i\(13) & (\shifter_0|i[12]~54\ $ (GND))) # (!\shifter_0|i\(13) & (!\shifter_0|i[12]~54\ & VCC))
-- \shifter_0|i[13]~56\ = CARRY((\shifter_0|i\(13) & !\shifter_0|i[12]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(13),
	datad => VCC,
	cin => \shifter_0|i[12]~54\,
	combout => \shifter_0|i[13]~55_combout\,
	cout => \shifter_0|i[13]~56\);

-- Location: LCCOMB_X40_Y16_N28
\shifter_0|i[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[14]~57_combout\ = (\shifter_0|i\(14) & (!\shifter_0|i[13]~56\)) # (!\shifter_0|i\(14) & ((\shifter_0|i[13]~56\) # (GND)))
-- \shifter_0|i[14]~58\ = CARRY((!\shifter_0|i[13]~56\) # (!\shifter_0|i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(14),
	datad => VCC,
	cin => \shifter_0|i[13]~56\,
	combout => \shifter_0|i[14]~57_combout\,
	cout => \shifter_0|i[14]~58\);

-- Location: FF_X40_Y16_N29
\shifter_0|i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[14]~57_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(14));

-- Location: LCCOMB_X40_Y15_N0
\shifter_0|i[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[16]~61_combout\ = (\shifter_0|i\(16) & (!\shifter_0|i[15]~60\)) # (!\shifter_0|i\(16) & ((\shifter_0|i[15]~60\) # (GND)))
-- \shifter_0|i[16]~62\ = CARRY((!\shifter_0|i[15]~60\) # (!\shifter_0|i\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(16),
	datad => VCC,
	cin => \shifter_0|i[15]~60\,
	combout => \shifter_0|i[16]~61_combout\,
	cout => \shifter_0|i[16]~62\);

-- Location: FF_X40_Y15_N1
\shifter_0|i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[16]~61_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(16));

-- Location: LCCOMB_X40_Y15_N2
\shifter_0|i[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[17]~63_combout\ = (\shifter_0|i\(17) & (\shifter_0|i[16]~62\ $ (GND))) # (!\shifter_0|i\(17) & (!\shifter_0|i[16]~62\ & VCC))
-- \shifter_0|i[17]~64\ = CARRY((\shifter_0|i\(17) & !\shifter_0|i[16]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(17),
	datad => VCC,
	cin => \shifter_0|i[16]~62\,
	combout => \shifter_0|i[17]~63_combout\,
	cout => \shifter_0|i[17]~64\);

-- Location: FF_X40_Y15_N3
\shifter_0|i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[17]~63_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(17));

-- Location: LCCOMB_X40_Y15_N4
\shifter_0|i[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[18]~65_combout\ = (\shifter_0|i\(18) & (!\shifter_0|i[17]~64\)) # (!\shifter_0|i\(18) & ((\shifter_0|i[17]~64\) # (GND)))
-- \shifter_0|i[18]~66\ = CARRY((!\shifter_0|i[17]~64\) # (!\shifter_0|i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(18),
	datad => VCC,
	cin => \shifter_0|i[17]~64\,
	combout => \shifter_0|i[18]~65_combout\,
	cout => \shifter_0|i[18]~66\);

-- Location: FF_X40_Y15_N5
\shifter_0|i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[18]~65_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(18));

-- Location: LCCOMB_X40_Y15_N8
\shifter_0|i[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[20]~69_combout\ = (\shifter_0|i\(20) & (!\shifter_0|i[19]~68\)) # (!\shifter_0|i\(20) & ((\shifter_0|i[19]~68\) # (GND)))
-- \shifter_0|i[20]~70\ = CARRY((!\shifter_0|i[19]~68\) # (!\shifter_0|i\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(20),
	datad => VCC,
	cin => \shifter_0|i[19]~68\,
	combout => \shifter_0|i[20]~69_combout\,
	cout => \shifter_0|i[20]~70\);

-- Location: FF_X40_Y15_N9
\shifter_0|i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[20]~69_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(20));

-- Location: LCCOMB_X40_Y15_N10
\shifter_0|i[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[21]~71_combout\ = (\shifter_0|i\(21) & (\shifter_0|i[20]~70\ $ (GND))) # (!\shifter_0|i\(21) & (!\shifter_0|i[20]~70\ & VCC))
-- \shifter_0|i[21]~72\ = CARRY((\shifter_0|i\(21) & !\shifter_0|i[20]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(21),
	datad => VCC,
	cin => \shifter_0|i[20]~70\,
	combout => \shifter_0|i[21]~71_combout\,
	cout => \shifter_0|i[21]~72\);

-- Location: LCCOMB_X40_Y15_N12
\shifter_0|i[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[22]~73_combout\ = (\shifter_0|i\(22) & (!\shifter_0|i[21]~72\)) # (!\shifter_0|i\(22) & ((\shifter_0|i[21]~72\) # (GND)))
-- \shifter_0|i[22]~74\ = CARRY((!\shifter_0|i[21]~72\) # (!\shifter_0|i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(22),
	datad => VCC,
	cin => \shifter_0|i[21]~72\,
	combout => \shifter_0|i[22]~73_combout\,
	cout => \shifter_0|i[22]~74\);

-- Location: FF_X40_Y15_N13
\shifter_0|i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[22]~73_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(22));

-- Location: FF_X40_Y15_N11
\shifter_0|i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[21]~71_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(21));

-- Location: LCCOMB_X41_Y16_N0
\shifter_0|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~5_combout\ = (!\shifter_0|i\(19) & (!\shifter_0|i\(20) & (!\shifter_0|i\(22) & !\shifter_0|i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(19),
	datab => \shifter_0|i\(20),
	datac => \shifter_0|i\(22),
	datad => \shifter_0|i\(21),
	combout => \shifter_0|always0~5_combout\);

-- Location: FF_X40_Y16_N27
\shifter_0|i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[13]~55_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(13));

-- Location: LCCOMB_X41_Y16_N18
\shifter_0|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~2_combout\ = (!\shifter_0|i\(11) & (!\shifter_0|i\(12) & (!\shifter_0|i\(13) & !\shifter_0|i\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(11),
	datab => \shifter_0|i\(12),
	datac => \shifter_0|i\(13),
	datad => \shifter_0|i\(14),
	combout => \shifter_0|always0~2_combout\);

-- Location: LCCOMB_X40_Y16_N0
\shifter_0|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~1_combout\ = (!\shifter_0|i\(8) & (!\shifter_0|i\(9) & (!\shifter_0|i\(7) & !\shifter_0|i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(8),
	datab => \shifter_0|i\(9),
	datac => \shifter_0|i\(7),
	datad => \shifter_0|i\(10),
	combout => \shifter_0|always0~1_combout\);

-- Location: FF_X40_Y16_N11
\shifter_0|i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[5]~39_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(5));

-- Location: FF_X40_Y16_N13
\shifter_0|i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[6]~41_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(6));

-- Location: LCCOMB_X41_Y16_N16
\shifter_0|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~0_combout\ = (!\shifter_0|i\(4) & (!\shifter_0|i\(5) & (!\shifter_0|i\(3) & !\shifter_0|i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(4),
	datab => \shifter_0|i\(5),
	datac => \shifter_0|i\(3),
	datad => \shifter_0|i\(6),
	combout => \shifter_0|always0~0_combout\);

-- Location: LCCOMB_X41_Y16_N14
\shifter_0|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~4_combout\ = (\shifter_0|always0~3_combout\ & (\shifter_0|always0~2_combout\ & (\shifter_0|always0~1_combout\ & \shifter_0|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|always0~3_combout\,
	datab => \shifter_0|always0~2_combout\,
	datac => \shifter_0|always0~1_combout\,
	datad => \shifter_0|always0~0_combout\,
	combout => \shifter_0|always0~4_combout\);

-- Location: LCCOMB_X40_Y15_N14
\shifter_0|i[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[23]~75_combout\ = (\shifter_0|i\(23) & (\shifter_0|i[22]~74\ $ (GND))) # (!\shifter_0|i\(23) & (!\shifter_0|i[22]~74\ & VCC))
-- \shifter_0|i[23]~76\ = CARRY((\shifter_0|i\(23) & !\shifter_0|i[22]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(23),
	datad => VCC,
	cin => \shifter_0|i[22]~74\,
	combout => \shifter_0|i[23]~75_combout\,
	cout => \shifter_0|i[23]~76\);

-- Location: FF_X40_Y15_N15
\shifter_0|i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[23]~75_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(23));

-- Location: LCCOMB_X40_Y15_N16
\shifter_0|i[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[24]~77_combout\ = (\shifter_0|i\(24) & (!\shifter_0|i[23]~76\)) # (!\shifter_0|i\(24) & ((\shifter_0|i[23]~76\) # (GND)))
-- \shifter_0|i[24]~78\ = CARRY((!\shifter_0|i[23]~76\) # (!\shifter_0|i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(24),
	datad => VCC,
	cin => \shifter_0|i[23]~76\,
	combout => \shifter_0|i[24]~77_combout\,
	cout => \shifter_0|i[24]~78\);

-- Location: FF_X40_Y15_N17
\shifter_0|i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[24]~77_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(24));

-- Location: LCCOMB_X40_Y15_N18
\shifter_0|i[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[25]~79_combout\ = (\shifter_0|i\(25) & (\shifter_0|i[24]~78\ $ (GND))) # (!\shifter_0|i\(25) & (!\shifter_0|i[24]~78\ & VCC))
-- \shifter_0|i[25]~80\ = CARRY((\shifter_0|i\(25) & !\shifter_0|i[24]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(25),
	datad => VCC,
	cin => \shifter_0|i[24]~78\,
	combout => \shifter_0|i[25]~79_combout\,
	cout => \shifter_0|i[25]~80\);

-- Location: FF_X40_Y15_N19
\shifter_0|i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[25]~79_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(25));

-- Location: FF_X40_Y15_N21
\shifter_0|i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[26]~81_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(26));

-- Location: LCCOMB_X39_Y15_N0
\shifter_0|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~6_combout\ = (!\shifter_0|i\(23) & (!\shifter_0|i\(24) & (!\shifter_0|i\(26) & !\shifter_0|i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(23),
	datab => \shifter_0|i\(24),
	datac => \shifter_0|i\(26),
	datad => \shifter_0|i\(25),
	combout => \shifter_0|always0~6_combout\);

-- Location: LCCOMB_X41_Y16_N2
\shifter_0|always0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~8_combout\ = (\shifter_0|always0~7_combout\ & (\shifter_0|always0~5_combout\ & (\shifter_0|always0~4_combout\ & \shifter_0|always0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|always0~7_combout\,
	datab => \shifter_0|always0~5_combout\,
	datac => \shifter_0|always0~4_combout\,
	datad => \shifter_0|always0~6_combout\,
	combout => \shifter_0|always0~8_combout\);

-- Location: LCCOMB_X41_Y16_N28
\shifter_0|always0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|always0~9_combout\ = (\sh_en~q\ & ((\shifter_0|i\(31)) # (\shifter_0|always0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|i\(31),
	datab => \sh_en~q\,
	datad => \shifter_0|always0~8_combout\,
	combout => \shifter_0|always0~9_combout\);

-- Location: FF_X40_Y16_N3
\shifter_0|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[1]~31_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(1));

-- Location: LCCOMB_X40_Y16_N4
\shifter_0|i[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|i[2]~33_combout\ = (\shifter_0|i\(2) & (!\shifter_0|i[1]~32\)) # (!\shifter_0|i\(2) & ((\shifter_0|i[1]~32\) # (GND)))
-- \shifter_0|i[2]~34\ = CARRY((!\shifter_0|i[1]~32\) # (!\shifter_0|i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \shifter_0|i\(2),
	datad => VCC,
	cin => \shifter_0|i[1]~32\,
	combout => \shifter_0|i[2]~33_combout\,
	cout => \shifter_0|i[2]~34\);

-- Location: FF_X40_Y16_N5
\shifter_0|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[2]~33_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(2));

-- Location: FF_X40_Y16_N7
\shifter_0|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|i[3]~35_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|i\(3));

-- Location: LCCOMB_X41_Y16_N10
\shifter_0|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \shifter_0|Mux0~5_combout\ = (\shifter_0|Mux0~4_combout\) # ((\ir_0|ir2\(2) & \shifter_0|i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \shifter_0|Mux0~4_combout\,
	datab => \ir_0|ir2\(2),
	datac => \shifter_0|i\(3),
	combout => \shifter_0|Mux0~5_combout\);

-- Location: FF_X41_Y16_N11
\shifter_0|sF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sclk~clkctrl_outclk\,
	d => \shifter_0|Mux0~5_combout\,
	ena => \shifter_0|always0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \shifter_0|sF~q\);

-- Location: LCCOMB_X51_Y16_N18
\Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~3_combout\ = (\rf_wr_en~q\ & (next_state(0) $ (next_state(2) $ (next_state(3))))) # (!\rf_wr_en~q\ & (!next_state(0) & (next_state(2) & !next_state(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf_wr_en~q\,
	datab => next_state(0),
	datac => next_state(2),
	datad => next_state(3),
	combout => \Selector0~3_combout\);

-- Location: LCCOMB_X51_Y16_N26
\Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~5_combout\ = (next_state(1) & (\Selector0~4_combout\ & ((\Selector0~3_combout\)))) # (!next_state(1) & ((\Selector0~4_combout\) # ((\shifter_0|sF~q\ & \Selector0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => \Selector0~4_combout\,
	datac => \shifter_0|sF~q\,
	datad => \Selector0~3_combout\,
	combout => \Selector0~5_combout\);

-- Location: LCCOMB_X51_Y16_N16
\Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~7_combout\ = (next_state(4) & (((\Selector0~5_combout\) # (next_state(5))))) # (!next_state(4) & (\Selector0~6_combout\ & ((!next_state(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector0~6_combout\,
	datab => next_state(4),
	datac => \Selector0~5_combout\,
	datad => next_state(5),
	combout => \Selector0~7_combout\);

-- Location: LCCOMB_X51_Y15_N12
\Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (next_state(1) & (!next_state(3) & !next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector5~0_combout\);

-- Location: LCCOMB_X51_Y16_N0
\Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~2_combout\ = (\Selector5~0_combout\) # ((\rf_wr_en~q\ & ((next_state(0)) # (!\Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf_wr_en~q\,
	datab => \Selector5~0_combout\,
	datac => \Selector5~4_combout\,
	datad => next_state(0),
	combout => \Selector0~2_combout\);

-- Location: LCCOMB_X51_Y16_N30
\Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~8_combout\ = (next_state(5) & ((\Selector0~7_combout\ & (\rf_wr_en~q\)) # (!\Selector0~7_combout\ & ((\Selector0~2_combout\))))) # (!next_state(5) & (\Selector0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => \Selector0~7_combout\,
	datac => \rf_wr_en~q\,
	datad => \Selector0~2_combout\,
	combout => \Selector0~8_combout\);

-- Location: FF_X51_Y16_N31
rf_wr_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rf_wr_en~q\);

-- Location: LCCOMB_X48_Y15_N24
\Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~4_combout\ = (!next_state(1) & ((next_state(2)) # (next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(1),
	datad => next_state(5),
	combout => \Selector18~4_combout\);

-- Location: LCCOMB_X47_Y18_N26
\Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~2_combout\ = (next_state(3) & (next_state(4) $ (((!next_state(1) & next_state(2)))))) # (!next_state(3) & (next_state(1) & ((!next_state(2)) # (!next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector18~2_combout\);

-- Location: LCCOMB_X47_Y18_N16
\Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~1_combout\ = (next_state(4) & ((next_state(3) $ (next_state(2))) # (!next_state(1)))) # (!next_state(4) & ((next_state(1)) # (next_state(3) $ (next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector18~1_combout\);

-- Location: LCCOMB_X47_Y18_N20
\Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector18~3_combout\ = (\Selector18~2_combout\ & (!next_state(5) & (next_state(0) $ (!\Selector18~1_combout\)))) # (!\Selector18~2_combout\ & (!next_state(0) & ((!\Selector18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(5),
	datac => \Selector18~2_combout\,
	datad => \Selector18~1_combout\,
	combout => \Selector18~3_combout\);

-- Location: FF_X48_Y15_N25
\a1_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector18~4_combout\,
	sclr => next_state(0),
	ena => \Selector18~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a1_control(0));

-- Location: LCCOMB_X48_Y15_N20
\a1_control[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_control[1]~1_combout\ = (next_state(1) & ((next_state(0) & (next_state(3) & !next_state(2))) # (!next_state(0) & ((next_state(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \a1_control[1]~1_combout\);

-- Location: LCCOMB_X48_Y15_N18
\a1_control[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_control[1]~0_combout\ = (!next_state(0) & (!next_state(2) & (!next_state(1) & !next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(2),
	datac => next_state(1),
	datad => next_state(5),
	combout => \a1_control[1]~0_combout\);

-- Location: LCCOMB_X48_Y15_N22
\a1_control[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_control[1]~2_combout\ = (\Selector18~3_combout\ & (!\a1_control[1]~1_combout\ & ((!\a1_control[1]~0_combout\)))) # (!\Selector18~3_combout\ & (((a1_control(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector18~3_combout\,
	datab => \a1_control[1]~1_combout\,
	datac => a1_control(1),
	datad => \a1_control[1]~0_combout\,
	combout => \a1_control[1]~2_combout\);

-- Location: FF_X48_Y15_N23
\a1_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \a1_control[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a1_control(1));

-- Location: LCCOMB_X48_Y15_N0
\a1_mux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_mux|Mux2~0_combout\ = (a1_control(0) & (\ir_0|ir2\(0) & (a1_control(1)))) # (!a1_control(0) & (((\ir_0|ir1\(0)) # (!a1_control(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir2\(0),
	datab => a1_control(0),
	datac => a1_control(1),
	datad => \ir_0|ir1\(0),
	combout => \a1_mux|Mux2~0_combout\);

-- Location: LCCOMB_X48_Y15_N2
\a1_mux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_mux|Mux1~0_combout\ = (a1_control(1) & ((a1_control(0) & ((\ir_0|ir2\(1)))) # (!a1_control(0) & (\ir_0|ir1\(1))))) # (!a1_control(1) & (((!a1_control(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir1\(1),
	datab => \ir_0|ir2\(1),
	datac => a1_control(1),
	datad => a1_control(0),
	combout => \a1_mux|Mux1~0_combout\);

-- Location: LCCOMB_X51_Y15_N26
\Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~2_combout\ = (a3_control(2) & (!next_state(4) & ((next_state(5))))) # (!a3_control(2) & ((next_state(5)) # (next_state(4) $ (next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(0),
	datac => a3_control(2),
	datad => next_state(5),
	combout => \Selector5~2_combout\);

-- Location: LCCOMB_X51_Y15_N8
\Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~1_combout\ = (next_state(3) & (next_state(4) $ (((next_state(1)) # (!next_state(2)))))) # (!next_state(3) & ((next_state(4) & (next_state(1) & !next_state(2))) # (!next_state(4) & ((next_state(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(3),
	datac => next_state(1),
	datad => next_state(2),
	combout => \Selector5~1_combout\);

-- Location: LCCOMB_X49_Y15_N18
\Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~3_combout\ = (\Selector5~2_combout\ & (!\Selector5~0_combout\ & (a3_control(2)))) # (!\Selector5~2_combout\ & (((a3_control(2)) # (\Selector5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector5~0_combout\,
	datab => \Selector5~2_combout\,
	datac => a3_control(2),
	datad => \Selector5~1_combout\,
	combout => \Selector5~3_combout\);

-- Location: FF_X49_Y15_N19
\a3_control[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a3_control(2));

-- Location: LCCOMB_X49_Y15_N16
\a3_mux|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux0~1_combout\ = (a3_control(0) & (((\ir_0|ir2\(2) & a3_control(2))))) # (!a3_control(0) & ((\ir_0|ir1\(2)) # ((!a3_control(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir1\(2),
	datab => a3_control(0),
	datac => \ir_0|ir2\(2),
	datad => a3_control(2),
	combout => \a3_mux|Mux0~1_combout\);

-- Location: LCCOMB_X49_Y18_N4
\a3_control[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_control[1]~3_combout\ = (\a3_control[1]~2_combout\ & (!next_state(3) & ((!next_state(5))))) # (!\a3_control[1]~2_combout\ & (((a3_control(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datab => \a3_control[1]~2_combout\,
	datac => a3_control(1),
	datad => next_state(5),
	combout => \a3_control[1]~3_combout\);

-- Location: FF_X49_Y18_N5
\a3_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \a3_control[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a3_control(1));

-- Location: LCCOMB_X49_Y15_N22
\a3_mux|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux0~2_combout\ = (a3_control(1) & (\a3_mux|Mux0~0_combout\ & ((a3_control(2))))) # (!a3_control(1) & (((\a3_mux|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~0_combout\,
	datab => \a3_mux|Mux0~1_combout\,
	datac => a3_control(1),
	datad => a3_control(2),
	combout => \a3_mux|Mux0~2_combout\);

-- Location: LCCOMB_X49_Y15_N0
\a3_mux|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux1~1_combout\ = (a3_control(0) & (((\ir_0|ir2\(1) & a3_control(2))))) # (!a3_control(0) & ((\ir_0|ir1\(1)) # ((!a3_control(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir1\(1),
	datab => a3_control(0),
	datac => \ir_0|ir2\(1),
	datad => a3_control(2),
	combout => \a3_mux|Mux1~1_combout\);

-- Location: LCCOMB_X49_Y15_N30
\a3_mux|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux1~2_combout\ = (a3_control(1) & (\a3_mux|Mux1~0_combout\ & ((a3_control(2))))) # (!a3_control(1) & (((\a3_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux1~0_combout\,
	datab => \a3_mux|Mux1~1_combout\,
	datac => a3_control(1),
	datad => a3_control(2),
	combout => \a3_mux|Mux1~2_combout\);

-- Location: LCCOMB_X52_Y15_N16
\register_file_0|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|always0~0_combout\ = (\a1_mux|Mux0~0_combout\ & ((\a1_mux|Mux1~0_combout\ $ (\a3_mux|Mux1~2_combout\)) # (!\a3_mux|Mux0~2_combout\))) # (!\a1_mux|Mux0~0_combout\ & ((\a3_mux|Mux0~2_combout\) # (\a1_mux|Mux1~0_combout\ $ 
-- (\a3_mux|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux0~0_combout\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \a3_mux|Mux0~2_combout\,
	datad => \a3_mux|Mux1~2_combout\,
	combout => \register_file_0|always0~0_combout\);

-- Location: LCCOMB_X52_Y15_N8
\register_file_0|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|always0~1_combout\ = ((\register_file_0|always0~0_combout\) # (\a3_mux|Mux2~2_combout\ $ (\a1_mux|Mux2~0_combout\))) # (!\rf_wr_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux2~2_combout\,
	datab => \rf_wr_en~q\,
	datac => \a1_mux|Mux2~0_combout\,
	datad => \register_file_0|always0~0_combout\,
	combout => \register_file_0|always0~1_combout\);

-- Location: CLKCTRL_G7
\register_file_0|always0~1clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \register_file_0|always0~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \register_file_0|always0~1clkctrl_outclk\);

-- Location: LCCOMB_X50_Y16_N8
\register_file_0|Out_RF_Read_data1[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(1) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux14~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux14~4_combout\,
	datac => \register_file_0|Out_RF_Read_data1\(1),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(1));

-- Location: FF_X50_Y16_N9
\t1|temp_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(1));

-- Location: LCCOMB_X46_Y13_N6
\aluA_mux|op[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[1]~3_combout\ = (!\alusrcA~q\ & \t1|temp_op\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(1),
	combout => \aluA_mux|op[1]~3_combout\);

-- Location: LCCOMB_X47_Y14_N24
\register_file_0|Out_RF_Read_data1[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(0) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux15~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux15~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(0),
	combout => \register_file_0|Out_RF_Read_data1\(0));

-- Location: FF_X47_Y14_N25
\t1|temp_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(0));

-- Location: LCCOMB_X47_Y14_N10
\aluA_mux|op[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[0]~0_combout\ = (!\alusrcA~q\ & \t1|temp_op\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(0),
	combout => \aluA_mux|op[0]~0_combout\);

-- Location: LCCOMB_X47_Y13_N18
\alu_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~2_combout\ = (\aluB_mux|Mux14~2_combout\ & ((\aluA_mux|op[1]~3_combout\ & (\alu_0|Add0~1\ & VCC)) # (!\aluA_mux|op[1]~3_combout\ & (!\alu_0|Add0~1\)))) # (!\aluB_mux|Mux14~2_combout\ & ((\aluA_mux|op[1]~3_combout\ & (!\alu_0|Add0~1\)) # 
-- (!\aluA_mux|op[1]~3_combout\ & ((\alu_0|Add0~1\) # (GND)))))
-- \alu_0|Add0~3\ = CARRY((\aluB_mux|Mux14~2_combout\ & (!\aluA_mux|op[1]~3_combout\ & !\alu_0|Add0~1\)) # (!\aluB_mux|Mux14~2_combout\ & ((!\alu_0|Add0~1\) # (!\aluA_mux|op[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux14~2_combout\,
	datab => \aluA_mux|op[1]~3_combout\,
	datad => VCC,
	cin => \alu_0|Add0~1\,
	combout => \alu_0|Add0~2_combout\,
	cout => \alu_0|Add0~3\);

-- Location: LCCOMB_X46_Y13_N20
\alu_0|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux16~0_combout\ = (\alu_0|Add0~2_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datad => \alu_0|Add0~2_combout\,
	combout => \alu_0|Mux16~0_combout\);

-- Location: LCCOMB_X50_Y17_N8
\Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = (next_state(4) & !next_state(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(4),
	datad => next_state(0),
	combout => \Selector25~0_combout\);

-- Location: LCCOMB_X50_Y17_N30
\alu_op[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_op[1]~2_combout\ = (!\alu_funct[1]~4_combout\ & ((next_state(5)) # (!\alu_op[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_op[1]~1_combout\,
	datac => next_state(5),
	datad => \alu_funct[1]~4_combout\,
	combout => \alu_op[1]~2_combout\);

-- Location: FF_X50_Y17_N9
\alu_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector25~0_combout\,
	asdata => \~GND~combout\,
	sclr => next_state(5),
	sload => next_state(2),
	ena => \alu_op[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alu_op(1));

-- Location: CLKCTRL_G8
\alu_op[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \alu_op[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \alu_op[1]~clkctrl_outclk\);

-- Location: LCCOMB_X46_Y13_N4
\alu_0|Out_ALU_result[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(1) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(1)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux16~0_combout\,
	datac => \alu_0|Out_ALU_result\(1),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(1));

-- Location: FF_X46_Y13_N27
\t3|temp_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(1));

-- Location: LCCOMB_X46_Y13_N14
\address_mux|op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[1]~0_combout\ = (\address_sel~q\ & (\t3|temp_op\(1))) # (!\address_sel~q\ & ((\t1|temp_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_sel~q\,
	datac => \t3|temp_op\(1),
	datad => \t1|temp_op\(1),
	combout => \address_mux|op[1]~0_combout\);

-- Location: LCCOMB_X47_Y13_N10
\alu_0|Out_ALU_result[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(2) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(2)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux15~0_combout\,
	datac => \alu_0|Out_ALU_result\(2),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(2));

-- Location: FF_X47_Y13_N9
\t3|temp_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(2));

-- Location: LCCOMB_X48_Y15_N14
\ir_0|ir1[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir1\(2) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(11))) # (!\ir_write~q\ & ((\ir_0|ir1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Out_Mem_Read_data\(11),
	datac => \ir_0|ir1\(2),
	datad => \ir_write~q\,
	combout => \ir_0|ir1\(2));

-- Location: LCCOMB_X48_Y15_N8
\a1_mux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a1_mux|Mux0~0_combout\ = (a1_control(1) & ((a1_control(0) & (\ir_0|ir2\(2))) # (!a1_control(0) & ((\ir_0|ir1\(2)))))) # (!a1_control(1) & (((!a1_control(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a1_control(1),
	datab => \ir_0|ir2\(2),
	datac => \ir_0|ir1\(2),
	datad => a1_control(0),
	combout => \a1_mux|Mux0~0_combout\);

-- Location: LCCOMB_X51_Y15_N4
\rf3_control[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_control[1]~1_combout\ = (next_state(3) & (next_state(0) & (\rf3_control[1]~0_combout\ $ (!next_state(4))))) # (!next_state(3) & (\rf3_control[1]~0_combout\ & (next_state(4) $ (next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf3_control[1]~0_combout\,
	datab => next_state(3),
	datac => next_state(4),
	datad => next_state(0),
	combout => \rf3_control[1]~1_combout\);

-- Location: LCCOMB_X51_Y15_N22
\rf3_control[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_control[1]~2_combout\ = (next_state(5) & (!next_state(4) & ((\Selector5~0_combout\)))) # (!next_state(5) & (((\rf3_control[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \rf3_control[1]~1_combout\,
	datac => \Selector5~0_combout\,
	datad => next_state(5),
	combout => \rf3_control[1]~2_combout\);

-- Location: LCCOMB_X47_Y16_N20
\rf3_control[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_control[1]~3_combout\ = (\rf3_control[1]~2_combout\ & (next_state(5) & (next_state(0)))) # (!\rf3_control[1]~2_combout\ & (((rf3_control(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => next_state(0),
	datac => rf3_control(1),
	datad => \rf3_control[1]~2_combout\,
	combout => \rf3_control[1]~3_combout\);

-- Location: FF_X47_Y16_N21
\rf3_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_control[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rf3_control(1));

-- Location: LCCOMB_X50_Y17_N28
\pc_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_en~0_combout\ = (!next_state(4) & (!next_state(5) & (next_state(1) $ (next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(4),
	datac => next_state(5),
	datad => next_state(0),
	combout => \pc_en~0_combout\);

-- Location: LCCOMB_X51_Y16_N20
\pc_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pc_en~1_combout\ = (\Selector5~4_combout\ & ((\pc_en~0_combout\ & (!next_state(1))) # (!\pc_en~0_combout\ & ((\pc_en~q\))))) # (!\Selector5~4_combout\ & (((\pc_en~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => \Selector5~4_combout\,
	datac => \pc_en~q\,
	datad => \pc_en~0_combout\,
	combout => \pc_en~1_combout\);

-- Location: FF_X51_Y16_N21
pc_en : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \pc_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_en~q\);

-- Location: FF_X47_Y13_N11
\PC|temp_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(2),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(2));

-- Location: LCCOMB_X51_Y13_N26
\rf3_mux|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux13~1_combout\ = (\rf3_mux|Mux13~0_combout\) # ((rf3_control(1) & \PC|temp_op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf3_mux|Mux13~0_combout\,
	datab => rf3_control(1),
	datac => \PC|temp_op\(2),
	combout => \rf3_mux|Mux13~1_combout\);

-- Location: LCCOMB_X52_Y15_N10
\register_file_0|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~0_combout\ = (\a3_mux|Mux0~2_combout\ & (\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & \a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~0_combout\);

-- Location: FF_X51_Y13_N27
\register_file_0|register[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux13~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][2]~q\);

-- Location: LCCOMB_X52_Y15_N18
\register_file_0|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~2_combout\ = (\a3_mux|Mux0~2_combout\ & (\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & !\a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~2_combout\);

-- Location: FF_X51_Y14_N25
\register_file_0|register[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][2]~q\);

-- Location: LCCOMB_X52_Y15_N14
\register_file_0|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~4_combout\ = (\a3_mux|Mux0~2_combout\ & (!\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & !\a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~4_combout\);

-- Location: FF_X51_Y14_N11
\register_file_0|register[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][2]~q\);

-- Location: LCCOMB_X51_Y14_N24
\register_file_0|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux13~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][2]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][2]~q\,
	datad => \register_file_0|register[4][2]~q\,
	combout => \register_file_0|Mux13~0_combout\);

-- Location: LCCOMB_X52_Y15_N26
\register_file_0|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~3_combout\ = (\a3_mux|Mux0~2_combout\ & (!\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & \a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~3_combout\);

-- Location: FF_X52_Y14_N17
\register_file_0|register[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][2]~q\);

-- Location: LCCOMB_X52_Y14_N18
\register_file_0|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux13~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux13~0_combout\ & (\register_file_0|register[7][2]~q\)) # (!\register_file_0|Mux13~0_combout\ & ((\register_file_0|register[5][2]~q\))))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux2~0_combout\,
	datab => \register_file_0|register[7][2]~q\,
	datac => \register_file_0|Mux13~0_combout\,
	datad => \register_file_0|register[5][2]~q\,
	combout => \register_file_0|Mux13~1_combout\);

-- Location: LCCOMB_X52_Y14_N28
\register_file_0|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux13~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux13~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux13~3_combout\,
	datab => \a1_mux|Mux0~0_combout\,
	datad => \register_file_0|Mux13~1_combout\,
	combout => \register_file_0|Mux13~4_combout\);

-- Location: LCCOMB_X52_Y14_N0
\register_file_0|Out_RF_Read_data1[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(2) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux13~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux13~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(2),
	combout => \register_file_0|Out_RF_Read_data1\(2));

-- Location: FF_X52_Y14_N1
\t1|temp_op[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(2));

-- Location: LCCOMB_X46_Y13_N0
\address_mux|op[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[2]~4_combout\ = (\address_sel~q\ & (\t3|temp_op\(2))) # (!\address_sel~q\ & ((\t1|temp_op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_sel~q\,
	datac => \t3|temp_op\(2),
	datad => \t1|temp_op\(2),
	combout => \address_mux|op[2]~4_combout\);

-- Location: LCCOMB_X51_Y18_N24
\Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~5_combout\ = (alusrcB(1) & (((next_state(3)) # (next_state(5))) # (!next_state(2)))) # (!alusrcB(1) & (!next_state(2) & (next_state(3) & !next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(1),
	datab => next_state(2),
	datac => next_state(3),
	datad => next_state(5),
	combout => \Selector10~5_combout\);

-- Location: LCCOMB_X51_Y18_N20
\Selector10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~10_combout\ = (\Selector10~4_combout\ & (next_state(2) $ (next_state(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector10~4_combout\,
	datab => next_state(2),
	datac => next_state(1),
	combout => \Selector10~10_combout\);

-- Location: LCCOMB_X51_Y18_N18
\Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~6_combout\ = (next_state(0) & (((next_state(4))))) # (!next_state(0) & ((next_state(4) & ((\Selector10~10_combout\))) # (!next_state(4) & (\Selector10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => \Selector10~5_combout\,
	datac => next_state(4),
	datad => \Selector10~10_combout\,
	combout => \Selector10~6_combout\);

-- Location: LCCOMB_X51_Y16_N28
\Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~6_combout\ = (!next_state(5) & ((next_state(2)) # (!next_state(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => next_state(2),
	datad => next_state(3),
	combout => \Selector9~6_combout\);

-- Location: LCCOMB_X51_Y16_N10
\Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~7_combout\ = (!next_state(3) & (!\shifter_0|sF~q\ & !next_state(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(3),
	datac => \shifter_0|sF~q\,
	datad => next_state(5),
	combout => \Selector10~7_combout\);

-- Location: LCCOMB_X51_Y16_N6
\Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~8_combout\ = (next_state(1) & ((\Selector10~7_combout\) # ((alusrcB(1) & !\Selector9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(1),
	datab => \Selector9~6_combout\,
	datac => next_state(1),
	datad => \Selector10~7_combout\,
	combout => \Selector10~8_combout\);

-- Location: LCCOMB_X50_Y16_N2
\Selector10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector10~9_combout\ = (\Selector10~6_combout\ & (((\Selector10~8_combout\) # (!next_state(0))))) # (!\Selector10~6_combout\ & (\Selector10~3_combout\ & (next_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector10~3_combout\,
	datab => \Selector10~6_combout\,
	datac => next_state(0),
	datad => \Selector10~8_combout\,
	combout => \Selector10~9_combout\);

-- Location: LCCOMB_X50_Y16_N10
\Selector9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~9_combout\ = (next_state(0) & (next_state(1) $ ((!next_state(4))))) # (!next_state(0) & ((next_state(1) $ (next_state(2))) # (!next_state(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Selector9~9_combout\);

-- Location: FF_X50_Y16_N3
\alusrcB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector10~9_combout\,
	ena => \Selector9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alusrcB(1));

-- Location: LCCOMB_X47_Y18_N22
\Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~3_combout\ = (next_state(1) & (next_state(0) $ (((next_state(3) & !next_state(2)))))) # (!next_state(1) & (next_state(2) & (next_state(0) $ (next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector11~3_combout\);

-- Location: LCCOMB_X47_Y18_N28
\Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~2_combout\ = (next_state(0) & ((next_state(1) & (next_state(3))) # (!next_state(1) & ((!next_state(2)) # (!next_state(3)))))) # (!next_state(0) & (((next_state(3) & next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector11~2_combout\);

-- Location: LCCOMB_X47_Y18_N8
\Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~4_combout\ = (alusrcB(0) & ((next_state(4) & ((!\Selector11~2_combout\) # (!\Selector11~3_combout\))) # (!next_state(4) & (\Selector11~3_combout\)))) # (!alusrcB(0) & ((next_state(4)) # ((\Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => next_state(4),
	datac => \Selector11~3_combout\,
	datad => \Selector11~2_combout\,
	combout => \Selector11~4_combout\);

-- Location: LCCOMB_X47_Y18_N10
\Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~5_combout\ = (\Selector11~3_combout\ & (!\Selector11~2_combout\ & ((next_state(4)) # (!alusrcB(0))))) # (!\Selector11~3_combout\ & (alusrcB(0) & (!next_state(4) & \Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => next_state(4),
	datac => \Selector11~3_combout\,
	datad => \Selector11~2_combout\,
	combout => \Selector11~5_combout\);

-- Location: LCCOMB_X47_Y18_N4
\Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~6_combout\ = (\Selector11~5_combout\ & (((alusrcB(0) & !\Selector11~4_combout\)) # (!next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => next_state(5),
	datac => \Selector11~4_combout\,
	datad => \Selector11~5_combout\,
	combout => \Selector11~6_combout\);

-- Location: LCCOMB_X47_Y18_N6
\Selector11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~7_combout\ = (\Selector11~4_combout\) # ((next_state(5) & (alusrcB(0) $ (\Selector11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => next_state(5),
	datac => \Selector11~4_combout\,
	datad => \Selector11~5_combout\,
	combout => \Selector11~7_combout\);

-- Location: LCCOMB_X47_Y18_N14
\Selector11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~9_combout\ = (\Selector11~8_combout\ & (((!\Selector11~6_combout\ & alusrcB(0))) # (!\Selector11~7_combout\))) # (!\Selector11~8_combout\ & ((\Selector11~6_combout\) # ((alusrcB(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector11~8_combout\,
	datab => \Selector11~6_combout\,
	datac => alusrcB(0),
	datad => \Selector11~7_combout\,
	combout => \Selector11~9_combout\);

-- Location: LCCOMB_X46_Y14_N16
\Selector11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~10_combout\ = (\Selector11~9_combout\ & ((\Selector11~7_combout\) # (\Selector11~6_combout\ $ (!next_state(3))))) # (!\Selector11~9_combout\ & (\Selector11~6_combout\ & (next_state(3) & \Selector11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector11~6_combout\,
	datab => next_state(3),
	datac => \Selector11~9_combout\,
	datad => \Selector11~7_combout\,
	combout => \Selector11~10_combout\);

-- Location: FF_X46_Y14_N17
\alusrcB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector11~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alusrcB(0));

-- Location: LCCOMB_X46_Y14_N28
\aluB_mux|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux15~2_combout\ = (alusrcB(1)) # (alusrcB(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alusrcB(1),
	datad => alusrcB(0),
	combout => \aluB_mux|Mux15~2_combout\);

-- Location: LCCOMB_X49_Y17_N24
\Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = (next_state(3)) # ((next_state(5)) # ((!\Selector2~0_combout\) # (!next_state(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datab => next_state(5),
	datac => next_state(1),
	datad => \Selector2~0_combout\,
	combout => \Selector14~0_combout\);

-- Location: FF_X49_Y17_N25
\alu_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector14~0_combout\,
	ena => \alu_funct[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alu_op(0));

-- Location: LCCOMB_X50_Y18_N16
\Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (next_state(3) & next_state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datad => next_state(2),
	combout => \Selector4~0_combout\);

-- Location: FF_X50_Y18_N17
\rf3_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector4~0_combout\,
	asdata => \next_state[3]~_wirecell_combout\,
	sclr => next_state(5),
	sload => next_state(4),
	ena => \rf3_control[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rf3_control(0));

-- Location: LCCOMB_X49_Y13_N8
\rf3_mux|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux12~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(3))) # (!rf3_control(0) & ((\t3|temp_op\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mdr|temp_op\(3),
	datab => rf3_control(0),
	datac => \t3|temp_op\(3),
	datad => rf3_control(1),
	combout => \rf3_mux|Mux12~0_combout\);

-- Location: LCCOMB_X51_Y13_N4
\rf3_mux|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux12~1_combout\ = (\rf3_mux|Mux12~0_combout\) # ((\PC|temp_op\(3) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|temp_op\(3),
	datab => rf3_control(1),
	datad => \rf3_mux|Mux12~0_combout\,
	combout => \rf3_mux|Mux12~1_combout\);

-- Location: LCCOMB_X50_Y15_N4
\register_file_0|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~6_combout\ = (!\a3_mux|Mux0~2_combout\ & (!\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & \a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~6_combout\);

-- Location: FF_X52_Y12_N5
\register_file_0|register[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][3]~q\);

-- Location: LCCOMB_X52_Y15_N30
\register_file_0|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~1_combout\ = (!\a3_mux|Mux0~2_combout\ & (!\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & !\a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~1_combout\);

-- Location: FF_X52_Y12_N7
\register_file_0|register[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][3]~q\);

-- Location: LCCOMB_X52_Y12_N6
\register_file_0|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux12~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][3]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[1][3]~q\,
	datac => \register_file_0|register[0][3]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux12~2_combout\);

-- Location: LCCOMB_X52_Y15_N12
\register_file_0|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~5_combout\ = (!\a3_mux|Mux0~2_combout\ & (\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & !\a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~5_combout\);

-- Location: FF_X52_Y13_N25
\register_file_0|register[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][3]~q\);

-- Location: LCCOMB_X52_Y13_N24
\register_file_0|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux12~3_combout\ = (\register_file_0|Mux12~2_combout\ & ((\register_file_0|register[3][3]~q\) # ((!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux12~2_combout\ & (((\register_file_0|register[2][3]~q\ & \a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][3]~q\,
	datab => \register_file_0|Mux12~2_combout\,
	datac => \register_file_0|register[2][3]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux12~3_combout\);

-- Location: FF_X51_Y13_N5
\register_file_0|register[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux12~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][3]~q\);

-- Location: FF_X52_Y16_N23
\register_file_0|register[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][3]~q\);

-- Location: LCCOMB_X52_Y16_N16
\register_file_0|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux12~1_combout\ = (\register_file_0|Mux12~0_combout\ & (((\register_file_0|register[7][3]~q\)) # (!\a1_mux|Mux2~0_combout\))) # (!\register_file_0|Mux12~0_combout\ & (\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux12~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[7][3]~q\,
	datad => \register_file_0|register[5][3]~q\,
	combout => \register_file_0|Mux12~1_combout\);

-- Location: LCCOMB_X52_Y16_N2
\register_file_0|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux12~4_combout\ = (\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux12~1_combout\))) # (!\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux0~0_combout\,
	datab => \register_file_0|Mux12~3_combout\,
	datad => \register_file_0|Mux12~1_combout\,
	combout => \register_file_0|Mux12~4_combout\);

-- Location: LCCOMB_X52_Y16_N0
\register_file_0|Out_RF_Read_data1[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(3) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux12~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux12~4_combout\,
	datac => \register_file_0|always0~1clkctrl_outclk\,
	datad => \register_file_0|Out_RF_Read_data1\(3),
	combout => \register_file_0|Out_RF_Read_data1\(3));

-- Location: FF_X52_Y16_N1
\t1|temp_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(3));

-- Location: LCCOMB_X46_Y14_N22
\aluA_mux|op[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[3]~5_combout\ = (!\alusrcA~q\ & \t1|temp_op\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(3),
	combout => \aluA_mux|op[3]~5_combout\);

-- Location: LCCOMB_X49_Y18_N0
\Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~3_combout\ = (alusrcB(2) & ((next_state(5)) # (next_state(2) $ (!next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(5),
	datac => next_state(3),
	datad => alusrcB(2),
	combout => \Selector9~3_combout\);

-- Location: LCCOMB_X49_Y18_N8
\Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~2_combout\ = (\Mux3~10_combout\ & (alusrcB(2) & ((next_state(5)) # (!next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~10_combout\,
	datab => next_state(5),
	datac => next_state(3),
	datad => alusrcB(2),
	combout => \Selector9~2_combout\);

-- Location: LCCOMB_X49_Y18_N20
\Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~4_combout\ = (next_state(4) & (((\Selector9~2_combout\) # (next_state(0))))) # (!next_state(4) & (\Selector9~3_combout\ & ((!next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \Selector9~3_combout\,
	datac => \Selector9~2_combout\,
	datad => next_state(0),
	combout => \Selector9~4_combout\);

-- Location: LCCOMB_X51_Y16_N14
\Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~5_combout\ = (!next_state(5) & ((next_state(3) & ((next_state(2)))) # (!next_state(3) & (!\shifter_0|sF~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => \shifter_0|sF~q\,
	datac => next_state(2),
	datad => next_state(3),
	combout => \Selector9~5_combout\);

-- Location: LCCOMB_X51_Y16_N4
\Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~7_combout\ = (next_state(1) & ((\Selector9~5_combout\) # ((!\Selector9~6_combout\ & alusrcB(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => \Selector9~6_combout\,
	datac => \Selector9~5_combout\,
	datad => alusrcB(2),
	combout => \Selector9~7_combout\);

-- Location: LCCOMB_X49_Y18_N16
\Selector9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector9~8_combout\ = (\Selector9~4_combout\ & (((\Selector9~7_combout\) # (!next_state(0))))) # (!\Selector9~4_combout\ & (\Selector9~1_combout\ & ((next_state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector9~1_combout\,
	datab => \Selector9~4_combout\,
	datac => \Selector9~7_combout\,
	datad => next_state(0),
	combout => \Selector9~8_combout\);

-- Location: FF_X49_Y18_N17
\alusrcB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector9~8_combout\,
	ena => \Selector9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alusrcB(2));

-- Location: LCCOMB_X47_Y18_N2
\Selector26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector26~4_combout\ = (next_state(1) & (((!next_state(4) & \address_sel~q\)))) # (!next_state(1) & ((next_state(2) & ((\address_sel~q\))) # (!next_state(2) & (next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(1),
	datac => next_state(4),
	datad => \address_sel~q\,
	combout => \Selector26~4_combout\);

-- Location: LCCOMB_X47_Y18_N24
\address_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_sel~0_combout\ = (next_state(0) & ((\Selector26~4_combout\))) # (!next_state(0) & (\address_sel~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datac => \address_sel~q\,
	datad => \Selector26~4_combout\,
	combout => \address_sel~0_combout\);

-- Location: LCCOMB_X47_Y18_N30
\Selector26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector26~5_combout\ = (\address_sel~q\) # ((\Selector20~0_combout\ & (!next_state(4) & next_state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector20~0_combout\,
	datab => next_state(4),
	datac => next_state(2),
	datad => \address_sel~q\,
	combout => \Selector26~5_combout\);

-- Location: FF_X47_Y18_N25
address_sel : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \address_sel~0_combout\,
	asdata => \Selector26~5_combout\,
	sload => next_state(3),
	ena => ALT_INV_next_state(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \address_sel~q\);

-- Location: LCCOMB_X48_Y13_N4
\alu_0|Out_ALU_result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(5) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(5)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux12~0_combout\,
	datac => \alu_0|Out_ALU_result\(5),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(5));

-- Location: FF_X48_Y13_N11
\t3|temp_op[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(5));

-- Location: LCCOMB_X48_Y13_N14
\address_mux|op[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[5]~1_combout\ = (\address_sel~q\ & ((\t3|temp_op\(5)))) # (!\address_sel~q\ & (\t1|temp_op\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(5),
	datab => \address_sel~q\,
	datad => \t3|temp_op\(5),
	combout => \address_mux|op[5]~1_combout\);

-- Location: LCCOMB_X52_Y14_N2
\register_file_0|Out_RF_Read_data1[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(4) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux11~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux11~4_combout\,
	datab => \register_file_0|Out_RF_Read_data1\(4),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(4));

-- Location: FF_X52_Y14_N3
\t1|temp_op[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(4));

-- Location: LCCOMB_X47_Y13_N22
\alu_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~6_combout\ = (\aluB_mux|Mux12~1_combout\ & ((\aluA_mux|op[3]~5_combout\ & (\alu_0|Add0~5\ & VCC)) # (!\aluA_mux|op[3]~5_combout\ & (!\alu_0|Add0~5\)))) # (!\aluB_mux|Mux12~1_combout\ & ((\aluA_mux|op[3]~5_combout\ & (!\alu_0|Add0~5\)) # 
-- (!\aluA_mux|op[3]~5_combout\ & ((\alu_0|Add0~5\) # (GND)))))
-- \alu_0|Add0~7\ = CARRY((\aluB_mux|Mux12~1_combout\ & (!\aluA_mux|op[3]~5_combout\ & !\alu_0|Add0~5\)) # (!\aluB_mux|Mux12~1_combout\ & ((!\alu_0|Add0~5\) # (!\aluA_mux|op[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux12~1_combout\,
	datab => \aluA_mux|op[3]~5_combout\,
	datad => VCC,
	cin => \alu_0|Add0~5\,
	combout => \alu_0|Add0~6_combout\,
	cout => \alu_0|Add0~7\);

-- Location: LCCOMB_X47_Y13_N24
\alu_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~8_combout\ = ((\aluA_mux|op[4]~4_combout\ $ (\aluB_mux|Mux11~1_combout\ $ (!\alu_0|Add0~7\)))) # (GND)
-- \alu_0|Add0~9\ = CARRY((\aluA_mux|op[4]~4_combout\ & ((\aluB_mux|Mux11~1_combout\) # (!\alu_0|Add0~7\))) # (!\aluA_mux|op[4]~4_combout\ & (\aluB_mux|Mux11~1_combout\ & !\alu_0|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[4]~4_combout\,
	datab => \aluB_mux|Mux11~1_combout\,
	datad => VCC,
	cin => \alu_0|Add0~7\,
	combout => \alu_0|Add0~8_combout\,
	cout => \alu_0|Add0~9\);

-- Location: LCCOMB_X45_Y13_N22
\alu_0|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux13~0_combout\ = (\alu_0|Add0~8_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datad => \alu_0|Add0~8_combout\,
	combout => \alu_0|Mux13~0_combout\);

-- Location: LCCOMB_X45_Y13_N10
\alu_0|Out_ALU_result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(4) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Out_ALU_result\(4))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Out_ALU_result\(4),
	datac => \alu_0|Mux13~0_combout\,
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(4));

-- Location: FF_X45_Y13_N1
\t3|temp_op[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(4));

-- Location: LCCOMB_X45_Y13_N12
\address_mux|op[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[4]~5_combout\ = (\address_sel~q\ & ((\t3|temp_op\(4)))) # (!\address_sel~q\ & (\t1|temp_op\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_sel~q\,
	datab => \t1|temp_op\(4),
	datad => \t3|temp_op\(4),
	combout => \address_mux|op[4]~5_combout\);

-- Location: LCCOMB_X44_Y13_N12
\memory_0|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux13~0_combout\ = (\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ & (\address_mux|op[4]~5_combout\ $ (!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[4]~5_combout\ & 
-- (\address_mux|op[2]~4_combout\ $ (!\address_mux|op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux13~0_combout\);

-- Location: LCCOMB_X44_Y13_N0
\memory_0|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux13~2_combout\ = (!\address_mux|op[5]~1_combout\ & ((\address_mux|op[3]~2_combout\ & ((\memory_0|Mux13~0_combout\))) # (!\address_mux|op[3]~2_combout\ & (!\memory_0|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux13~1_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[5]~1_combout\,
	datad => \memory_0|Mux13~0_combout\,
	combout => \memory_0|Mux13~2_combout\);

-- Location: LCCOMB_X44_Y13_N4
\memory_0|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux13~4_combout\ = (\memory_0|Mux13~2_combout\) # ((\memory_0|Mux13~3_combout\ & (!\address_mux|op[3]~2_combout\ & \address_mux|op[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux13~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[5]~1_combout\,
	datad => \memory_0|Mux13~2_combout\,
	combout => \memory_0|Mux13~4_combout\);

-- Location: LCCOMB_X44_Y13_N24
\memory_0|Out_Mem_Read_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(2) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(2)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux13~4_combout\,
	datac => \mem_w_bar~clkctrl_outclk\,
	datad => \memory_0|Out_Mem_Read_data\(2),
	combout => \memory_0|Out_Mem_Read_data\(2));

-- Location: LCCOMB_X44_Y13_N30
\ir_0|imm6[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|imm6\(2) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(2))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|imm6\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(2),
	datac => \ir_0|imm6\(2),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|imm6\(2));

-- Location: LCCOMB_X46_Y13_N22
\aluB_mux|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux13~1_combout\ = (\aluB_mux|Mux13~0_combout\) # ((!\aluB_mux|Mux15~2_combout\ & (alusrcB(2) & \ir_0|imm6\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux13~0_combout\,
	datab => \aluB_mux|Mux15~2_combout\,
	datac => alusrcB(2),
	datad => \ir_0|imm6\(2),
	combout => \aluB_mux|Mux13~1_combout\);

-- Location: LCCOMB_X49_Y13_N14
\alu_0|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux14~0_combout\ = (\alu_0|Add0~6_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alu_op(0),
	datad => \alu_0|Add0~6_combout\,
	combout => \alu_0|Mux14~0_combout\);

-- Location: LCCOMB_X49_Y13_N26
\alu_0|Out_ALU_result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(3) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(3)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux14~0_combout\,
	datac => \alu_0|Out_ALU_result\(3),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(3));

-- Location: FF_X49_Y13_N9
\t3|temp_op[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(3));

-- Location: LCCOMB_X49_Y13_N20
\address_mux|op[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[3]~2_combout\ = (\address_sel~q\ & (\t3|temp_op\(3))) # (!\address_sel~q\ & ((\t1|temp_op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_sel~q\,
	datab => \t3|temp_op\(3),
	datac => \t1|temp_op\(3),
	combout => \address_mux|op[3]~2_combout\);

-- Location: LCCOMB_X44_Y16_N14
\memory_0|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~4_combout\ = (!\address_mux|op[0]~3_combout\ & (!\address_mux|op[3]~2_combout\ & (!\address_mux|op[2]~4_combout\ & !\address_mux|op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux11~4_combout\);

-- Location: LCCOMB_X44_Y16_N2
\memory_0|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~0_combout\ = (\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ & (\address_mux|op[0]~3_combout\ $ (\address_mux|op[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux11~0_combout\);

-- Location: LCCOMB_X44_Y16_N0
\memory_0|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux11~5_combout\ = (\memory_0|Mux11~3_combout\ & ((\memory_0|Mux11~4_combout\) # ((!\address_mux|op[4]~5_combout\)))) # (!\memory_0|Mux11~3_combout\ & (((\address_mux|op[4]~5_combout\ & \memory_0|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux11~3_combout\,
	datab => \memory_0|Mux11~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux11~0_combout\,
	combout => \memory_0|Mux11~5_combout\);

-- Location: LCCOMB_X44_Y16_N16
\memory_0|Out_Mem_Read_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(4) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(4)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux11~5_combout\,
	datac => \mem_w_bar~clkctrl_outclk\,
	datad => \memory_0|Out_Mem_Read_data\(4),
	combout => \memory_0|Out_Mem_Read_data\(4));

-- Location: LCCOMB_X51_Y15_N28
\ir_0|ir3[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir3\(1) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(4))) # (!\ir_write~q\ & ((\ir_0|ir3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(4),
	datac => \ir_0|ir3\(1),
	datad => \ir_write~q\,
	combout => \ir_0|ir3\(1));

-- Location: LCCOMB_X46_Y15_N14
\a2_control[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_control[0]~0_combout\ = !next_state(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(0),
	combout => \a2_control[0]~0_combout\);

-- Location: LCCOMB_X49_Y18_N2
\Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~2_combout\ = (!next_state(5) & ((next_state(4) & (!next_state(1) & next_state(3))) # (!next_state(4) & (next_state(1) & !next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => next_state(1),
	datac => next_state(3),
	datad => next_state(5),
	combout => \Selector21~2_combout\);

-- Location: LCCOMB_X49_Y18_N30
\Mux5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~34_combout\ = (next_state(4) & !next_state(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => next_state(4),
	datad => next_state(5),
	combout => \Mux5~34_combout\);

-- Location: LCCOMB_X49_Y18_N12
\Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~1_combout\ = (!\Mux3~10_combout\ & (!next_state(3) & (\Mux5~34_combout\ & !next_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~10_combout\,
	datab => next_state(3),
	datac => \Mux5~34_combout\,
	datad => next_state(0),
	combout => \Selector21~1_combout\);

-- Location: LCCOMB_X49_Y18_N22
\Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector21~3_combout\ = (\Selector21~1_combout\) # ((!next_state(2) & (\Selector21~2_combout\ & next_state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => \Selector21~2_combout\,
	datac => next_state(0),
	datad => \Selector21~1_combout\,
	combout => \Selector21~3_combout\);

-- Location: FF_X46_Y15_N15
\a2_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \a2_control[0]~0_combout\,
	ena => \Selector21~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a2_control(0));

-- Location: LCCOMB_X46_Y15_N6
\Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (!next_state(0) & next_state(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datac => next_state(1),
	combout => \Selector20~0_combout\);

-- Location: FF_X46_Y15_N7
\a2_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector20~0_combout\,
	ena => \Selector21~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a2_control(1));

-- Location: LCCOMB_X47_Y15_N12
\counter_0|tmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter_0|tmp~0_combout\ = (!\load0~q\ & (\counter_0|tmp\(2) $ (((\counter_0|tmp\(0) & \counter_0|tmp\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter_0|tmp\(0),
	datab => \counter_0|tmp\(1),
	datac => \counter_0|tmp\(2),
	datad => \load0~q\,
	combout => \counter_0|tmp~0_combout\);

-- Location: FF_X47_Y15_N13
\counter_0|tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \counter_clock~q\,
	d => \counter_0|tmp~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_0|tmp\(2));

-- Location: LCCOMB_X47_Y15_N6
\a2_mux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux0~0_combout\ = (a2_control(0) & ((a2_control(1) & ((\counter_0|tmp\(2)))) # (!a2_control(1) & (\ir_0|ir1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(0),
	datab => a2_control(1),
	datac => \ir_0|ir1\(2),
	datad => \counter_0|tmp\(2),
	combout => \a2_mux|Mux0~0_combout\);

-- Location: LCCOMB_X46_Y15_N10
\a2_mux|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux0~1_combout\ = (\a2_mux|Mux0~0_combout\) # ((!a2_control(1) & (\ir_0|ir2\(2) & !a2_control(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(1),
	datab => \ir_0|ir2\(2),
	datac => a2_control(0),
	datad => \a2_mux|Mux0~0_combout\,
	combout => \a2_mux|Mux0~1_combout\);

-- Location: LCCOMB_X46_Y12_N8
\memory_0|Out_Mem_Read_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(10) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(10)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux5~4_combout\,
	datac => \memory_0|Out_Mem_Read_data\(10),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(10));

-- Location: LCCOMB_X48_Y15_N10
\ir_0|ir1[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir1\(1) = (\ir_write~q\ & ((\memory_0|Out_Mem_Read_data\(10)))) # (!\ir_write~q\ & (\ir_0|ir1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir1\(1),
	datac => \memory_0|Out_Mem_Read_data\(10),
	datad => \ir_write~q\,
	combout => \ir_0|ir1\(1));

-- Location: LCCOMB_X47_Y15_N2
\a2_mux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux1~0_combout\ = (a2_control(0) & ((a2_control(1) & ((\counter_0|tmp\(1)))) # (!a2_control(1) & (\ir_0|ir1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(0),
	datab => a2_control(1),
	datac => \ir_0|ir1\(1),
	datad => \counter_0|tmp\(1),
	combout => \a2_mux|Mux1~0_combout\);

-- Location: LCCOMB_X46_Y15_N30
\a2_mux|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux1~1_combout\ = (\a2_mux|Mux1~0_combout\) # ((!a2_control(1) & (!a2_control(0) & \ir_0|ir2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(1),
	datab => a2_control(0),
	datac => \ir_0|ir2\(1),
	datad => \a2_mux|Mux1~0_combout\,
	combout => \a2_mux|Mux1~1_combout\);

-- Location: LCCOMB_X45_Y13_N0
\rf3_mux|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux11~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(4))) # (!rf3_control(0) & ((\t3|temp_op\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mdr|temp_op\(4),
	datab => rf3_control(0),
	datac => \t3|temp_op\(4),
	datad => rf3_control(1),
	combout => \rf3_mux|Mux11~0_combout\);

-- Location: LCCOMB_X51_Y13_N22
\rf3_mux|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux11~1_combout\ = (\rf3_mux|Mux11~0_combout\) # ((\PC|temp_op\(4) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|temp_op\(4),
	datab => rf3_control(1),
	datad => \rf3_mux|Mux11~0_combout\,
	combout => \rf3_mux|Mux11~1_combout\);

-- Location: FF_X52_Y12_N19
\register_file_0|register[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][4]~q\);

-- Location: FF_X52_Y12_N17
\register_file_0|register[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][4]~q\);

-- Location: LCCOMB_X52_Y12_N18
\register_file_0|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux27~2_combout\ = (\a2_mux|Mux2~1_combout\ & ((\a2_mux|Mux1~1_combout\) # ((\register_file_0|register[1][4]~q\)))) # (!\a2_mux|Mux2~1_combout\ & (!\a2_mux|Mux1~1_combout\ & ((\register_file_0|register[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux2~1_combout\,
	datab => \a2_mux|Mux1~1_combout\,
	datac => \register_file_0|register[1][4]~q\,
	datad => \register_file_0|register[0][4]~q\,
	combout => \register_file_0|Mux27~2_combout\);

-- Location: LCCOMB_X50_Y15_N30
\register_file_0|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Decoder0~7_combout\ = (!\a3_mux|Mux0~2_combout\ & (\a3_mux|Mux1~2_combout\ & (\rf_wr_en~q\ & \a3_mux|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \a3_mux|Mux1~2_combout\,
	datac => \rf_wr_en~q\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \register_file_0|Decoder0~7_combout\);

-- Location: FF_X51_Y13_N21
\register_file_0|register[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][4]~q\);

-- Location: LCCOMB_X51_Y13_N20
\register_file_0|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux27~3_combout\ = (\register_file_0|Mux27~2_combout\ & (((\register_file_0|register[3][4]~q\) # (!\a2_mux|Mux1~1_combout\)))) # (!\register_file_0|Mux27~2_combout\ & (\register_file_0|register[2][4]~q\ & ((\a2_mux|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[2][4]~q\,
	datab => \register_file_0|Mux27~2_combout\,
	datac => \register_file_0|register[3][4]~q\,
	datad => \a2_mux|Mux1~1_combout\,
	combout => \register_file_0|Mux27~3_combout\);

-- Location: LCCOMB_X52_Y14_N24
\register_file_0|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux27~4_combout\ = (\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux27~1_combout\)) # (!\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux27~1_combout\,
	datab => \a2_mux|Mux0~1_combout\,
	datac => \register_file_0|Mux27~3_combout\,
	combout => \register_file_0|Mux27~4_combout\);

-- Location: LCCOMB_X44_Y16_N30
\memory_0|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux9~2_combout\ = (\address_mux|op[3]~2_combout\ & (!\address_mux|op[1]~0_combout\ & ((\address_mux|op[2]~4_combout\) # (!\address_mux|op[0]~3_combout\)))) # (!\address_mux|op[3]~2_combout\ & ((\address_mux|op[0]~3_combout\ & 
-- ((\address_mux|op[1]~0_combout\))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux9~2_combout\);

-- Location: LCCOMB_X44_Y16_N12
\memory_0|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux9~1_combout\ = (!\address_mux|op[3]~2_combout\ & ((\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ & !\address_mux|op[1]~0_combout\)) # (!\address_mux|op[0]~3_combout\ & ((\address_mux|op[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux9~1_combout\);

-- Location: LCCOMB_X44_Y16_N8
\memory_0|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux9~3_combout\ = (\address_mux|op[5]~1_combout\ & (((\address_mux|op[4]~5_combout\) # (\memory_0|Mux9~1_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\memory_0|Mux9~2_combout\ & (!\address_mux|op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \memory_0|Mux9~2_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux9~1_combout\,
	combout => \memory_0|Mux9~3_combout\);

-- Location: LCCOMB_X44_Y16_N18
\memory_0|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux9~4_combout\ = (\address_mux|op[4]~5_combout\ & ((\memory_0|Mux9~3_combout\ & ((\memory_0|Mux11~4_combout\))) # (!\memory_0|Mux9~3_combout\ & (\memory_0|Mux9~0_combout\)))) # (!\address_mux|op[4]~5_combout\ & (((\memory_0|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux9~0_combout\,
	datab => \memory_0|Mux11~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux9~3_combout\,
	combout => \memory_0|Mux9~4_combout\);

-- Location: LCCOMB_X48_Y15_N26
\memory_0|Out_Mem_Read_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(6) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(6)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux9~4_combout\,
	datac => \memory_0|Out_Mem_Read_data\(6),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(6));

-- Location: LCCOMB_X48_Y15_N12
\ir_0|ir2[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir2\(0) = (\ir_write~q\ & ((\memory_0|Out_Mem_Read_data\(6)))) # (!\ir_write~q\ & (\ir_0|ir2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir2\(0),
	datac => \memory_0|Out_Mem_Read_data\(6),
	datad => \ir_write~q\,
	combout => \ir_0|ir2\(0));

-- Location: LCCOMB_X47_Y15_N26
\a2_mux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux2~0_combout\ = (a2_control(0) & ((a2_control(1) & (\counter_0|tmp\(0))) # (!a2_control(1) & ((\ir_0|ir1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(0),
	datab => a2_control(1),
	datac => \counter_0|tmp\(0),
	datad => \ir_0|ir1\(0),
	combout => \a2_mux|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y15_N26
\a2_mux|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a2_mux|Mux2~1_combout\ = (\a2_mux|Mux2~0_combout\) # ((!a2_control(1) & (!a2_control(0) & \ir_0|ir2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a2_control(1),
	datab => a2_control(0),
	datac => \ir_0|ir2\(0),
	datad => \a2_mux|Mux2~0_combout\,
	combout => \a2_mux|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y15_N8
\register_file_0|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|always1~0_combout\ = (\a3_mux|Mux2~2_combout\ & ((\a2_mux|Mux1~1_combout\ $ (\a3_mux|Mux1~2_combout\)) # (!\a2_mux|Mux2~1_combout\))) # (!\a3_mux|Mux2~2_combout\ & ((\a2_mux|Mux2~1_combout\) # (\a2_mux|Mux1~1_combout\ $ 
-- (\a3_mux|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux2~2_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \a2_mux|Mux1~1_combout\,
	datad => \a3_mux|Mux1~2_combout\,
	combout => \register_file_0|always1~0_combout\);

-- Location: LCCOMB_X50_Y15_N20
\register_file_0|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|always1~1_combout\ = ((\register_file_0|always1~0_combout\) # (\a2_mux|Mux0~1_combout\ $ (\a3_mux|Mux0~2_combout\))) # (!\rf_wr_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf_wr_en~q\,
	datab => \register_file_0|always1~0_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \a3_mux|Mux0~2_combout\,
	combout => \register_file_0|always1~1_combout\);

-- Location: CLKCTRL_G9
\register_file_0|always1~1clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \register_file_0|always1~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \register_file_0|always1~1clkctrl_outclk\);

-- Location: LCCOMB_X52_Y14_N12
\register_file_0|Out_RF_Read_data2[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(4) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Mux27~4_combout\))) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data2\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Out_RF_Read_data2\(4),
	datab => \register_file_0|Mux27~4_combout\,
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(4));

-- Location: FF_X52_Y14_N13
\t2|temp_op[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(4));

-- Location: LCCOMB_X47_Y15_N30
\aluB_mux|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux14~0_combout\ = (!alusrcB(2) & (alusrcB(0) $ (alusrcB(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(2),
	datab => alusrcB(0),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux14~0_combout\);

-- Location: LCCOMB_X51_Y15_N10
\aluB_mux|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux11~0_combout\ = (\aluB_mux|Mux14~0_combout\ & ((alusrcB(0) & ((\t2|temp_op\(4)))) # (!alusrcB(0) & (\ir_0|ir3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => \ir_0|ir3\(1),
	datac => \t2|temp_op\(4),
	datad => \aluB_mux|Mux14~0_combout\,
	combout => \aluB_mux|Mux11~0_combout\);

-- Location: LCCOMB_X51_Y15_N2
\aluB_mux|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux11~1_combout\ = (\aluB_mux|Mux11~0_combout\) # ((alusrcB(2) & (!\aluB_mux|Mux15~2_combout\ & \ir_0|ir3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(2),
	datab => \aluB_mux|Mux15~2_combout\,
	datac => \ir_0|ir3\(1),
	datad => \aluB_mux|Mux11~0_combout\,
	combout => \aluB_mux|Mux11~1_combout\);

-- Location: LCCOMB_X44_Y13_N28
\memory_0|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux15~1_combout\ = (\address_mux|op[2]~4_combout\ & ((\address_mux|op[0]~3_combout\ & (!\address_mux|op[4]~5_combout\)) # (!\address_mux|op[0]~3_combout\ & ((\address_mux|op[4]~5_combout\) # (!\address_mux|op[3]~2_combout\))))) # 
-- (!\address_mux|op[2]~4_combout\ & (((\address_mux|op[4]~5_combout\ & !\address_mux|op[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[3]~2_combout\,
	combout => \memory_0|Mux15~1_combout\);

-- Location: LCCOMB_X44_Y13_N18
\memory_0|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux15~0_combout\ = (\address_mux|op[3]~2_combout\ & (\address_mux|op[4]~5_combout\ $ (((\address_mux|op[0]~3_combout\ & !\address_mux|op[2]~4_combout\))))) # (!\address_mux|op[3]~2_combout\ & ((\address_mux|op[4]~5_combout\ & 
-- ((!\address_mux|op[2]~4_combout\))) # (!\address_mux|op[4]~5_combout\ & (\address_mux|op[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[3]~2_combout\,
	combout => \memory_0|Mux15~0_combout\);

-- Location: LCCOMB_X44_Y13_N8
\memory_0|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux15~3_combout\ = (\memory_0|Mux15~1_combout\ & (\address_mux|op[3]~2_combout\ $ (\address_mux|op[5]~1_combout\ $ (!\memory_0|Mux15~0_combout\)))) # (!\memory_0|Mux15~1_combout\ & (\memory_0|Mux15~0_combout\ & ((!\address_mux|op[5]~1_combout\) 
-- # (!\address_mux|op[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[3]~2_combout\,
	datab => \memory_0|Mux15~1_combout\,
	datac => \address_mux|op[5]~1_combout\,
	datad => \memory_0|Mux15~0_combout\,
	combout => \memory_0|Mux15~3_combout\);

-- Location: LCCOMB_X44_Y13_N14
\memory_0|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux15~2_combout\ = (\address_mux|op[5]~1_combout\ & ((\address_mux|op[3]~2_combout\) # ((!\memory_0|Mux15~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & ((\memory_0|Mux15~0_combout\ & ((\memory_0|Mux15~1_combout\))) # 
-- (!\memory_0|Mux15~0_combout\ & (\address_mux|op[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[3]~2_combout\,
	datab => \memory_0|Mux15~1_combout\,
	datac => \address_mux|op[5]~1_combout\,
	datad => \memory_0|Mux15~0_combout\,
	combout => \memory_0|Mux15~2_combout\);

-- Location: LCCOMB_X44_Y13_N26
\memory_0|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux15~4_combout\ = \memory_0|Mux15~2_combout\ $ (((!\address_mux|op[1]~0_combout\) # (!\memory_0|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux15~3_combout\,
	datac => \memory_0|Mux15~2_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux15~4_combout\);

-- Location: LCCOMB_X48_Y13_N8
\memory_0|Out_Mem_Read_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(0) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(0)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux15~4_combout\,
	datac => \memory_0|Out_Mem_Read_data\(0),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(0));

-- Location: LCCOMB_X52_Y16_N14
\ir_0|CB[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|CB\(0) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(0))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|CB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(0),
	datac => \ir_0|CB\(0),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|CB\(0));

-- Location: LCCOMB_X52_Y16_N4
\aluB_mux|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux15~0_combout\ = (!alusrcB(0) & (\ir_0|CB\(0) & (alusrcB(1) & !alusrcB(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(0),
	datab => \ir_0|CB\(0),
	datac => alusrcB(1),
	datad => alusrcB(2),
	combout => \aluB_mux|Mux15~0_combout\);

-- Location: LCCOMB_X46_Y17_N18
\aluB_mux|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux7~0_combout\ = (!alusrcB(2) & alusrcB(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alusrcB(2),
	datad => alusrcB(0),
	combout => \aluB_mux|Mux7~0_combout\);

-- Location: LCCOMB_X52_Y16_N8
\aluB_mux|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux15~1_combout\ = (\aluB_mux|Mux15~0_combout\) # ((\t2|temp_op\(0) & (!alusrcB(1) & \aluB_mux|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(0),
	datab => \aluB_mux|Mux15~0_combout\,
	datac => alusrcB(1),
	datad => \aluB_mux|Mux7~0_combout\,
	combout => \aluB_mux|Mux15~1_combout\);

-- Location: LCCOMB_X52_Y16_N10
\aluB_mux|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux15~3_combout\ = (\aluB_mux|Mux15~1_combout\) # ((!\aluB_mux|Mux15~2_combout\ & ((\ir_0|CB\(0)) # (!alusrcB(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux15~2_combout\,
	datab => \ir_0|CB\(0),
	datac => \aluB_mux|Mux15~1_combout\,
	datad => alusrcB(2),
	combout => \aluB_mux|Mux15~3_combout\);

-- Location: LCCOMB_X49_Y13_N24
\memory_0|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux10~1_combout\ = (\address_mux|op[1]~0_combout\ & (\address_mux|op[2]~4_combout\ & (\address_mux|op[5]~1_combout\ $ (\address_mux|op[0]~3_combout\)))) # (!\address_mux|op[1]~0_combout\ & (\address_mux|op[5]~1_combout\ & 
-- ((\address_mux|op[2]~4_combout\) # (!\address_mux|op[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux10~1_combout\);

-- Location: LCCOMB_X49_Y13_N10
\memory_0|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux10~2_combout\ = (\memory_0|Mux10~0_combout\ & (!\address_mux|op[4]~5_combout\ & (\address_mux|op[3]~2_combout\ $ (\memory_0|Mux10~1_combout\)))) # (!\memory_0|Mux10~0_combout\ & (!\address_mux|op[3]~2_combout\ & (\address_mux|op[4]~5_combout\ 
-- & \memory_0|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux10~0_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux10~1_combout\,
	combout => \memory_0|Mux10~2_combout\);

-- Location: LCCOMB_X48_Y13_N0
\memory_0|Out_Mem_Read_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(5) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(5))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Out_Mem_Read_data\(5),
	datac => \memory_0|Mux10~2_combout\,
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(5));

-- Location: LCCOMB_X51_Y15_N30
\ir_0|ir3[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir3\(2) = (\ir_write~q\ & (\memory_0|Out_Mem_Read_data\(5))) # (!\ir_write~q\ & ((\ir_0|ir3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(5),
	datac => \ir_0|ir3\(2),
	datad => \ir_write~q\,
	combout => \ir_0|ir3\(2));

-- Location: LCCOMB_X46_Y17_N28
\aluB_mux|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux8~3_combout\ = (alusrcB(2) & (((\ir_0|ir2\(1) & !alusrcB(1))))) # (!alusrcB(2) & (\ir_0|ir3\(2) & ((alusrcB(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alusrcB(2),
	datab => \ir_0|ir3\(2),
	datac => \ir_0|ir2\(1),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux8~3_combout\);

-- Location: LCCOMB_X46_Y17_N14
\aluB_mux|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux8~4_combout\ = (alusrcB(0) & (\aluB_mux|Mux8~2_combout\ & (!alusrcB(2)))) # (!alusrcB(0) & (((\aluB_mux|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux8~2_combout\,
	datab => alusrcB(0),
	datac => alusrcB(2),
	datad => \aluB_mux|Mux8~3_combout\,
	combout => \aluB_mux|Mux8~4_combout\);

-- Location: LCCOMB_X49_Y14_N18
\register_file_0|Out_RF_Read_data2[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(1) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux30~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux30~4_combout\,
	datab => \register_file_0|Out_RF_Read_data2\(1),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(1));

-- Location: FF_X49_Y14_N19
\t2|temp_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(1));

-- Location: LCCOMB_X46_Y13_N24
\aluB_mux|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux14~1_combout\ = (\aluB_mux|Mux14~0_combout\ & ((alusrcB(0) & ((\t2|temp_op\(1)))) # (!alusrcB(0) & (\ir_0|CB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|CB\(1),
	datab => \aluB_mux|Mux14~0_combout\,
	datac => alusrcB(0),
	datad => \t2|temp_op\(1),
	combout => \aluB_mux|Mux14~1_combout\);

-- Location: LCCOMB_X46_Y13_N18
\aluB_mux|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux14~2_combout\ = (\aluB_mux|Mux14~1_combout\) # ((\ir_0|CB\(1) & (!\aluB_mux|Mux15~2_combout\ & alusrcB(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|CB\(1),
	datab => \aluB_mux|Mux15~2_combout\,
	datac => alusrcB(2),
	datad => \aluB_mux|Mux14~1_combout\,
	combout => \aluB_mux|Mux14~2_combout\);

-- Location: LCCOMB_X46_Y17_N6
\aluB_mux|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux9~1_combout\ = (!alusrcB(2) & ((alusrcB(0) & (\t2|temp_op\(6))) # (!alusrcB(0) & ((\ir_0|ir3\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(6),
	datab => \ir_0|ir3\(2),
	datac => alusrcB(2),
	datad => alusrcB(0),
	combout => \aluB_mux|Mux9~1_combout\);

-- Location: LCCOMB_X46_Y17_N24
\aluB_mux|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux9~2_combout\ = (\aluB_mux|Mux9~0_combout\ & ((\aluB_mux|Mux9~1_combout\) # ((\ir_0|ir2\(0) & alusrcB(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux9~0_combout\,
	datab => \ir_0|ir2\(0),
	datac => alusrcB(2),
	datad => \aluB_mux|Mux9~1_combout\,
	combout => \aluB_mux|Mux9~2_combout\);

-- Location: LCCOMB_X46_Y17_N2
\aluB_mux|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux0~1_combout\ = (\ir_0|ir3\(2) & alusrcB(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir_0|ir3\(2),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux0~1_combout\);

-- Location: LCCOMB_X52_Y14_N22
\register_file_0|Out_RF_Read_data2[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(13) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux18~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux18~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(13),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(13));

-- Location: FF_X52_Y14_N23
\t2|temp_op[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(13));

-- Location: LCCOMB_X44_Y14_N0
\aluB_mux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux2~0_combout\ = (\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux7~0_combout\)) # (!\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux7~0_combout\ & ((\t2|temp_op\(13)))) # (!\aluB_mux|Mux7~0_combout\ & (\aluB_mux|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \aluB_mux|Mux0~1_combout\,
	datad => \t2|temp_op\(13),
	combout => \aluB_mux|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y17_N16
\aluB_mux|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux7~1_combout\ = (alusrcB(2)) # ((alusrcB(0) & alusrcB(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => alusrcB(0),
	datac => alusrcB(2),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux7~1_combout\);

-- Location: LCCOMB_X44_Y14_N10
\aluB_mux|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux2~1_combout\ = (\aluB_mux|Mux2~0_combout\ & (((\ir_0|ir2\(0)) # (!\aluB_mux|Mux7~1_combout\)))) # (!\aluB_mux|Mux2~0_combout\ & (\aluB_mux|Mux0~0_combout\ & ((\aluB_mux|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux0~0_combout\,
	datab => \aluB_mux|Mux2~0_combout\,
	datac => \ir_0|ir2\(0),
	datad => \aluB_mux|Mux7~1_combout\,
	combout => \aluB_mux|Mux2~1_combout\);

-- Location: LCCOMB_X47_Y16_N22
\memory_0|Out_Mem_Read_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(15) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(15)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux0~2_combout\,
	datac => \memory_0|Out_Mem_Read_data\(15),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(15));

-- Location: FF_X47_Y16_N23
\mdr|temp_op[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(15));

-- Location: LCCOMB_X47_Y16_N10
\alu_0|Out_ALU_result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(15) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(15)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux2~0_combout\,
	datac => \alu_op[1]~clkctrl_outclk\,
	datad => \alu_0|Out_ALU_result\(15),
	combout => \alu_0|Out_ALU_result\(15));

-- Location: FF_X47_Y16_N9
\t3|temp_op[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(15));

-- Location: LCCOMB_X47_Y16_N8
\rf3_mux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux0~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(15))) # (!rf3_control(0) & ((\t3|temp_op\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(0),
	datab => \mdr|temp_op\(15),
	datac => \t3|temp_op\(15),
	datad => rf3_control(1),
	combout => \rf3_mux|Mux0~0_combout\);

-- Location: FF_X47_Y16_N11
\PC|temp_op[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(15),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(15));

-- Location: LCCOMB_X45_Y15_N26
\rf3_mux|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux0~1_combout\ = (\rf3_mux|Mux0~0_combout\) # ((rf3_control(1) & \PC|temp_op\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rf3_mux|Mux0~0_combout\,
	datac => rf3_control(1),
	datad => \PC|temp_op\(15),
	combout => \rf3_mux|Mux0~1_combout\);

-- Location: FF_X45_Y15_N19
\register_file_0|register[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][15]~q\);

-- Location: FF_X46_Y15_N21
\register_file_0|register[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][15]~q\);

-- Location: LCCOMB_X45_Y15_N18
\register_file_0|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux16~2_combout\ = (\a2_mux|Mux1~1_combout\ & (\a2_mux|Mux2~1_combout\)) # (!\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[1][15]~q\))) # (!\a2_mux|Mux2~1_combout\ & 
-- (\register_file_0|register[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[0][15]~q\,
	datad => \register_file_0|register[1][15]~q\,
	combout => \register_file_0|Mux16~2_combout\);

-- Location: FF_X45_Y14_N31
\register_file_0|register[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][15]~q\);

-- Location: FF_X45_Y14_N17
\register_file_0|register[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][15]~q\);

-- Location: LCCOMB_X45_Y14_N30
\register_file_0|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux16~3_combout\ = (\a2_mux|Mux1~1_combout\ & ((\register_file_0|Mux16~2_combout\ & ((\register_file_0|register[3][15]~q\))) # (!\register_file_0|Mux16~2_combout\ & (\register_file_0|register[2][15]~q\)))) # (!\a2_mux|Mux1~1_combout\ & 
-- (\register_file_0|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|Mux16~2_combout\,
	datac => \register_file_0|register[2][15]~q\,
	datad => \register_file_0|register[3][15]~q\,
	combout => \register_file_0|Mux16~3_combout\);

-- Location: FF_X50_Y15_N25
\register_file_0|register[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][15]~q\);

-- Location: FF_X50_Y15_N29
\register_file_0|register[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][15]~q\);

-- Location: LCCOMB_X50_Y15_N28
\register_file_0|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux16~0_combout\ = (\a2_mux|Mux1~1_combout\ & (((\register_file_0|register[6][15]~q\) # (\a2_mux|Mux2~1_combout\)))) # (!\a2_mux|Mux1~1_combout\ & (\register_file_0|register[4][15]~q\ & ((!\a2_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \register_file_0|register[4][15]~q\,
	datac => \register_file_0|register[6][15]~q\,
	datad => \a2_mux|Mux2~1_combout\,
	combout => \register_file_0|Mux16~0_combout\);

-- Location: FF_X52_Y16_N25
\register_file_0|register[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux0~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][15]~q\);

-- Location: LCCOMB_X52_Y16_N18
\register_file_0|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux16~1_combout\ = (\register_file_0|Mux16~0_combout\ & ((\register_file_0|register[7][15]~q\) # ((!\a2_mux|Mux2~1_combout\)))) # (!\register_file_0|Mux16~0_combout\ & (((\a2_mux|Mux2~1_combout\ & \register_file_0|register[5][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][15]~q\,
	datab => \register_file_0|Mux16~0_combout\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|register[5][15]~q\,
	combout => \register_file_0|Mux16~1_combout\);

-- Location: LCCOMB_X52_Y16_N28
\register_file_0|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux16~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux16~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux16~3_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux16~1_combout\,
	combout => \register_file_0|Mux16~4_combout\);

-- Location: LCCOMB_X52_Y16_N12
\register_file_0|Out_RF_Read_data2[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(15) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Mux16~4_combout\))) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Out_RF_Read_data2\(15),
	datab => \register_file_0|Mux16~4_combout\,
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(15));

-- Location: FF_X52_Y16_N13
\t2|temp_op[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(15));

-- Location: LCCOMB_X44_Y14_N14
\aluB_mux|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux0~2_combout\ = (\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux7~0_combout\)) # (!\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux7~0_combout\ & ((\t2|temp_op\(15)))) # (!\aluB_mux|Mux7~0_combout\ & (\aluB_mux|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \aluB_mux|Mux0~1_combout\,
	datad => \t2|temp_op\(15),
	combout => \aluB_mux|Mux0~2_combout\);

-- Location: LCCOMB_X48_Y14_N0
\aluB_mux|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux0~3_combout\ = (\aluB_mux|Mux7~1_combout\ & (\ir_0|ir2\(2) & ((\aluB_mux|Mux0~2_combout\) # (!\aluB_mux|Mux15~2_combout\)))) # (!\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \aluB_mux|Mux0~2_combout\,
	datac => \ir_0|ir2\(2),
	datad => \aluB_mux|Mux15~2_combout\,
	combout => \aluB_mux|Mux0~3_combout\);

-- Location: LCCOMB_X52_Y13_N18
\register_file_0|Out_RF_Read_data2[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(14) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux17~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux17~4_combout\,
	datab => \register_file_0|Out_RF_Read_data2\(14),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(14));

-- Location: FF_X52_Y13_N19
\t2|temp_op[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(14));

-- Location: LCCOMB_X44_Y14_N20
\aluB_mux|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux1~0_combout\ = (\aluB_mux|Mux7~0_combout\ & (((\aluB_mux|Mux7~1_combout\)))) # (!\aluB_mux|Mux7~0_combout\ & ((\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux0~0_combout\)) # (!\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux0~0_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \aluB_mux|Mux0~1_combout\,
	datad => \aluB_mux|Mux7~1_combout\,
	combout => \aluB_mux|Mux1~0_combout\);

-- Location: LCCOMB_X48_Y14_N2
\aluB_mux|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux1~1_combout\ = (\aluB_mux|Mux7~0_combout\ & ((\aluB_mux|Mux1~0_combout\ & ((\ir_0|ir2\(1)))) # (!\aluB_mux|Mux1~0_combout\ & (\t2|temp_op\(14))))) # (!\aluB_mux|Mux7~0_combout\ & (((\aluB_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~0_combout\,
	datab => \t2|temp_op\(14),
	datac => \ir_0|ir2\(1),
	datad => \aluB_mux|Mux1~0_combout\,
	combout => \aluB_mux|Mux1~1_combout\);

-- Location: LCCOMB_X48_Y14_N18
\alu_0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~0_combout\ = (!alu_op(0) & (!\aluB_mux|Mux2~1_combout\ & (!\aluB_mux|Mux0~3_combout\ & !\aluB_mux|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datab => \aluB_mux|Mux2~1_combout\,
	datac => \aluB_mux|Mux0~3_combout\,
	datad => \aluB_mux|Mux1~1_combout\,
	combout => \alu_0|Mux0~0_combout\);

-- Location: LCCOMB_X44_Y15_N0
\alu_0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~1_combout\ = (!\aluB_mux|Mux10~0_combout\ & (!\aluB_mux|Mux14~2_combout\ & (!\aluB_mux|Mux9~2_combout\ & \alu_0|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux10~0_combout\,
	datab => \aluB_mux|Mux14~2_combout\,
	datac => \aluB_mux|Mux9~2_combout\,
	datad => \alu_0|Mux0~0_combout\,
	combout => \alu_0|Mux0~1_combout\);

-- Location: LCCOMB_X44_Y15_N26
\alu_0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~2_combout\ = (!\aluB_mux|Mux8~4_combout\ & \alu_0|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aluB_mux|Mux8~4_combout\,
	datad => \alu_0|Mux0~1_combout\,
	combout => \alu_0|Mux0~2_combout\);

-- Location: LCCOMB_X47_Y13_N4
\alu_0|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~5_combout\ = (\alu_0|Mux0~4_combout\ & (!\aluB_mux|Mux11~1_combout\ & (!\aluB_mux|Mux15~3_combout\ & \alu_0|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux0~4_combout\,
	datab => \aluB_mux|Mux11~1_combout\,
	datac => \aluB_mux|Mux15~3_combout\,
	datad => \alu_0|Mux0~2_combout\,
	combout => \alu_0|Mux0~5_combout\);

-- Location: LCCOMB_X46_Y13_N2
\alu_0|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~10_combout\ = (\alusrcA~q\) # ((!\t1|temp_op\(3) & (!\t1|temp_op\(2) & !\t1|temp_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(3),
	datab => \t1|temp_op\(2),
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(1),
	combout => \alu_0|Mux0~10_combout\);

-- Location: LCCOMB_X48_Y13_N16
\alu_0|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~11_combout\ = (!alu_op(0) & ((\alusrcA~q\) # (!\t1|temp_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(0),
	datad => alu_op(0),
	combout => \alu_0|Mux0~11_combout\);

-- Location: LCCOMB_X44_Y14_N8
\register_file_0|Out_RF_Read_data2[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(11) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux20~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux20~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(11),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(11));

-- Location: FF_X44_Y14_N9
\t2|temp_op[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(11));

-- Location: LCCOMB_X44_Y14_N2
\aluB_mux|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux4~0_combout\ = (\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux7~0_combout\)) # (!\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux7~0_combout\ & ((\t2|temp_op\(11)))) # (!\aluB_mux|Mux7~0_combout\ & (\aluB_mux|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \aluB_mux|Mux0~1_combout\,
	datad => \t2|temp_op\(11),
	combout => \aluB_mux|Mux4~0_combout\);

-- Location: LCCOMB_X44_Y14_N4
\aluB_mux|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux4~1_combout\ = (\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux4~0_combout\ & ((\ir_0|ir3\(1)))) # (!\aluB_mux|Mux4~0_combout\ & (\aluB_mux|Mux0~0_combout\)))) # (!\aluB_mux|Mux7~1_combout\ & (((\aluB_mux|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux0~0_combout\,
	datab => \ir_0|ir3\(1),
	datac => \aluB_mux|Mux7~1_combout\,
	datad => \aluB_mux|Mux4~0_combout\,
	combout => \aluB_mux|Mux4~1_combout\);

-- Location: LCCOMB_X46_Y14_N18
\aluA_mux|op[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[10]~8_combout\ = (\t1|temp_op\(10) & !\alusrcA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(10),
	datac => \alusrcA~q\,
	combout => \aluA_mux|op[10]~8_combout\);

-- Location: LCCOMB_X46_Y17_N22
\aluB_mux|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux0~0_combout\ = (\ir_0|ir2\(2) & (!alusrcB(0) & !alusrcB(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir2\(2),
	datab => alusrcB(0),
	datad => alusrcB(1),
	combout => \aluB_mux|Mux0~0_combout\);

-- Location: LCCOMB_X49_Y12_N0
\alu_0|Out_ALU_result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(9) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(9)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux8~0_combout\,
	datac => \alu_op[1]~clkctrl_outclk\,
	datad => \alu_0|Out_ALU_result\(9),
	combout => \alu_0|Out_ALU_result\(9));

-- Location: FF_X45_Y16_N7
\t3|temp_op[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(9));

-- Location: FF_X45_Y16_N29
\mdr|temp_op[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(9));

-- Location: LCCOMB_X45_Y16_N6
\rf3_mux|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux6~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(9)))) # (!rf3_control(0) & (\t3|temp_op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(9),
	datad => \mdr|temp_op\(9),
	combout => \rf3_mux|Mux6~0_combout\);

-- Location: LCCOMB_X45_Y16_N0
\rf3_mux|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux6~1_combout\ = (\rf3_mux|Mux6~0_combout\) # ((\PC|temp_op\(9) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|temp_op\(9),
	datac => rf3_control(1),
	datad => \rf3_mux|Mux6~0_combout\,
	combout => \rf3_mux|Mux6~1_combout\);

-- Location: FF_X51_Y12_N17
\register_file_0|register[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[5][9]~q\);

-- Location: FF_X50_Y14_N25
\register_file_0|register[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][9]~q\);

-- Location: FF_X50_Y14_N11
\register_file_0|register[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][9]~q\);

-- Location: LCCOMB_X50_Y14_N24
\register_file_0|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux22~0_combout\ = (\a2_mux|Mux1~1_combout\ & ((\a2_mux|Mux2~1_combout\) # ((\register_file_0|register[6][9]~q\)))) # (!\a2_mux|Mux1~1_combout\ & (!\a2_mux|Mux2~1_combout\ & ((\register_file_0|register[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a2_mux|Mux1~1_combout\,
	datab => \a2_mux|Mux2~1_combout\,
	datac => \register_file_0|register[6][9]~q\,
	datad => \register_file_0|register[4][9]~q\,
	combout => \register_file_0|Mux22~0_combout\);

-- Location: LCCOMB_X50_Y14_N20
\register_file_0|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux22~1_combout\ = (\a2_mux|Mux2~1_combout\ & ((\register_file_0|Mux22~0_combout\ & (\register_file_0|register[7][9]~q\)) # (!\register_file_0|Mux22~0_combout\ & ((\register_file_0|register[5][9]~q\))))) # (!\a2_mux|Mux2~1_combout\ & 
-- (((\register_file_0|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[7][9]~q\,
	datab => \register_file_0|register[5][9]~q\,
	datac => \a2_mux|Mux2~1_combout\,
	datad => \register_file_0|Mux22~0_combout\,
	combout => \register_file_0|Mux22~1_combout\);

-- Location: LCCOMB_X50_Y14_N22
\register_file_0|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux22~4_combout\ = (\a2_mux|Mux0~1_combout\ & ((\register_file_0|Mux22~1_combout\))) # (!\a2_mux|Mux0~1_combout\ & (\register_file_0|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux22~3_combout\,
	datac => \a2_mux|Mux0~1_combout\,
	datad => \register_file_0|Mux22~1_combout\,
	combout => \register_file_0|Mux22~4_combout\);

-- Location: LCCOMB_X46_Y14_N14
\register_file_0|Out_RF_Read_data2[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data2\(9) = (GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & (\register_file_0|Mux22~4_combout\)) # (!GLOBAL(\register_file_0|always1~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux22~4_combout\,
	datac => \register_file_0|Out_RF_Read_data2\(9),
	datad => \register_file_0|always1~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data2\(9));

-- Location: FF_X46_Y14_N15
\t2|temp_op[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data2\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t2|temp_op\(9));

-- Location: LCCOMB_X44_Y14_N18
\aluB_mux|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux6~0_combout\ = (\aluB_mux|Mux7~1_combout\ & (\aluB_mux|Mux7~0_combout\)) # (!\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux7~0_combout\ & ((\t2|temp_op\(9)))) # (!\aluB_mux|Mux7~0_combout\ & (\aluB_mux|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \aluB_mux|Mux0~1_combout\,
	datad => \t2|temp_op\(9),
	combout => \aluB_mux|Mux6~0_combout\);

-- Location: LCCOMB_X44_Y14_N12
\aluB_mux|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux6~1_combout\ = (\aluB_mux|Mux7~1_combout\ & ((\aluB_mux|Mux6~0_combout\ & (\ir_0|imm6\(2))) # (!\aluB_mux|Mux6~0_combout\ & ((\aluB_mux|Mux0~0_combout\))))) # (!\aluB_mux|Mux7~1_combout\ & (((\aluB_mux|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux7~1_combout\,
	datab => \ir_0|imm6\(2),
	datac => \aluB_mux|Mux0~0_combout\,
	datad => \aluB_mux|Mux6~0_combout\,
	combout => \aluB_mux|Mux6~1_combout\);

-- Location: LCCOMB_X46_Y13_N16
\memory_0|Out_Mem_Read_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(1) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(1)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux14~4_combout\,
	datac => \mem_w_bar~clkctrl_outclk\,
	datad => \memory_0|Out_Mem_Read_data\(1),
	combout => \memory_0|Out_Mem_Read_data\(1));

-- Location: LCCOMB_X46_Y13_N30
\ir_0|CB[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|CB\(1) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(1))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|CB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(1),
	datac => \ir_0|CB\(1),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|CB\(1));

-- Location: LCCOMB_X44_Y14_N22
\aluB_mux|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluB_mux|Mux7~2_combout\ = (\aluB_mux|Mux7~0_combout\ & ((\aluB_mux|Mux1~0_combout\ & ((\ir_0|CB\(1)))) # (!\aluB_mux|Mux1~0_combout\ & (\t2|temp_op\(8))))) # (!\aluB_mux|Mux7~0_combout\ & (((\aluB_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t2|temp_op\(8),
	datab => \aluB_mux|Mux7~0_combout\,
	datac => \ir_0|CB\(1),
	datad => \aluB_mux|Mux1~0_combout\,
	combout => \aluB_mux|Mux7~2_combout\);

-- Location: FF_X48_Y13_N5
\PC|temp_op[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(5),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(5));

-- Location: FF_X48_Y13_N1
\mdr|temp_op[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(5));

-- Location: LCCOMB_X48_Y13_N10
\rf3_mux|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux10~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(5))) # (!rf3_control(0) & ((\t3|temp_op\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => \mdr|temp_op\(5),
	datac => \t3|temp_op\(5),
	datad => rf3_control(0),
	combout => \rf3_mux|Mux10~0_combout\);

-- Location: LCCOMB_X51_Y13_N24
\rf3_mux|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux10~1_combout\ = (\rf3_mux|Mux10~0_combout\) # ((rf3_control(1) & \PC|temp_op\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => rf3_control(1),
	datac => \PC|temp_op\(5),
	datad => \rf3_mux|Mux10~0_combout\,
	combout => \rf3_mux|Mux10~1_combout\);

-- Location: FF_X51_Y13_N25
\register_file_0|register[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux10~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][5]~q\);

-- Location: FF_X51_Y14_N23
\register_file_0|register[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][5]~q\);

-- Location: FF_X51_Y14_N7
\register_file_0|register[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[4][5]~q\);

-- Location: LCCOMB_X51_Y14_N22
\register_file_0|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux10~0_combout\ = (\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\) # ((\register_file_0|register[6][5]~q\)))) # (!\a1_mux|Mux1~0_combout\ & (!\a1_mux|Mux2~0_combout\ & ((\register_file_0|register[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[6][5]~q\,
	datad => \register_file_0|register[4][5]~q\,
	combout => \register_file_0|Mux10~0_combout\);

-- Location: LCCOMB_X49_Y14_N24
\register_file_0|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux10~1_combout\ = (\a1_mux|Mux2~0_combout\ & ((\register_file_0|Mux10~0_combout\ & ((\register_file_0|register[7][5]~q\))) # (!\register_file_0|Mux10~0_combout\ & (\register_file_0|register[5][5]~q\)))) # (!\a1_mux|Mux2~0_combout\ & 
-- (((\register_file_0|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[5][5]~q\,
	datab => \a1_mux|Mux2~0_combout\,
	datac => \register_file_0|register[7][5]~q\,
	datad => \register_file_0|Mux10~0_combout\,
	combout => \register_file_0|Mux10~1_combout\);

-- Location: FF_X52_Y13_N23
\register_file_0|register[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][5]~q\);

-- Location: FF_X52_Y12_N27
\register_file_0|register[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[1][5]~q\);

-- Location: FF_X52_Y12_N3
\register_file_0|register[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux10~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][5]~q\);

-- Location: LCCOMB_X52_Y12_N2
\register_file_0|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux10~2_combout\ = (\a1_mux|Mux1~0_combout\ & (((\a1_mux|Mux2~0_combout\)))) # (!\a1_mux|Mux1~0_combout\ & ((\a1_mux|Mux2~0_combout\ & (\register_file_0|register[1][5]~q\)) # (!\a1_mux|Mux2~0_combout\ & 
-- ((\register_file_0|register[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a1_mux|Mux1~0_combout\,
	datab => \register_file_0|register[1][5]~q\,
	datac => \register_file_0|register[0][5]~q\,
	datad => \a1_mux|Mux2~0_combout\,
	combout => \register_file_0|Mux10~2_combout\);

-- Location: LCCOMB_X52_Y13_N22
\register_file_0|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux10~3_combout\ = (\a1_mux|Mux1~0_combout\ & ((\register_file_0|Mux10~2_combout\ & (\register_file_0|register[3][5]~q\)) # (!\register_file_0|Mux10~2_combout\ & ((\register_file_0|register[2][5]~q\))))) # (!\a1_mux|Mux1~0_combout\ & 
-- (((\register_file_0|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|register[3][5]~q\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[2][5]~q\,
	datad => \register_file_0|Mux10~2_combout\,
	combout => \register_file_0|Mux10~3_combout\);

-- Location: LCCOMB_X49_Y14_N26
\register_file_0|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux10~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux10~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux10~1_combout\,
	datac => \register_file_0|Mux10~3_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux10~4_combout\);

-- Location: LCCOMB_X49_Y14_N0
\register_file_0|Out_RF_Read_data1[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(5) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Mux10~4_combout\))) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Out_RF_Read_data1\(5),
	datac => \register_file_0|Mux10~4_combout\,
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(5));

-- Location: FF_X49_Y14_N1
\t1|temp_op[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(5));

-- Location: LCCOMB_X48_Y13_N2
\aluA_mux|op[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[5]~14_combout\ = (!\alusrcA~q\ & \t1|temp_op\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(5),
	combout => \aluA_mux|op[5]~14_combout\);

-- Location: LCCOMB_X47_Y13_N30
\alu_0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~14_combout\ = (\aluA_mux|op[7]~1_combout\ & ((\aluB_mux|Mux8~4_combout\ & (\alu_0|Add0~13\ & VCC)) # (!\aluB_mux|Mux8~4_combout\ & (!\alu_0|Add0~13\)))) # (!\aluA_mux|op[7]~1_combout\ & ((\aluB_mux|Mux8~4_combout\ & (!\alu_0|Add0~13\)) # 
-- (!\aluB_mux|Mux8~4_combout\ & ((\alu_0|Add0~13\) # (GND)))))
-- \alu_0|Add0~15\ = CARRY((\aluA_mux|op[7]~1_combout\ & (!\aluB_mux|Mux8~4_combout\ & !\alu_0|Add0~13\)) # (!\aluA_mux|op[7]~1_combout\ & ((!\alu_0|Add0~13\) # (!\aluB_mux|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[7]~1_combout\,
	datab => \aluB_mux|Mux8~4_combout\,
	datad => VCC,
	cin => \alu_0|Add0~13\,
	combout => \alu_0|Add0~14_combout\,
	cout => \alu_0|Add0~15\);

-- Location: LCCOMB_X47_Y12_N4
\alu_0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~20_combout\ = ((\aluB_mux|Mux5~0_combout\ $ (\aluA_mux|op[10]~8_combout\ $ (!\alu_0|Add0~19\)))) # (GND)
-- \alu_0|Add0~21\ = CARRY((\aluB_mux|Mux5~0_combout\ & ((\aluA_mux|op[10]~8_combout\) # (!\alu_0|Add0~19\))) # (!\aluB_mux|Mux5~0_combout\ & (\aluA_mux|op[10]~8_combout\ & !\alu_0|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux5~0_combout\,
	datab => \aluA_mux|op[10]~8_combout\,
	datad => VCC,
	cin => \alu_0|Add0~19\,
	combout => \alu_0|Add0~20_combout\,
	cout => \alu_0|Add0~21\);

-- Location: LCCOMB_X47_Y12_N6
\alu_0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~22_combout\ = (\aluA_mux|op[11]~9_combout\ & ((\aluB_mux|Mux4~1_combout\ & (\alu_0|Add0~21\ & VCC)) # (!\aluB_mux|Mux4~1_combout\ & (!\alu_0|Add0~21\)))) # (!\aluA_mux|op[11]~9_combout\ & ((\aluB_mux|Mux4~1_combout\ & (!\alu_0|Add0~21\)) # 
-- (!\aluB_mux|Mux4~1_combout\ & ((\alu_0|Add0~21\) # (GND)))))
-- \alu_0|Add0~23\ = CARRY((\aluA_mux|op[11]~9_combout\ & (!\aluB_mux|Mux4~1_combout\ & !\alu_0|Add0~21\)) # (!\aluA_mux|op[11]~9_combout\ & ((!\alu_0|Add0~21\) # (!\aluB_mux|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[11]~9_combout\,
	datab => \aluB_mux|Mux4~1_combout\,
	datad => VCC,
	cin => \alu_0|Add0~21\,
	combout => \alu_0|Add0~22_combout\,
	cout => \alu_0|Add0~23\);

-- Location: LCCOMB_X47_Y12_N8
\alu_0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~24_combout\ = ((\aluB_mux|Mux3~0_combout\ $ (\aluA_mux|op[12]~10_combout\ $ (!\alu_0|Add0~23\)))) # (GND)
-- \alu_0|Add0~25\ = CARRY((\aluB_mux|Mux3~0_combout\ & ((\aluA_mux|op[12]~10_combout\) # (!\alu_0|Add0~23\))) # (!\aluB_mux|Mux3~0_combout\ & (\aluA_mux|op[12]~10_combout\ & !\alu_0|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluB_mux|Mux3~0_combout\,
	datab => \aluA_mux|op[12]~10_combout\,
	datad => VCC,
	cin => \alu_0|Add0~23\,
	combout => \alu_0|Add0~24_combout\,
	cout => \alu_0|Add0~25\);

-- Location: LCCOMB_X46_Y12_N18
\alu_0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux5~0_combout\ = (\alu_0|Add0~24_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datac => \alu_0|Add0~24_combout\,
	combout => \alu_0|Mux5~0_combout\);

-- Location: LCCOMB_X46_Y12_N16
\alu_0|Out_ALU_result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(12) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(12)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux5~0_combout\,
	datac => \alu_op[1]~clkctrl_outclk\,
	datad => \alu_0|Out_ALU_result\(12),
	combout => \alu_0|Out_ALU_result\(12));

-- Location: FF_X46_Y12_N31
\t3|temp_op[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(12));

-- Location: LCCOMB_X44_Y13_N16
\memory_0|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux3~1_combout\ = (\address_mux|op[5]~1_combout\ & ((\address_mux|op[4]~5_combout\ & (!\address_mux|op[3]~2_combout\ & !\address_mux|op[1]~0_combout\)) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[1]~0_combout\))))) # 
-- (!\address_mux|op[5]~1_combout\ & (\address_mux|op[3]~2_combout\ & (\address_mux|op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[3]~2_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux3~1_combout\);

-- Location: LCCOMB_X44_Y13_N2
\memory_0|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux3~2_combout\ = (\address_mux|op[0]~3_combout\ & (\memory_0|Mux3~1_combout\ & (\memory_0|Mux3~0_combout\ $ (!\address_mux|op[3]~2_combout\)))) # (!\address_mux|op[0]~3_combout\ & (\memory_0|Mux3~1_combout\ $ (((!\memory_0|Mux3~0_combout\ & 
-- \address_mux|op[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux3~0_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \memory_0|Mux3~1_combout\,
	combout => \memory_0|Mux3~2_combout\);

-- Location: LCCOMB_X44_Y13_N6
\memory_0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux3~0_combout\ = (\address_mux|op[3]~2_combout\ & ((\address_mux|op[5]~1_combout\) # ((\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[3]~2_combout\ & (\address_mux|op[1]~0_combout\ $ (((!\address_mux|op[5]~1_combout\ & 
-- \address_mux|op[4]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[3]~2_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[1]~0_combout\,
	combout => \memory_0|Mux3~0_combout\);

-- Location: LCCOMB_X44_Y13_N20
\memory_0|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux3~3_combout\ = (\memory_0|Mux3~2_combout\ & ((\address_mux|op[2]~4_combout\ $ (!\memory_0|Mux3~0_combout\)))) # (!\memory_0|Mux3~2_combout\ & (\address_mux|op[0]~3_combout\ & (\address_mux|op[2]~4_combout\ & !\memory_0|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[0]~3_combout\,
	datab => \memory_0|Mux3~2_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \memory_0|Mux3~0_combout\,
	combout => \memory_0|Mux3~3_combout\);

-- Location: LCCOMB_X46_Y12_N12
\memory_0|Out_Mem_Read_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(12) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(12)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux3~3_combout\,
	datac => \memory_0|Out_Mem_Read_data\(12),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(12));

-- Location: FF_X46_Y12_N13
\mdr|temp_op[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(12));

-- Location: LCCOMB_X46_Y12_N30
\rf3_mux|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux3~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(12)))) # (!rf3_control(0) & (\t3|temp_op\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(12),
	datad => \mdr|temp_op\(12),
	combout => \rf3_mux|Mux3~0_combout\);

-- Location: FF_X46_Y12_N17
\PC|temp_op[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(12),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(12));

-- Location: LCCOMB_X45_Y15_N24
\rf3_mux|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux3~1_combout\ = (\rf3_mux|Mux3~0_combout\) # ((rf3_control(1) & \PC|temp_op\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => rf3_control(1),
	datac => \rf3_mux|Mux3~0_combout\,
	datad => \PC|temp_op\(12),
	combout => \rf3_mux|Mux3~1_combout\);

-- Location: FF_X45_Y14_N11
\register_file_0|register[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][12]~q\);

-- Location: FF_X45_Y14_N9
\register_file_0|register[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][12]~q\);

-- Location: LCCOMB_X45_Y14_N10
\register_file_0|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux3~3_combout\ = (\register_file_0|Mux3~2_combout\ & (((\register_file_0|register[3][12]~q\)) # (!\a1_mux|Mux1~0_combout\))) # (!\register_file_0|Mux3~2_combout\ & (\a1_mux|Mux1~0_combout\ & ((\register_file_0|register[2][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux3~2_combout\,
	datab => \a1_mux|Mux1~0_combout\,
	datac => \register_file_0|register[3][12]~q\,
	datad => \register_file_0|register[2][12]~q\,
	combout => \register_file_0|Mux3~3_combout\);

-- Location: LCCOMB_X49_Y14_N22
\register_file_0|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux3~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux3~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux3~1_combout\,
	datab => \register_file_0|Mux3~3_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux3~4_combout\);

-- Location: LCCOMB_X49_Y14_N2
\register_file_0|Out_RF_Read_data1[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(12) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Mux3~4_combout\))) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Out_RF_Read_data1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Out_RF_Read_data1\(12),
	datac => \register_file_0|Mux3~4_combout\,
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(12));

-- Location: FF_X49_Y14_N3
\t1|temp_op[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(12));

-- Location: LCCOMB_X47_Y12_N24
\aluA_mux|op[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[12]~10_combout\ = (!\alusrcA~q\ & \t1|temp_op\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alusrcA~q\,
	datad => \t1|temp_op\(12),
	combout => \aluA_mux|op[12]~10_combout\);

-- Location: LCCOMB_X48_Y14_N14
\aluA_mux|op[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \aluA_mux|op[14]~11_combout\ = (\t1|temp_op\(14) & !\alusrcA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t1|temp_op\(14),
	datac => \alusrcA~q\,
	combout => \aluA_mux|op[14]~11_combout\);

-- Location: LCCOMB_X47_Y12_N10
\alu_0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Add0~26_combout\ = (\aluA_mux|op[13]~13_combout\ & ((\aluB_mux|Mux2~1_combout\ & (\alu_0|Add0~25\ & VCC)) # (!\aluB_mux|Mux2~1_combout\ & (!\alu_0|Add0~25\)))) # (!\aluA_mux|op[13]~13_combout\ & ((\aluB_mux|Mux2~1_combout\ & (!\alu_0|Add0~25\)) # 
-- (!\aluB_mux|Mux2~1_combout\ & ((\alu_0|Add0~25\) # (GND)))))
-- \alu_0|Add0~27\ = CARRY((\aluA_mux|op[13]~13_combout\ & (!\aluB_mux|Mux2~1_combout\ & !\alu_0|Add0~25\)) # (!\aluA_mux|op[13]~13_combout\ & ((!\alu_0|Add0~25\) # (!\aluB_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[13]~13_combout\,
	datab => \aluB_mux|Mux2~1_combout\,
	datad => VCC,
	cin => \alu_0|Add0~25\,
	combout => \alu_0|Add0~26_combout\,
	cout => \alu_0|Add0~27\);

-- Location: LCCOMB_X46_Y12_N14
\alu_0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux3~0_combout\ = (\alu_0|Add0~28_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(0),
	datac => \alu_0|Add0~28_combout\,
	combout => \alu_0|Mux3~0_combout\);

-- Location: LCCOMB_X46_Y12_N28
\alu_0|Out_ALU_result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(14) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Out_ALU_result\(14))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Out_ALU_result\(14),
	datac => \alu_0|Mux3~0_combout\,
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(14));

-- Location: FF_X46_Y12_N29
\PC|temp_op[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(14),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(14));

-- Location: LCCOMB_X49_Y16_N18
\rf3_mux|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux1~1_combout\ = (\rf3_mux|Mux1~0_combout\) # ((\PC|temp_op\(14) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf3_mux|Mux1~0_combout\,
	datab => \PC|temp_op\(14),
	datad => rf3_control(1),
	combout => \rf3_mux|Mux1~1_combout\);

-- Location: FF_X52_Y13_N27
\register_file_0|register[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[2][14]~q\);

-- Location: FF_X48_Y14_N31
\register_file_0|register[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[3][14]~q\);

-- Location: LCCOMB_X48_Y14_N30
\register_file_0|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux1~3_combout\ = (\register_file_0|Mux1~2_combout\ & (((\register_file_0|register[3][14]~q\) # (!\a1_mux|Mux1~0_combout\)))) # (!\register_file_0|Mux1~2_combout\ & (\register_file_0|register[2][14]~q\ & ((\a1_mux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux1~2_combout\,
	datab => \register_file_0|register[2][14]~q\,
	datac => \register_file_0|register[3][14]~q\,
	datad => \a1_mux|Mux1~0_combout\,
	combout => \register_file_0|Mux1~3_combout\);

-- Location: LCCOMB_X48_Y14_N24
\register_file_0|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Mux1~4_combout\ = (\a1_mux|Mux0~0_combout\ & (\register_file_0|Mux1~1_combout\)) # (!\a1_mux|Mux0~0_combout\ & ((\register_file_0|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux1~1_combout\,
	datac => \register_file_0|Mux1~3_combout\,
	datad => \a1_mux|Mux0~0_combout\,
	combout => \register_file_0|Mux1~4_combout\);

-- Location: LCCOMB_X48_Y14_N4
\register_file_0|Out_RF_Read_data1[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(14) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux1~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_0|Mux1~4_combout\,
	datac => \register_file_0|Out_RF_Read_data1\(14),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(14));

-- Location: FF_X48_Y14_N5
\t1|temp_op[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(14));

-- Location: LCCOMB_X48_Y14_N8
\register_file_0|Out_RF_Read_data1[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_0|Out_RF_Read_data1\(15) = (GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & (\register_file_0|Mux0~4_combout\)) # (!GLOBAL(\register_file_0|always0~1clkctrl_outclk\) & ((\register_file_0|Out_RF_Read_data1\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_0|Mux0~4_combout\,
	datac => \register_file_0|Out_RF_Read_data1\(15),
	datad => \register_file_0|always0~1clkctrl_outclk\,
	combout => \register_file_0|Out_RF_Read_data1\(15));

-- Location: FF_X48_Y14_N9
\t1|temp_op[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \register_file_0|Out_RF_Read_data1\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t1|temp_op\(15));

-- Location: LCCOMB_X48_Y14_N12
\alu_0|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~6_combout\ = (\alusrcA~q\) # ((!\t1|temp_op\(13) & (!\t1|temp_op\(14) & !\t1|temp_op\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(13),
	datab => \alusrcA~q\,
	datac => \t1|temp_op\(14),
	datad => \t1|temp_op\(15),
	combout => \alu_0|Mux0~6_combout\);

-- Location: LCCOMB_X48_Y13_N12
\alu_0|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~7_combout\ = (!\aluA_mux|op[11]~9_combout\ & (!\aluA_mux|op[12]~10_combout\ & (!\aluA_mux|op[10]~8_combout\ & \alu_0|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aluA_mux|op[11]~9_combout\,
	datab => \aluA_mux|op[12]~10_combout\,
	datac => \aluA_mux|op[10]~8_combout\,
	datad => \alu_0|Mux0~6_combout\,
	combout => \alu_0|Mux0~7_combout\);

-- Location: LCCOMB_X48_Y13_N26
\alu_0|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~12_combout\ = (\alu_0|Mux0~9_combout\ & (\alu_0|Mux0~10_combout\ & (\alu_0|Mux0~11_combout\ & \alu_0|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux0~9_combout\,
	datab => \alu_0|Mux0~10_combout\,
	datac => \alu_0|Mux0~11_combout\,
	datad => \alu_0|Mux0~7_combout\,
	combout => \alu_0|Mux0~12_combout\);

-- Location: LCCOMB_X48_Y13_N20
\alu_0|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux0~13_combout\ = (\alu_0|Mux0~5_combout\) # ((\alu_0|Mux0~12_combout\) # ((\alu_0|Add0~0_combout\ & alu_op(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Add0~0_combout\,
	datab => \alu_0|Mux0~5_combout\,
	datac => \alu_0|Mux0~12_combout\,
	datad => alu_op(0),
	combout => \alu_0|Mux0~13_combout\);

-- Location: LCCOMB_X48_Y13_N18
\alu_0|Out_ALU_result[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(0) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(0)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux0~13_combout\,
	datac => \alu_op[1]~clkctrl_outclk\,
	datad => \alu_0|Out_ALU_result\(0),
	combout => \alu_0|Out_ALU_result\(0));

-- Location: FF_X48_Y13_N19
\t3|temp_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(0));

-- Location: LCCOMB_X48_Y13_N24
\address_mux|op[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \address_mux|op[0]~3_combout\ = (\address_sel~q\ & ((\t3|temp_op\(0)))) # (!\address_sel~q\ & (\t1|temp_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t1|temp_op\(0),
	datab => \t3|temp_op\(0),
	datad => \address_sel~q\,
	combout => \address_mux|op[0]~3_combout\);

-- Location: LCCOMB_X45_Y13_N26
\memory_0|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux6~3_combout\ = (!\address_mux|op[5]~1_combout\ & (!\address_mux|op[1]~0_combout\ & (\address_mux|op[2]~4_combout\ & \address_mux|op[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux6~3_combout\);

-- Location: LCCOMB_X45_Y13_N6
\memory_0|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux8~0_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[2]~4_combout\ & ((!\address_mux|op[0]~3_combout\) # (!\address_mux|op[1]~0_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[1]~0_combout\ & 
-- (\address_mux|op[2]~4_combout\ & \address_mux|op[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[2]~4_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux8~0_combout\);

-- Location: LCCOMB_X45_Y16_N18
\memory_0|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux6~1_combout\ = (\address_mux|op[5]~1_combout\ & ((\address_mux|op[0]~3_combout\ & (!\address_mux|op[1]~0_combout\)) # (!\address_mux|op[0]~3_combout\ & ((\address_mux|op[1]~0_combout\) # (\address_mux|op[2]~4_combout\))))) # 
-- (!\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ & (\address_mux|op[0]~3_combout\ $ (!\address_mux|op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[0]~3_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux6~1_combout\);

-- Location: LCCOMB_X45_Y16_N16
\memory_0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux6~0_combout\ = (!\address_mux|op[5]~1_combout\ & (!\address_mux|op[0]~3_combout\ & (!\address_mux|op[1]~0_combout\ & !\address_mux|op[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[0]~3_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux6~0_combout\);

-- Location: LCCOMB_X45_Y16_N20
\memory_0|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux6~2_combout\ = (\address_mux|op[4]~5_combout\ & (((\address_mux|op[3]~2_combout\)))) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[3]~2_combout\ & ((\memory_0|Mux6~0_combout\))) # (!\address_mux|op[3]~2_combout\ & 
-- (\memory_0|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \memory_0|Mux6~1_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \memory_0|Mux6~0_combout\,
	combout => \memory_0|Mux6~2_combout\);

-- Location: LCCOMB_X45_Y16_N14
\memory_0|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux6~4_combout\ = (\address_mux|op[4]~5_combout\ & ((\memory_0|Mux6~2_combout\ & (\memory_0|Mux6~3_combout\)) # (!\memory_0|Mux6~2_combout\ & ((\memory_0|Mux8~0_combout\))))) # (!\address_mux|op[4]~5_combout\ & (((\memory_0|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \memory_0|Mux6~3_combout\,
	datac => \memory_0|Mux8~0_combout\,
	datad => \memory_0|Mux6~2_combout\,
	combout => \memory_0|Mux6~4_combout\);

-- Location: LCCOMB_X45_Y16_N28
\memory_0|Out_Mem_Read_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(9) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(9)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux6~4_combout\,
	datac => \memory_0|Out_Mem_Read_data\(9),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(9));

-- Location: LCCOMB_X48_Y15_N6
\ir_0|ir1[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|ir1\(0) = (\ir_write~q\ & ((\memory_0|Out_Mem_Read_data\(9)))) # (!\ir_write~q\ & (\ir_0|ir1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir1\(0),
	datab => \memory_0|Out_Mem_Read_data\(9),
	datad => \ir_write~q\,
	combout => \ir_0|ir1\(0));

-- Location: LCCOMB_X49_Y15_N2
\a3_mux|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux2~1_combout\ = (a3_control(0) & (\ir_0|ir2\(0) & ((a3_control(2))))) # (!a3_control(0) & (((\ir_0|ir1\(0)) # (!a3_control(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|ir2\(0),
	datab => a3_control(0),
	datac => \ir_0|ir1\(0),
	datad => a3_control(2),
	combout => \a3_mux|Mux2~1_combout\);

-- Location: LCCOMB_X49_Y15_N14
\a3_mux|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_mux|Mux2~2_combout\ = (a3_control(1) & (\a3_mux|Mux2~0_combout\ & ((a3_control(2))))) # (!a3_control(1) & (((\a3_mux|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux2~0_combout\,
	datab => \a3_mux|Mux2~1_combout\,
	datac => a3_control(1),
	datad => a3_control(2),
	combout => \a3_mux|Mux2~2_combout\);

-- Location: LCCOMB_X47_Y17_N18
\Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~17_combout\ = (!\Mux5~14_combout\ & (((!\a3_mux|Mux1~2_combout\) # (!\a3_mux|Mux2~2_combout\)) # (!\a3_mux|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \Mux5~14_combout\,
	datac => \a3_mux|Mux2~2_combout\,
	datad => \a3_mux|Mux1~2_combout\,
	combout => \Mux5~17_combout\);

-- Location: LCCOMB_X47_Y16_N2
\Mux5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~31_combout\ = (\ir_0|op_code\(0) & (((next_state(4))))) # (!\ir_0|op_code\(0) & ((\ir_0|op_code\(1) & ((next_state(4)))) # (!\ir_0|op_code\(1) & (\ir_0|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => next_state(4),
	datad => \ir_0|op_code\(1),
	combout => \Mux5~31_combout\);

-- Location: LCCOMB_X47_Y16_N4
\Mux5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~32_combout\ = (next_state(2) & ((\ir_0|op_code\(3) & (next_state(4) & !\Mux5~31_combout\)) # (!\ir_0|op_code\(3) & (!next_state(4) & \Mux5~31_combout\)))) # (!next_state(2) & (((next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(3),
	datab => next_state(2),
	datac => next_state(4),
	datad => \Mux5~31_combout\,
	combout => \Mux5~32_combout\);

-- Location: LCCOMB_X47_Y17_N30
\Mux5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~33_combout\ = (next_state(5) & (\Mux5~17_combout\ & (!next_state(2)))) # (!next_state(5) & ((\Mux5~32_combout\) # ((\Mux5~17_combout\ & !next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => \Mux5~17_combout\,
	datac => next_state(2),
	datad => \Mux5~32_combout\,
	combout => \Mux5~33_combout\);

-- Location: LCCOMB_X50_Y15_N2
\Mux5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~35_combout\ = (!\a3_mux|Mux2~2_combout\) # (!\a3_mux|Mux1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \a3_mux|Mux1~2_combout\,
	datad => \a3_mux|Mux2~2_combout\,
	combout => \Mux5~35_combout\);

-- Location: LCCOMB_X50_Y15_N22
\Mux5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~36_combout\ = (\Mux5~14_combout\ & (((\Mux5~20_combout\)))) # (!\Mux5~14_combout\ & (((\Mux5~35_combout\)) # (!\a3_mux|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \Mux5~20_combout\,
	datac => \Mux5~14_combout\,
	datad => \Mux5~35_combout\,
	combout => \Mux5~36_combout\);

-- Location: LCCOMB_X49_Y15_N20
\Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (\Mux4~1_combout\ & (((\Mux5~36_combout\)) # (!next_state(0)))) # (!\Mux4~1_combout\ & (next_state(0) & (\Mux5~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~1_combout\,
	datab => next_state(0),
	datac => \Mux5~33_combout\,
	datad => \Mux5~36_combout\,
	combout => \Mux4~2_combout\);

-- Location: LCCOMB_X49_Y15_N4
\Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = (next_state(3) & ((\Mux4~2_combout\))) # (!next_state(3) & (\Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(3),
	datac => \Mux4~6_combout\,
	datad => \Mux4~2_combout\,
	combout => \Mux4~7_combout\);

-- Location: FF_X49_Y15_N5
\next_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(1));

-- Location: LCCOMB_X49_Y18_N28
\Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~3_combout\ = (\mem_w_bar~q\ & (!next_state(2) & (next_state(1)))) # (!\mem_w_bar~q\ & (next_state(0) & (next_state(2) $ (!next_state(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(1),
	datac => \mem_w_bar~q\,
	datad => next_state(0),
	combout => \Selector1~3_combout\);

-- Location: LCCOMB_X49_Y18_N18
\Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~2_combout\ = (next_state(5) & (!next_state(3))) # (!next_state(5) & (next_state(3) & \Selector1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datac => next_state(3),
	datad => \Selector1~1_combout\,
	combout => \Selector1~2_combout\);

-- Location: LCCOMB_X49_Y18_N24
\Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~5_combout\ = (next_state(3) & (((\Selector1~2_combout\)))) # (!next_state(3) & (\Selector1~3_combout\ & (next_state(4) $ (\Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \Selector1~3_combout\,
	datac => next_state(3),
	datad => \Selector1~2_combout\,
	combout => \Selector1~5_combout\);

-- Location: LCCOMB_X49_Y18_N6
\Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~4_combout\ = (next_state(3) & (((!\Selector1~2_combout\)))) # (!next_state(3) & ((next_state(4)) # ((!\Selector1~3_combout\ & \Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \Selector1~3_combout\,
	datac => next_state(3),
	datad => \Selector1~2_combout\,
	combout => \Selector1~4_combout\);

-- Location: LCCOMB_X49_Y18_N14
\Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~6_combout\ = (\Selector1~0_combout\ & ((\Selector1~5_combout\ & ((\Selector1~4_combout\))) # (!\Selector1~5_combout\ & (\mem_w_bar~q\)))) # (!\Selector1~0_combout\ & (\Selector1~4_combout\ & (\Selector1~5_combout\ $ (\mem_w_bar~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector1~0_combout\,
	datab => \Selector1~5_combout\,
	datac => \mem_w_bar~q\,
	datad => \Selector1~4_combout\,
	combout => \Selector1~6_combout\);

-- Location: FF_X49_Y18_N15
mem_w_bar : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem_w_bar~q\);

-- Location: CLKCTRL_G11
\mem_w_bar~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mem_w_bar~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mem_w_bar~clkctrl_outclk\);

-- Location: LCCOMB_X49_Y16_N28
\memory_0|Out_Mem_Read_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(14) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(14)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux1~4_combout\,
	datac => \mem_w_bar~clkctrl_outclk\,
	datad => \memory_0|Out_Mem_Read_data\(14),
	combout => \memory_0|Out_Mem_Read_data\(14));

-- Location: LCCOMB_X49_Y16_N30
\ir_0|op_code[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|op_code\(2) = (GLOBAL(\ir_write~clkctrl_outclk\) & (\memory_0|Out_Mem_Read_data\(14))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & ((\ir_0|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Out_Mem_Read_data\(14),
	datac => \ir_0|op_code\(2),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|op_code\(2));

-- Location: LCCOMB_X47_Y16_N28
\Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~3_combout\ = (\ir_0|op_code\(0) & (\ir_0|op_code\(2) & (!\ir_0|op_code\(3) & !\ir_0|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Equal7~3_combout\);

-- Location: LCCOMB_X51_Y18_N14
\Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (next_state(4) & (\Equal7~2_combout\)) # (!next_state(4) & ((\Equal7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal7~2_combout\,
	datab => next_state(4),
	datad => \Equal7~3_combout\,
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X48_Y16_N2
\ir_0|op_code[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir_0|op_code\(0) = (GLOBAL(\ir_write~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(12)))) # (!GLOBAL(\ir_write~clkctrl_outclk\) & (\ir_0|op_code\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir_0|op_code\(0),
	datac => \memory_0|Out_Mem_Read_data\(12),
	datad => \ir_write~clkctrl_outclk\,
	combout => \ir_0|op_code\(0));

-- Location: LCCOMB_X48_Y16_N24
\always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \always0~0_combout\ = (\ir_0|op_code\(3)) # ((\ir_0|op_code\(2)) # (\ir_0|op_code\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir_0|op_code\(3),
	datac => \ir_0|op_code\(2),
	datad => \ir_0|op_code\(0),
	combout => \always0~0_combout\);

-- Location: LCCOMB_X48_Y17_N12
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (!next_state(2) & ((next_state(4)) # ((!\always0~0_combout\ & !next_state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \always0~0_combout\,
	datac => next_state(3),
	datad => next_state(2),
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X51_Y18_N12
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (next_state(0) & (next_state(1) $ (next_state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datac => next_state(1),
	datad => next_state(2),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X51_Y18_N8
\Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\Mux3~0_combout\ & ((\Mux3~1_combout\) # ((\Selector4~0_combout\ & !\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector4~0_combout\,
	datab => \Mux3~2_combout\,
	datac => \Mux3~1_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X47_Y16_N6
\Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (!\ir_0|op_code\(1) & ((\ir_0|op_code\(2) & ((!\ir_0|op_code\(3)))) # (!\ir_0|op_code\(2) & ((\ir_0|op_code\(0)) # (\ir_0|op_code\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X51_Y18_N26
\Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (next_state(1) & (!next_state(3) & (!next_state(4) & \Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(3),
	datac => next_state(4),
	datad => \Mux3~4_combout\,
	combout => \Mux3~5_combout\);

-- Location: LCCOMB_X47_Y16_N16
\Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\ir_0|op_code\(0) & (\ir_0|op_code\(2) & (!\ir_0|op_code\(3) & \ir_0|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Mux3~6_combout\);

-- Location: LCCOMB_X51_Y18_N28
\Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = (next_state(4) & ((next_state(3)) # ((next_state(1) & \Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(3),
	datac => next_state(4),
	datad => \Mux3~6_combout\,
	combout => \Mux3~7_combout\);

-- Location: LCCOMB_X51_Y18_N6
\Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = (\Mux3~7_combout\ & ((next_state(1)) # ((!\counter_0|c8~q\ & !next_state(2))))) # (!\Mux3~7_combout\ & (((next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter_0|c8~q\,
	datab => next_state(2),
	datac => next_state(1),
	datad => \Mux3~7_combout\,
	combout => \Mux3~8_combout\);

-- Location: LCCOMB_X51_Y18_N16
\Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = (\Mux3~3_combout\) # ((!next_state(0) & ((\Mux3~5_combout\) # (\Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => \Mux3~3_combout\,
	datac => \Mux3~5_combout\,
	datad => \Mux3~8_combout\,
	combout => \Mux3~9_combout\);

-- Location: FF_X51_Y18_N17
\next_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux3~9_combout\,
	sclr => next_state(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(2));

-- Location: LCCOMB_X50_Y16_N20
\Mux5~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~39_combout\ = (next_state(4) & (!next_state(5) & next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(4),
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~39_combout\);

-- Location: LCCOMB_X51_Y18_N2
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (next_state(0) & (((next_state(1))))) # (!next_state(0) & (!next_state(1) & ((next_state(2)) # (\counter_0|c8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(2),
	datac => next_state(1),
	datad => \counter_0|c8~q\,
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X47_Y16_N18
\Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~2_combout\ = (\ir_0|op_code\(0) & (!\ir_0|op_code\(2) & (\ir_0|op_code\(3) & !\ir_0|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Equal7~2_combout\);

-- Location: LCCOMB_X51_Y18_N0
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (next_state(2) & ((next_state(4) & ((!\Equal7~2_combout\))) # (!next_state(4) & (\Equal7~3_combout\)))) # (!next_state(2) & (((next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal7~3_combout\,
	datab => next_state(2),
	datac => next_state(4),
	datad => \Equal7~2_combout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X51_Y18_N4
\Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\Mux1~1_combout\ & (((next_state(1))))) # (!\Mux1~1_combout\ & (!next_state(5) & (!next_state(1) & \Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => \Mux1~1_combout\,
	datac => next_state(1),
	datad => \Mux1~0_combout\,
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X50_Y16_N14
\Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (next_state(1) & ((\Mux1~2_combout\ & (\Mux5~19_combout\)) # (!\Mux1~2_combout\ & ((\Mux5~39_combout\))))) # (!next_state(1) & (((\Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~19_combout\,
	datab => \Mux5~39_combout\,
	datac => next_state(1),
	datad => \Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X50_Y17_N4
\Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = (!next_state(1) & ((next_state(4)) # ((next_state(3)) # (next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => next_state(4),
	datac => next_state(3),
	datad => next_state(2),
	combout => \Selector15~0_combout\);

-- Location: LCCOMB_X49_Y17_N16
\Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = (next_state(5)) # ((!\Selector15~0_combout\ & ((!next_state(1)) # (!\Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector25~0_combout\,
	datab => next_state(5),
	datac => next_state(1),
	datad => \Selector15~0_combout\,
	combout => \Selector16~0_combout\);

-- Location: FF_X49_Y17_N17
\alu_funct[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Selector16~0_combout\,
	ena => \alu_funct[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => alu_funct(0));

-- Location: LCCOMB_X49_Y17_N6
\alu_0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux1~0_combout\ = (alu_op(0) & ((alu_op(1) & (!alu_op(2))) # (!alu_op(1) & ((!alu_funct(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => alu_op(2),
	datab => alu_funct(0),
	datac => alu_op(1),
	datad => alu_op(0),
	combout => \alu_0|Mux1~0_combout\);

-- Location: LCCOMB_X49_Y17_N4
\alu_0|Out_ALU_ZFlag\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_ZFlag~combout\ = (\alu_0|Mux1~0_combout\ & (\alu_0|Mux21~17_combout\)) # (!\alu_0|Mux1~0_combout\ & ((\alu_0|Out_ALU_ZFlag~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux21~17_combout\,
	datac => \alu_0|Out_ALU_ZFlag~combout\,
	datad => \alu_0|Mux1~0_combout\,
	combout => \alu_0|Out_ALU_ZFlag~combout\);

-- Location: LCCOMB_X50_Y16_N26
\Mux5~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~43_combout\ = (next_state(4) & (((!next_state(5))))) # (!next_state(4) & (next_state(2) & (next_state(5) & \alu_0|Out_ALU_ZFlag~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(4),
	datac => next_state(5),
	datad => \alu_0|Out_ALU_ZFlag~combout\,
	combout => \Mux5~43_combout\);

-- Location: LCCOMB_X47_Y16_N26
\Mux5~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~41_combout\ = (\ir_0|op_code\(3) & (!\ir_0|op_code\(1) & ((!\ir_0|op_code\(2)) # (!\ir_0|op_code\(0))))) # (!\ir_0|op_code\(3) & (((\ir_0|op_code\(2) & \ir_0|op_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(2),
	datac => \ir_0|op_code\(3),
	datad => \ir_0|op_code\(1),
	combout => \Mux5~41_combout\);

-- Location: LCCOMB_X50_Y16_N16
\Mux5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~42_combout\ = (!next_state(5) & ((next_state(4)) # ((!next_state(2) & \Mux5~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(4),
	datac => next_state(5),
	datad => \Mux5~41_combout\,
	combout => \Mux5~42_combout\);

-- Location: LCCOMB_X50_Y16_N12
\Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (next_state(0) & (next_state(1))) # (!next_state(0) & ((next_state(1) & ((\Mux5~42_combout\))) # (!next_state(1) & (\Mux5~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => \Mux5~43_combout\,
	datad => \Mux5~42_combout\,
	combout => \Mux1~4_combout\);

-- Location: LCCOMB_X50_Y16_N6
\Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (next_state(0) & ((\Mux1~4_combout\ & ((\Mux5~34_combout\))) # (!\Mux1~4_combout\ & (\Mux5~40_combout\)))) # (!next_state(0) & (((\Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~40_combout\,
	datab => \Mux5~34_combout\,
	datac => next_state(0),
	datad => \Mux1~4_combout\,
	combout => \Mux1~5_combout\);

-- Location: LCCOMB_X50_Y16_N18
\Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (next_state(3) & (\Mux1~3_combout\)) # (!next_state(3) & ((\Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(3),
	datac => \Mux1~3_combout\,
	datad => \Mux1~5_combout\,
	combout => \Mux1~6_combout\);

-- Location: FF_X50_Y16_N19
\next_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(4));

-- Location: LCCOMB_X49_Y15_N8
\a3_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \a3_reg|Equal0~0_combout\ = ((!\a3_mux|Mux0~2_combout\) # (!\a3_mux|Mux2~2_combout\)) # (!\a3_mux|Mux1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux1~2_combout\,
	datab => \a3_mux|Mux2~2_combout\,
	datac => \a3_mux|Mux0~2_combout\,
	combout => \a3_reg|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y17_N20
\Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = (next_state(4) & (\counter_0|c8~q\ & (\shifter_0|SF_update~q\))) # (!next_state(4) & (((\a3_reg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \counter_0|c8~q\,
	datac => \shifter_0|SF_update~q\,
	datad => \a3_reg|Equal0~0_combout\,
	combout => \Mux0~8_combout\);

-- Location: LCCOMB_X48_Y17_N8
\Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = (\Selector18~0_combout\ & ((next_state(2) & ((\Mux0~8_combout\))) # (!next_state(2) & (next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => \Selector18~0_combout\,
	datac => next_state(4),
	datad => \Mux0~8_combout\,
	combout => \Mux0~9_combout\);

-- Location: LCCOMB_X48_Y17_N0
\Mux5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~46_combout\ = (!next_state(4) & (!next_state(5) & !next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~46_combout\);

-- Location: LCCOMB_X48_Y17_N16
\Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\Mux0~2_combout\ & (!\always0~0_combout\ & (\Selector20~0_combout\ & \Mux5~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~2_combout\,
	datab => \always0~0_combout\,
	datac => \Selector20~0_combout\,
	datad => \Mux5~46_combout\,
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X48_Y17_N14
\Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\Mux0~3_combout\) # ((!next_state(1) & ((\Mux0~5_combout\) # (\Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~5_combout\,
	datab => \Mux0~9_combout\,
	datac => next_state(1),
	datad => \Mux0~3_combout\,
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X47_Y17_N20
\Mux5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~44_combout\ = (next_state(2) & (\Equal7~2_combout\ & (\Mux5~34_combout\))) # (!next_state(2) & (((\Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal7~2_combout\,
	datab => next_state(2),
	datac => \Mux5~34_combout\,
	datad => \Mux5~17_combout\,
	combout => \Mux5~44_combout\);

-- Location: LCCOMB_X49_Y15_N28
\Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\Mux0~0_combout\ & (((\Mux5~36_combout\)) # (!next_state(0)))) # (!\Mux0~0_combout\ & (next_state(0) & (\Mux5~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~0_combout\,
	datab => next_state(0),
	datac => \Mux5~44_combout\,
	datad => \Mux5~36_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X49_Y15_N10
\Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (next_state(3) & ((\Mux0~1_combout\))) # (!next_state(3) & (\Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux0~6_combout\,
	datac => next_state(3),
	datad => \Mux0~1_combout\,
	combout => \Mux0~7_combout\);

-- Location: FF_X49_Y15_N11
\next_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(5));

-- Location: LCCOMB_X49_Y17_N18
\Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (next_state(2) & (next_state(5) & (!next_state(1) & \alu_0|Out_ALU_ZFlag~combout\))) # (!next_state(2) & (!next_state(5) & (next_state(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(5),
	datac => next_state(1),
	datad => \alu_0|Out_ALU_ZFlag~combout\,
	combout => \Mux2~4_combout\);

-- Location: LCCOMB_X49_Y17_N30
\Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\ir_0|op_code\(3) & (!\ir_0|op_code\(1) & ((!\ir_0|op_code\(2)) # (!\ir_0|op_code\(0))))) # (!\ir_0|op_code\(3) & ((\ir_0|op_code\(2) & ((!\ir_0|op_code\(1)))) # (!\ir_0|op_code\(2) & (\ir_0|op_code\(0) & \ir_0|op_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(0),
	datab => \ir_0|op_code\(3),
	datac => \ir_0|op_code\(2),
	datad => \ir_0|op_code\(1),
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X49_Y17_N26
\Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\Mux2~4_combout\ & (\Selector2~0_combout\ & ((next_state(2)) # (\Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => \Mux2~4_combout\,
	datac => \Mux2~3_combout\,
	datad => \Selector2~0_combout\,
	combout => \Mux2~5_combout\);

-- Location: LCCOMB_X46_Y17_N26
\Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~12_combout\ = (next_state(5)) # ((next_state(4) & !next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datac => next_state(4),
	datad => next_state(2),
	combout => \Mux5~12_combout\);

-- Location: LCCOMB_X50_Y15_N16
\Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~19_combout\ = (next_state(4) & (!next_state(5) & !next_state(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(4),
	datac => next_state(5),
	datad => next_state(2),
	combout => \Mux5~19_combout\);

-- Location: LCCOMB_X51_Y18_N30
\Mux5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~50_combout\ = (!next_state(5) & ((next_state(2) & ((!\Mux3~2_combout\))) # (!next_state(2) & (next_state(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(2),
	datab => next_state(4),
	datac => \Mux3~2_combout\,
	datad => next_state(5),
	combout => \Mux5~50_combout\);

-- Location: LCCOMB_X50_Y15_N18
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (next_state(0) & ((next_state(1)) # ((\Mux5~50_combout\)))) # (!next_state(0) & (!next_state(1) & (!\Mux5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => next_state(1),
	datac => \Mux5~14_combout\,
	datad => \Mux5~50_combout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X49_Y17_N14
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (next_state(1) & ((\Mux2~0_combout\ & ((\Mux5~19_combout\))) # (!\Mux2~0_combout\ & (!\Mux5~12_combout\)))) # (!next_state(1) & (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(1),
	datab => \Mux5~12_combout\,
	datac => \Mux5~19_combout\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X50_Y16_N24
\Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (next_state(3) & (((\Mux2~1_combout\)))) # (!next_state(3) & ((\Mux2~2_combout\) # ((\Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~2_combout\,
	datab => \Mux2~5_combout\,
	datac => next_state(3),
	datad => \Mux2~1_combout\,
	combout => \Mux2~6_combout\);

-- Location: FF_X50_Y16_N25
\next_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(3));

-- Location: LCCOMB_X48_Y17_N30
\Mux5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~48_combout\ = (!next_state(4) & (\always0~0_combout\ & (!next_state(2) & !next_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(4),
	datab => \always0~0_combout\,
	datac => next_state(2),
	datad => next_state(5),
	combout => \Mux5~48_combout\);

-- Location: LCCOMB_X47_Y17_N0
\Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~23_combout\ = (\Mux5~19_combout\) # ((\Mux5~20_combout\ & ((\Mux5~21_combout\) # (\Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~21_combout\,
	datab => \Mux5~19_combout\,
	datac => \Mux5~20_combout\,
	datad => \Mux5~22_combout\,
	combout => \Mux5~23_combout\);

-- Location: LCCOMB_X47_Y17_N4
\Mux5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~29_combout\ = (\Mux5~28_combout\ & (((\Mux5~48_combout\)) # (!next_state(0)))) # (!\Mux5~28_combout\ & (next_state(0) & ((\Mux5~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~28_combout\,
	datab => next_state(0),
	datac => \Mux5~48_combout\,
	datad => \Mux5~23_combout\,
	combout => \Mux5~29_combout\);

-- Location: LCCOMB_X47_Y17_N14
\Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~15_combout\ = (\counter_0|c8~q\ & (((!\a3_mux|Mux1~2_combout\) # (!\a3_mux|Mux2~2_combout\)) # (!\a3_mux|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux0~2_combout\,
	datab => \counter_0|c8~q\,
	datac => \a3_mux|Mux2~2_combout\,
	datad => \a3_mux|Mux1~2_combout\,
	combout => \Mux5~15_combout\);

-- Location: LCCOMB_X47_Y17_N22
\Mux5~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~47_combout\ = (next_state(5)) # ((next_state(4) & ((next_state(2)) # (!\Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(5),
	datab => next_state(2),
	datac => \Mux5~15_combout\,
	datad => next_state(4),
	combout => \Mux5~47_combout\);

-- Location: LCCOMB_X47_Y17_N8
\Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~16_combout\ = (next_state(0) & (((next_state(1))))) # (!next_state(0) & ((next_state(1) & (!\Mux5~12_combout\)) # (!next_state(1) & ((!\Mux5~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~12_combout\,
	datab => next_state(0),
	datac => \Mux5~47_combout\,
	datad => next_state(1),
	combout => \Mux5~16_combout\);

-- Location: LCCOMB_X47_Y16_N24
\Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~11_combout\ = (\ir_0|op_code\(1)) # ((\ir_0|op_code\(3) & ((\ir_0|op_code\(2)) # (!next_state(4)))) # (!\ir_0|op_code\(3) & ((next_state(4)) # (!\ir_0|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir_0|op_code\(3),
	datab => \ir_0|op_code\(2),
	datac => next_state(4),
	datad => \ir_0|op_code\(1),
	combout => \Mux5~11_combout\);

-- Location: LCCOMB_X47_Y17_N2
\Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~10_combout\ = (!next_state(2) & (((!\a3_mux|Mux0~2_combout\) # (!\a3_mux|Mux2~2_combout\)) # (!\a3_mux|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \a3_mux|Mux1~2_combout\,
	datab => next_state(2),
	datac => \a3_mux|Mux2~2_combout\,
	datad => \a3_mux|Mux0~2_combout\,
	combout => \Mux5~10_combout\);

-- Location: LCCOMB_X47_Y17_N28
\Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~13_combout\ = (!\Mux5~12_combout\ & ((\Mux5~10_combout\) # ((\Mux5~11_combout\ & next_state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~12_combout\,
	datab => \Mux5~11_combout\,
	datac => next_state(2),
	datad => \Mux5~10_combout\,
	combout => \Mux5~13_combout\);

-- Location: LCCOMB_X47_Y17_N12
\Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~18_combout\ = (next_state(0) & ((\Mux5~16_combout\ & (\Mux5~17_combout\)) # (!\Mux5~16_combout\ & ((\Mux5~13_combout\))))) # (!next_state(0) & (((\Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => next_state(0),
	datab => \Mux5~17_combout\,
	datac => \Mux5~16_combout\,
	datad => \Mux5~13_combout\,
	combout => \Mux5~18_combout\);

-- Location: LCCOMB_X47_Y17_N24
\Mux5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~30_combout\ = (next_state(3) & ((\Mux5~18_combout\))) # (!next_state(3) & (\Mux5~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => next_state(3),
	datac => \Mux5~29_combout\,
	datad => \Mux5~18_combout\,
	combout => \Mux5~30_combout\);

-- Location: FF_X47_Y17_N25
\next_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \Mux5~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_state(0));

-- Location: LCCOMB_X48_Y13_N22
\PC|temp_op[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|temp_op[0]~feeder_combout\ = \alu_0|Out_ALU_result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_0|Out_ALU_result\(0),
	combout => \PC|temp_op[0]~feeder_combout\);

-- Location: FF_X48_Y13_N23
\PC|temp_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \PC|temp_op[0]~feeder_combout\,
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(0));

-- Location: FF_X48_Y13_N9
\mdr|temp_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(0));

-- Location: LCCOMB_X48_Y13_N28
\rf3_mux|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux15~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(0)))) # (!rf3_control(0) & (\t3|temp_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(0),
	datab => \t3|temp_op\(0),
	datac => rf3_control(1),
	datad => \mdr|temp_op\(0),
	combout => \rf3_mux|Mux15~0_combout\);

-- Location: LCCOMB_X49_Y16_N16
\rf3_mux|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux15~1_combout\ = (\rf3_mux|Mux15~0_combout\) # ((rf3_control(1) & \PC|temp_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => rf3_control(1),
	datac => \PC|temp_op\(0),
	datad => \rf3_mux|Mux15~0_combout\,
	combout => \rf3_mux|Mux15~1_combout\);

-- Location: FF_X49_Y16_N17
\register_file_0|register[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux15~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][0]~q\);

-- Location: FF_X46_Y13_N17
\mdr|temp_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(1));

-- Location: LCCOMB_X46_Y13_N26
\rf3_mux|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux14~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(1)))) # (!rf3_control(0) & (\t3|temp_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(1),
	datad => \mdr|temp_op\(1),
	combout => \rf3_mux|Mux14~0_combout\);

-- Location: LCCOMB_X51_Y13_N0
\rf3_mux|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux14~1_combout\ = (\rf3_mux|Mux14~0_combout\) # ((\PC|temp_op\(1) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|temp_op\(1),
	datab => rf3_control(1),
	datad => \rf3_mux|Mux14~0_combout\,
	combout => \rf3_mux|Mux14~1_combout\);

-- Location: FF_X51_Y13_N1
\register_file_0|register[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux14~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][1]~q\);

-- Location: FF_X51_Y13_N23
\register_file_0|register[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux11~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][4]~q\);

-- Location: FF_X48_Y15_N27
\mdr|temp_op[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(6));

-- Location: LCCOMB_X49_Y12_N26
\alu_0|Out_ALU_result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(6) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(6)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux11~0_combout\,
	datac => \alu_0|Out_ALU_result\(6),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(6));

-- Location: FF_X49_Y12_N9
\t3|temp_op[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(6));

-- Location: LCCOMB_X49_Y12_N8
\rf3_mux|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux9~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(6))) # (!rf3_control(0) & ((\t3|temp_op\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => \mdr|temp_op\(6),
	datac => \t3|temp_op\(6),
	datad => rf3_control(0),
	combout => \rf3_mux|Mux9~0_combout\);

-- Location: LCCOMB_X50_Y12_N16
\rf3_mux|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux9~1_combout\ = (\rf3_mux|Mux9~0_combout\) # ((\PC|temp_op\(6) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|temp_op\(6),
	datac => rf3_control(1),
	datad => \rf3_mux|Mux9~0_combout\,
	combout => \rf3_mux|Mux9~1_combout\);

-- Location: FF_X50_Y12_N17
\register_file_0|register[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux9~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][6]~q\);

-- Location: LCCOMB_X49_Y12_N16
\alu_0|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux10~0_combout\ = (\alu_0|Add0~14_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~14_combout\,
	combout => \alu_0|Mux10~0_combout\);

-- Location: LCCOMB_X49_Y12_N24
\alu_0|Out_ALU_result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(7) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Out_ALU_result\(7))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Out_ALU_result\(7),
	datac => \alu_0|Mux10~0_combout\,
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(7));

-- Location: FF_X49_Y12_N25
\PC|temp_op[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(7),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(7));

-- Location: FF_X49_Y12_N15
\t3|temp_op[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(7));

-- Location: LCCOMB_X49_Y12_N28
\memory_0|Out_Mem_Read_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(7) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(7)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux8~5_combout\,
	datac => \memory_0|Out_Mem_Read_data\(7),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(7));

-- Location: FF_X49_Y12_N29
\mdr|temp_op[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(7));

-- Location: LCCOMB_X49_Y12_N14
\rf3_mux|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux8~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(7)))) # (!rf3_control(0) & (\t3|temp_op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(7),
	datad => \mdr|temp_op\(7),
	combout => \rf3_mux|Mux8~0_combout\);

-- Location: LCCOMB_X50_Y12_N26
\rf3_mux|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux8~1_combout\ = (\rf3_mux|Mux8~0_combout\) # ((\PC|temp_op\(7) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|temp_op\(7),
	datac => rf3_control(1),
	datad => \rf3_mux|Mux8~0_combout\,
	combout => \rf3_mux|Mux8~1_combout\);

-- Location: FF_X50_Y12_N27
\register_file_0|register[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux8~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][7]~q\);

-- Location: LCCOMB_X49_Y12_N30
\alu_0|Out_ALU_result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(8) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(8)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_0|Mux9~0_combout\,
	datac => \alu_0|Out_ALU_result\(8),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(8));

-- Location: FF_X49_Y12_N31
\PC|temp_op[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(8),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(8));

-- Location: LCCOMB_X49_Y16_N8
\memory_0|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~4_combout\ = (\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ & !\address_mux|op[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[5]~1_combout\,
	combout => \memory_0|Mux7~4_combout\);

-- Location: LCCOMB_X49_Y16_N24
\memory_0|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~0_combout\ = (\address_mux|op[5]~1_combout\ & (!\address_mux|op[2]~4_combout\ & (\address_mux|op[1]~0_combout\ $ (\address_mux|op[0]~3_combout\)))) # (!\address_mux|op[5]~1_combout\ & (\address_mux|op[2]~4_combout\ & 
-- (\address_mux|op[1]~0_combout\ & \address_mux|op[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[5]~1_combout\,
	datab => \address_mux|op[2]~4_combout\,
	datac => \address_mux|op[1]~0_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux7~0_combout\);

-- Location: LCCOMB_X49_Y12_N18
\memory_0|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux7~5_combout\ = (\memory_0|Mux7~3_combout\ & ((\memory_0|Mux7~4_combout\) # ((!\address_mux|op[4]~5_combout\)))) # (!\memory_0|Mux7~3_combout\ & (((\address_mux|op[4]~5_combout\ & \memory_0|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux7~3_combout\,
	datab => \memory_0|Mux7~4_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux7~0_combout\,
	combout => \memory_0|Mux7~5_combout\);

-- Location: LCCOMB_X49_Y12_N2
\memory_0|Out_Mem_Read_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(8) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(8)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux7~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux7~5_combout\,
	datac => \memory_0|Out_Mem_Read_data\(8),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(8));

-- Location: FF_X49_Y12_N3
\mdr|temp_op[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(8));

-- Location: FF_X49_Y12_N21
\t3|temp_op[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(8));

-- Location: LCCOMB_X49_Y12_N20
\rf3_mux|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux7~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & (\mdr|temp_op\(8))) # (!rf3_control(0) & ((\t3|temp_op\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => \mdr|temp_op\(8),
	datac => \t3|temp_op\(8),
	datad => rf3_control(0),
	combout => \rf3_mux|Mux7~0_combout\);

-- Location: LCCOMB_X50_Y12_N12
\rf3_mux|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux7~1_combout\ = (\rf3_mux|Mux7~0_combout\) # ((\PC|temp_op\(8) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|temp_op\(8),
	datac => rf3_control(1),
	datad => \rf3_mux|Mux7~0_combout\,
	combout => \rf3_mux|Mux7~1_combout\);

-- Location: FF_X50_Y12_N13
\register_file_0|register[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux7~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][8]~q\);

-- Location: FF_X45_Y16_N1
\register_file_0|register[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux6~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][9]~q\);

-- Location: LCCOMB_X49_Y12_N6
\alu_0|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux7~0_combout\ = (\alu_0|Add0~20_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~20_combout\,
	combout => \alu_0|Mux7~0_combout\);

-- Location: LCCOMB_X46_Y12_N4
\alu_0|Out_ALU_result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(10) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(10)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux7~0_combout\,
	datac => \alu_0|Out_ALU_result\(10),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(10));

-- Location: FF_X46_Y12_N11
\t3|temp_op[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(10));

-- Location: FF_X46_Y12_N9
\mdr|temp_op[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(10));

-- Location: LCCOMB_X46_Y12_N10
\rf3_mux|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux5~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(10)))) # (!rf3_control(0) & (\t3|temp_op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(10),
	datad => \mdr|temp_op\(10),
	combout => \rf3_mux|Mux5~0_combout\);

-- Location: FF_X46_Y12_N5
\PC|temp_op[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(10),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(10));

-- Location: LCCOMB_X50_Y12_N14
\rf3_mux|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux5~1_combout\ = (\rf3_mux|Mux5~0_combout\) # ((rf3_control(1) & \PC|temp_op\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => rf3_control(1),
	datac => \rf3_mux|Mux5~0_combout\,
	datad => \PC|temp_op\(10),
	combout => \rf3_mux|Mux5~1_combout\);

-- Location: FF_X50_Y12_N15
\register_file_0|register[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux5~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][10]~q\);

-- Location: LCCOMB_X46_Y12_N0
\alu_0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux6~0_combout\ = (\alu_0|Add0~22_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~22_combout\,
	combout => \alu_0|Mux6~0_combout\);

-- Location: LCCOMB_X46_Y12_N26
\alu_0|Out_ALU_result[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(11) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(11)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux6~0_combout\,
	datac => \alu_0|Out_ALU_result\(11),
	datad => \alu_op[1]~clkctrl_outclk\,
	combout => \alu_0|Out_ALU_result\(11));

-- Location: FF_X46_Y12_N27
\PC|temp_op[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(11),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(11));

-- Location: LCCOMB_X46_Y15_N2
\rf3_mux|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux4~1_combout\ = (\rf3_mux|Mux4~0_combout\) # ((\PC|temp_op\(11) & rf3_control(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rf3_mux|Mux4~0_combout\,
	datab => \PC|temp_op\(11),
	datac => rf3_control(1),
	combout => \rf3_mux|Mux4~1_combout\);

-- Location: FF_X44_Y14_N25
\register_file_0|register[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][11]~q\);

-- Location: FF_X45_Y15_N25
\register_file_0|register[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux3~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][12]~q\);

-- Location: LCCOMB_X46_Y12_N20
\alu_0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Mux4~0_combout\ = (\alu_0|Add0~26_combout\) # (!alu_op(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => alu_op(0),
	datad => \alu_0|Add0~26_combout\,
	combout => \alu_0|Mux4~0_combout\);

-- Location: LCCOMB_X46_Y12_N2
\alu_0|Out_ALU_result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_0|Out_ALU_result\(13) = (GLOBAL(\alu_op[1]~clkctrl_outclk\) & ((\alu_0|Out_ALU_result\(13)))) # (!GLOBAL(\alu_op[1]~clkctrl_outclk\) & (\alu_0|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_0|Mux4~0_combout\,
	datac => \alu_op[1]~clkctrl_outclk\,
	datad => \alu_0|Out_ALU_result\(13),
	combout => \alu_0|Out_ALU_result\(13));

-- Location: FF_X45_Y16_N3
\t3|temp_op[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \alu_0|Out_ALU_result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t3|temp_op\(13));

-- Location: FF_X45_Y16_N9
\mdr|temp_op[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \memory_0|Out_Mem_Read_data\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mdr|temp_op\(13));

-- Location: LCCOMB_X45_Y16_N2
\rf3_mux|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux2~0_combout\ = (!rf3_control(1) & ((rf3_control(0) & ((\mdr|temp_op\(13)))) # (!rf3_control(0) & (\t3|temp_op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rf3_control(1),
	datab => rf3_control(0),
	datac => \t3|temp_op\(13),
	datad => \mdr|temp_op\(13),
	combout => \rf3_mux|Mux2~0_combout\);

-- Location: FF_X46_Y12_N3
\PC|temp_op[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \alu_0|Out_ALU_result\(13),
	ena => \pc_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|temp_op\(13));

-- Location: LCCOMB_X45_Y16_N26
\rf3_mux|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rf3_mux|Mux2~1_combout\ = (\rf3_mux|Mux2~0_combout\) # ((rf3_control(1) & \PC|temp_op\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rf3_mux|Mux2~0_combout\,
	datac => rf3_control(1),
	datad => \PC|temp_op\(13),
	combout => \rf3_mux|Mux2~1_combout\);

-- Location: FF_X45_Y16_N27
\register_file_0|register[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux2~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][13]~q\);

-- Location: FF_X49_Y16_N19
\register_file_0|register[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux1~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][14]~q\);

-- Location: FF_X45_Y15_N27
\register_file_0|register[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \rf3_mux|Mux0~1_combout\,
	ena => \register_file_0|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[7][15]~q\);

-- Location: FF_X52_Y12_N1
\register_file_0|register[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][0]~q\);

-- Location: FF_X52_Y12_N11
\register_file_0|register[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][1]~q\);

-- Location: FF_X52_Y12_N13
\register_file_0|register[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux13~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][2]~q\);

-- Location: FF_X45_Y15_N13
\register_file_0|register[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][6]~q\);

-- Location: FF_X52_Y12_N29
\register_file_0|register[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][7]~q\);

-- Location: FF_X52_Y12_N31
\register_file_0|register[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][8]~q\);

-- Location: FF_X45_Y15_N15
\register_file_0|register[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux6~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][9]~q\);

-- Location: FF_X45_Y15_N9
\register_file_0|register[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][10]~q\);

-- Location: FF_X45_Y15_N11
\register_file_0|register[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][11]~q\);

-- Location: FF_X45_Y15_N5
\register_file_0|register[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][12]~q\);

-- Location: FF_X45_Y15_N23
\register_file_0|register[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][13]~q\);

-- Location: FF_X45_Y15_N17
\register_file_0|register[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[0][14]~q\);

-- Location: FF_X52_Y15_N25
\register_file_0|register[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux15~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][0]~q\);

-- Location: FF_X52_Y15_N5
\register_file_0|register[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux14~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][1]~q\);

-- Location: FF_X51_Y14_N3
\register_file_0|register[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux12~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][3]~q\);

-- Location: FF_X51_Y14_N21
\register_file_0|register[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux11~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][4]~q\);

-- Location: FF_X51_Y14_N9
\register_file_0|register[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux9~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][6]~q\);

-- Location: FF_X51_Y14_N27
\register_file_0|register[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux8~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][7]~q\);

-- Location: FF_X51_Y14_N29
\register_file_0|register[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux7~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][8]~q\);

-- Location: FF_X50_Y14_N19
\register_file_0|register[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux5~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][10]~q\);

-- Location: FF_X50_Y14_N29
\register_file_0|register[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux4~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][11]~q\);

-- Location: FF_X50_Y14_N31
\register_file_0|register[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux3~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][12]~q\);

-- Location: FF_X50_Y14_N17
\register_file_0|register[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux2~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][13]~q\);

-- Location: FF_X50_Y14_N3
\register_file_0|register[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \rf3_mux|Mux1~1_combout\,
	sload => VCC,
	ena => \register_file_0|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_0|register[6][14]~q\);

-- Location: LCCOMB_X49_Y13_N0
\memory_0|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux12~1_combout\ = (\address_mux|op[0]~3_combout\ & ((\address_mux|op[1]~0_combout\ $ (!\address_mux|op[5]~1_combout\)) # (!\address_mux|op[2]~4_combout\))) # (!\address_mux|op[0]~3_combout\ & (\address_mux|op[1]~0_combout\ $ 
-- (((\address_mux|op[5]~1_combout\) # (\address_mux|op[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux12~1_combout\);

-- Location: LCCOMB_X49_Y13_N6
\memory_0|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux12~0_combout\ = (!\address_mux|op[1]~0_combout\ & (!\address_mux|op[5]~1_combout\ & (!\address_mux|op[0]~3_combout\ & \address_mux|op[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[1]~0_combout\,
	datab => \address_mux|op[5]~1_combout\,
	datac => \address_mux|op[0]~3_combout\,
	datad => \address_mux|op[2]~4_combout\,
	combout => \memory_0|Mux12~0_combout\);

-- Location: LCCOMB_X49_Y13_N2
\memory_0|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux12~2_combout\ = (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[3]~2_combout\ & ((\memory_0|Mux12~0_combout\))) # (!\address_mux|op[3]~2_combout\ & (!\memory_0|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[4]~5_combout\,
	datab => \address_mux|op[3]~2_combout\,
	datac => \memory_0|Mux12~1_combout\,
	datad => \memory_0|Mux12~0_combout\,
	combout => \memory_0|Mux12~2_combout\);

-- Location: LCCOMB_X47_Y15_N10
\memory_0|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux12~4_combout\ = (\memory_0|Mux12~2_combout\) # ((\memory_0|Mux12~3_combout\ & (\address_mux|op[4]~5_combout\ & !\address_mux|op[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux12~3_combout\,
	datab => \address_mux|op[4]~5_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \memory_0|Mux12~2_combout\,
	combout => \memory_0|Mux12~4_combout\);

-- Location: LCCOMB_X47_Y15_N28
\memory_0|Out_Mem_Read_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(3) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(3)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux12~4_combout\,
	datac => \mem_w_bar~clkctrl_outclk\,
	datad => \memory_0|Out_Mem_Read_data\(3),
	combout => \memory_0|Out_Mem_Read_data\(3));

-- Location: LCCOMB_X45_Y16_N24
\memory_0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux4~0_combout\ = (\address_mux|op[1]~0_combout\ & ((\address_mux|op[3]~2_combout\ & (\address_mux|op[2]~4_combout\ & \address_mux|op[0]~3_combout\)) # (!\address_mux|op[3]~2_combout\ & ((!\address_mux|op[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address_mux|op[2]~4_combout\,
	datab => \address_mux|op[1]~0_combout\,
	datac => \address_mux|op[3]~2_combout\,
	datad => \address_mux|op[0]~3_combout\,
	combout => \memory_0|Mux4~0_combout\);

-- Location: LCCOMB_X44_Y16_N20
\memory_0|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux4~2_combout\ = (\address_mux|op[4]~5_combout\ & (((\address_mux|op[5]~1_combout\)))) # (!\address_mux|op[4]~5_combout\ & ((\address_mux|op[5]~1_combout\ & ((\memory_0|Mux4~0_combout\))) # (!\address_mux|op[5]~1_combout\ & 
-- (\memory_0|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux4~1_combout\,
	datab => \memory_0|Mux4~0_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \address_mux|op[5]~1_combout\,
	combout => \memory_0|Mux4~2_combout\);

-- Location: LCCOMB_X44_Y16_N24
\memory_0|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Mux4~4_combout\ = (\memory_0|Mux4~2_combout\ & ((\memory_0|Mux4~3_combout\) # ((!\address_mux|op[4]~5_combout\)))) # (!\memory_0|Mux4~2_combout\ & (((\address_mux|op[4]~5_combout\ & \memory_0|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_0|Mux4~3_combout\,
	datab => \memory_0|Mux4~2_combout\,
	datac => \address_mux|op[4]~5_combout\,
	datad => \memory_0|Mux11~0_combout\,
	combout => \memory_0|Mux4~4_combout\);

-- Location: LCCOMB_X46_Y12_N6
\memory_0|Out_Mem_Read_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_0|Out_Mem_Read_data\(11) = (GLOBAL(\mem_w_bar~clkctrl_outclk\) & ((\memory_0|Out_Mem_Read_data\(11)))) # (!GLOBAL(\mem_w_bar~clkctrl_outclk\) & (\memory_0|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_0|Mux4~4_combout\,
	datac => \memory_0|Out_Mem_Read_data\(11),
	datad => \mem_w_bar~clkctrl_outclk\,
	combout => \memory_0|Out_Mem_Read_data\(11));

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X29_Y22_N0
\auto_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X29_Y22_N1
\auto_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X26_Y22_N26
\auto_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X26_Y22_N27
\auto_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X27_Y22_N22
\auto_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X26_Y21_N24
\auto_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X26_Y21_N25
\auto_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X26_Y22_N12
\auto_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X26_Y22_N13
\auto_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X25_Y21_N26
\auto_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X25_Y21_N27
\auto_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X26_Y22_N22
\auto_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X26_Y22_N23
\auto_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X26_Y22_N0
\auto_hub|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: FF_X26_Y22_N1
\auto_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X25_Y21_N14
\auto_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X25_Y21_N15
\auto_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X25_Y21_N8
\auto_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: FF_X25_Y21_N9
\auto_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X25_Y21_N10
\auto_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X25_Y21_N11
\auto_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X25_Y21_N12
\auto_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X25_Y21_N13
\auto_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X25_Y21_N28
\auto_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X25_Y21_N29
\auto_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X25_Y21_N0
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X25_Y21_N1
\auto_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X25_Y21_N16
\auto_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(0),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X25_Y21_N17
\auto_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X26_Y21_N10
\auto_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X26_Y21_N11
\auto_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X27_Y22_N28
\auto_hub|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X24_Y21_N22
\auto_hub|jtag_ir_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y21_N20
\auto_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|tms_cnt\(2),
	datab => \auto_hub|shadow_jsm|state\(9),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X25_Y21_N21
\auto_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(0));

-- Location: FF_X24_Y21_N23
\auto_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X24_Y21_N0
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X24_Y21_N1
\auto_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X24_Y21_N26
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X24_Y21_N27
\auto_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(7));

-- Location: FF_X24_Y21_N21
\auto_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X24_Y21_N20
\auto_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: FF_X24_Y21_N19
\auto_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X24_Y21_N28
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X24_Y21_N29
\auto_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(4));

-- Location: FF_X24_Y21_N15
\auto_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X24_Y21_N24
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: FF_X24_Y21_N25
\auto_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X24_Y21_N14
\auto_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: FF_X24_Y21_N13
\auto_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X24_Y21_N6
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: FF_X24_Y21_N7
\auto_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X24_Y21_N16
\auto_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(1),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|Equal0~1_combout\,
	datad => \auto_hub|jtag_ir_reg\(0),
	combout => \auto_hub|Equal1~0_combout\);

-- Location: FF_X24_Y21_N17
\auto_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal1~0_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X26_Y22_N16
\auto_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: FF_X26_Y22_N17
\auto_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~5_combout\,
	asdata => \~GND~combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(8));

-- Location: LCCOMB_X26_Y22_N2
\auto_hub|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X26_Y22_N4
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_irf_reg[1][3]~1_combout\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X27_Y22_N29
\auto_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X27_Y22_N24
\auto_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCCOMB_X26_Y22_N20
\auto_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X26_Y22_N6
\auto_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: FF_X27_Y22_N25
\auto_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X27_Y21_N8
\auto_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|irsr_reg~0_combout\);

-- Location: LCCOMB_X26_Y21_N16
\auto_hub|irsr_reg[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg[4]~1_combout\);

-- Location: LCCOMB_X26_Y21_N2
\auto_hub|irsr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irsr_reg[4]~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[0]~2_combout\);

-- Location: FF_X27_Y21_N9
\auto_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X27_Y22_N16
\auto_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X26_Y22_N24
\auto_hub|hub_mode_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X26_Y22_N25
\auto_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X27_Y22_N26
\auto_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X27_Y22_N27
\auto_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X26_Y21_N18
\auto_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: FF_X26_Y21_N19
\auto_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X26_Y21_N12
\auto_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg[4]~1_combout\,
	combout => \auto_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X26_Y21_N14
\auto_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X26_Y21_N0
\auto_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg[3]~7_combout\,
	combout => \auto_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X26_Y21_N8
\auto_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irsr_reg[3]~6_combout\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg[3]~8_combout\,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X26_Y21_N9
\auto_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X27_Y22_N0
\auto_hub|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X27_Y22_N1
\auto_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X27_Y22_N4
\auto_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_irf_reg[1][2]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: FF_X27_Y22_N5
\auto_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X27_Y21_N18
\auto_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|irsr_reg~3_combout\);

-- Location: FF_X27_Y21_N19
\auto_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X27_Y22_N20
\auto_hub|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X28_Y22_N8
\auto_hub|hub_mode_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|reset_ena_reg~q\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X28_Y22_N9
\auto_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X25_Y21_N2
\auto_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|hub_mode_reg\(2),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: FF_X25_Y21_N3
\auto_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|clr_reg~q\);

-- Location: FF_X27_Y22_N23
\auto_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X27_Y22_N18
\auto_hub|irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][1]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: FF_X27_Y22_N19
\auto_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X27_Y21_N4
\auto_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irsr_reg~4_combout\);

-- Location: FF_X27_Y21_N5
\auto_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X26_Y22_N18
\auto_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X26_Y22_N8
\auto_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X28_Y21_N0
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X28_Y21_N12
\auto_hub|hub_info_reg|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X28_Y21_N14
\auto_hub|hub_info_reg|word_counter[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~8\);

-- Location: LCCOMB_X28_Y21_N16
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~12\);

-- Location: LCCOMB_X24_Y21_N2
\auto_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(1),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|Equal0~1_combout\,
	datad => \auto_hub|jtag_ir_reg\(0),
	combout => \auto_hub|Equal0~2_combout\);

-- Location: FF_X24_Y21_N3
\auto_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal0~2_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X26_Y21_N20
\auto_hub|hub_info_reg|word_counter[3]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|word_counter[3]~10_combout\);

-- Location: FF_X28_Y21_N17
\auto_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X28_Y21_N26
\auto_hub|hub_info_reg|word_counter[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~9_combout\);

-- Location: FF_X28_Y21_N13
\auto_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X28_Y21_N15
\auto_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X28_Y21_N4
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X28_Y21_N18
\auto_hub|hub_info_reg|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~14\);

-- Location: FF_X28_Y21_N19
\auto_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X28_Y21_N20
\auto_hub|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~15_combout\);

-- Location: FF_X28_Y21_N21
\auto_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[4]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X27_Y21_N14
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X28_Y21_N8
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X27_Y21_N20
\auto_hub|hub_info_reg|WORD_SR[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: FF_X28_Y21_N9
\auto_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X28_Y21_N6
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X28_Y21_N24
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: FF_X28_Y21_N25
\auto_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X26_Y22_N28
\auto_hub|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X26_Y22_N14
\auto_hub|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|tdo~0_combout\,
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X26_Y23_N2
\auto_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|hub_mode_reg[1]~0_combout\,
	datad => \auto_hub|tdo~1_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X29_Y20_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: LCCOMB_X27_Y25_N24
\auto_signaltap_0|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~q\,
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X27_Y25_N25
\auto_signaltap_0|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

-- Location: CLKCTRL_G10
\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y21_N10
\auto_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X26_Y21_N4
\auto_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \auto_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X26_Y21_N28
\auto_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~1_combout\,
	datab => \auto_hub|node_ena~2_combout\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: FF_X26_Y21_N29
\auto_hub|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X26_Y21_N30
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X29_Y20_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: FF_X29_Y20_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: LCCOMB_X29_Y20_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\);

-- Location: FF_X29_Y20_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: LCCOMB_X29_Y20_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X29_Y20_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: FF_X29_Y20_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: FF_X29_Y20_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: LCCOMB_X29_Y20_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: FF_X29_Y20_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: FF_X29_Y20_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: FF_X29_Y20_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: LCCOMB_X29_Y21_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\);

-- Location: FF_X29_Y21_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: FF_X29_Y21_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: FF_X29_Y21_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LCCOMB_X29_Y21_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: FF_X29_Y21_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: FF_X29_Y21_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LCCOMB_X29_Y21_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X29_Y21_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X30_Y21_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X30_Y21_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LCCOMB_X30_Y21_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: FF_X30_Y21_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: LCCOMB_X30_Y21_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\);

-- Location: FF_X30_Y21_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X29_Y21_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LCCOMB_X30_Y21_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X30_Y21_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LCCOMB_X30_Y21_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X30_Y21_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X30_Y21_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: LCCOMB_X30_Y21_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: FF_X30_Y21_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: FF_X30_Y21_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X30_Y21_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LCCOMB_X30_Y21_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X30_Y21_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LCCOMB_X30_Y24_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X30_Y24_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: FF_X30_Y24_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: FF_X30_Y24_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LCCOMB_X30_Y24_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: FF_X30_Y24_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: FF_X30_Y24_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: FF_X30_Y24_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LCCOMB_X30_Y24_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X30_Y24_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: FF_X26_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: FF_X26_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LCCOMB_X26_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X26_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X26_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCCOMB_X26_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X26_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LCCOMB_X26_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X26_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: FF_X26_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: FF_X27_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LCCOMB_X27_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: FF_X27_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X27_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X27_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X27_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: LCCOMB_X27_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: FF_X27_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: FF_X27_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: FF_X27_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: FF_X27_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: FF_X27_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LCCOMB_X28_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: FF_X28_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LCCOMB_X28_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: FF_X28_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X28_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X28_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: FF_X28_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LCCOMB_X28_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: FF_X28_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: FF_X28_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: FF_X28_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LCCOMB_X29_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X29_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: LCCOMB_X29_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X29_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: FF_X29_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: FF_X29_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LCCOMB_X29_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X29_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X29_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: LCCOMB_X29_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X29_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LCCOMB_X30_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X30_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: FF_X30_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: FF_X30_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCCOMB_X30_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X30_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X30_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LCCOMB_X30_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X30_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: FF_X30_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X30_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X30_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: FF_X29_Y24_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X29_Y24_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X29_Y24_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X29_Y24_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X29_Y24_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X29_Y24_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X29_Y24_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X29_Y24_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: FF_X29_Y24_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X29_Y24_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X29_Y24_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X29_Y24_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X29_Y24_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X29_Y24_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X29_Y24_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X29_Y24_N1
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCCOMB_X25_Y25_N22
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X25_Y25_N23
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X25_Y25_N29
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCCOMB_X25_Y25_N18
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X25_Y25_N19
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X26_Y25_N30
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X26_Y25_N31
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X26_Y25_N1
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: FF_X26_Y23_N25
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X27_Y21_N22
\auto_hub|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][7]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|shadow_irf_reg~9_combout\);

-- Location: FF_X27_Y21_N23
\auto_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X25_Y21_N24
\auto_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][7]~q\,
	datad => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: FF_X25_Y21_N25
\auto_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][7]~q\);

-- Location: LCCOMB_X27_Y21_N16
\auto_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: FF_X27_Y21_N17
\auto_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(7));

-- Location: LCCOMB_X27_Y21_N28
\auto_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(7),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][6]~q\,
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: FF_X27_Y21_N29
\auto_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X27_Y22_N6
\auto_hub|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][6]~q\,
	combout => \auto_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X27_Y22_N7
\auto_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X27_Y22_N10
\auto_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|shadow_irf_reg[1][6]~q\,
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: FF_X27_Y22_N11
\auto_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][6]~q\);

-- Location: LCCOMB_X27_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X27_Y24_N30
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|irf_reg[1][6]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X27_Y23_N4
\auto_signaltap_0|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\);

-- Location: LCCOMB_X26_Y23_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X26_Y23_N18
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: FF_X27_Y23_N5
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X27_Y23_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X27_Y23_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X27_Y23_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X27_Y23_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X27_Y23_N14
\auto_signaltap_0|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X27_Y23_N15
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X25_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X25_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: LCCOMB_X31_Y24_N30
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X31_Y24_N31
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X31_Y24_N29
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X31_Y24_N10
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: FF_X31_Y24_N11
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X31_Y24_N9
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: FF_X27_Y23_N27
\auto_signaltap_0|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|run~q\);

-- Location: LCCOMB_X31_Y24_N8
\auto_signaltap_0|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X25_Y25_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X25_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X29_Y18_N10
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\);

-- Location: FF_X29_Y18_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2));

-- Location: LCCOMB_X29_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\);

-- Location: FF_X29_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LCCOMB_X29_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y18_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y18_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => next_state(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: FF_X29_Y18_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1));

-- Location: LCCOMB_X29_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: FF_X29_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LCCOMB_X29_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: FF_X30_Y18_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \clock~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: LCCOMB_X30_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: FF_X30_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LCCOMB_X29_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: LCCOMB_X26_Y17_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: FF_X26_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9));

-- Location: LCCOMB_X26_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y18_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\);

-- Location: FF_X26_Y18_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10));

-- Location: LCCOMB_X26_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\);

-- Location: FF_X26_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: FF_X27_Y18_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8));

-- Location: LCCOMB_X27_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\);

-- Location: FF_X27_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: LCCOMB_X30_Y21_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: FF_X30_Y21_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15));

-- Location: LCCOMB_X30_Y21_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\);

-- Location: FF_X30_Y21_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LCCOMB_X30_Y21_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y21_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\);

-- Location: FF_X30_Y21_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: LCCOMB_X30_Y20_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: FF_X30_Y20_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14));

-- Location: LCCOMB_X30_Y24_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\);

-- Location: FF_X30_Y24_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LCCOMB_X30_Y24_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\);

-- Location: FF_X30_Y24_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: LCCOMB_X30_Y24_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\);

-- Location: FF_X30_Y24_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12));

-- Location: LCCOMB_X30_Y24_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y24_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: FF_X30_Y24_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: LCCOMB_X30_Y24_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: LCCOMB_X29_Y24_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: LCCOMB_X30_Y21_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\);

-- Location: FF_X30_Y21_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17));

-- Location: LCCOMB_X30_Y21_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\);

-- Location: FF_X30_Y21_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LCCOMB_X30_Y21_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y21_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y21_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y21_N30
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\);

-- Location: FF_X29_Y21_N31
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18));

-- Location: FF_X29_Y21_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LCCOMB_X29_Y21_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y21_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: FF_X29_Y21_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \register_file_0|register[7][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19));

-- Location: LCCOMB_X29_Y21_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y21_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y21_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y21_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\);

-- Location: FF_X29_Y20_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21));

-- Location: LCCOMB_X29_Y20_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X29_Y20_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y20_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y20_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_0|register[7][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: FF_X29_Y20_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22));

-- Location: LCCOMB_X29_Y20_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\);

-- Location: FF_X29_Y20_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: LCCOMB_X29_Y20_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\);

-- Location: FF_X29_Y20_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: LCCOMB_X29_Y24_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: LCCOMB_X29_Y24_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: FF_X29_Y24_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: LCCOMB_X25_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X26_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: FF_X25_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LCCOMB_X29_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\);

-- Location: LCCOMB_X26_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: FF_X26_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X25_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: FF_X25_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X26_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: FF_X26_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X26_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X25_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X25_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: LCCOMB_X25_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X25_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X25_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: FF_X25_Y25_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X26_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X25_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: FF_X25_Y25_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X26_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: FF_X26_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X26_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X26_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X26_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: FF_X26_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCCOMB_X26_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: FF_X26_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: FF_X26_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LCCOMB_X26_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: FF_X26_Y25_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X26_Y25_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCCOMB_X26_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X25_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X25_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X25_Y22_N23
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X27_Y23_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X27_Y23_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X27_Y23_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X27_Y23_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X27_Y23_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X27_Y23_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X26_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X26_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LCCOMB_X23_Y23_N24
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X23_Y23_N25
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LCCOMB_X27_Y23_N22
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X27_Y23_N20
\auto_signaltap_0|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X27_Y23_N21
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X26_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X26_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: LCCOMB_X27_Y23_N16
\auto_signaltap_0|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X27_Y23_N17
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCCOMB_X28_Y23_N8
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X28_Y23_N9
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X26_Y23_N28
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: LCCOMB_X26_Y23_N24
\auto_signaltap_0|sld_signaltap_body|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X26_Y23_N20
\auto_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X26_Y23_N16
\auto_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~4_combout\,
	datab => \auto_hub|tdo~2_combout\,
	datac => \auto_hub|tdo~q\,
	datad => \auto_hub|tdo~3_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: FF_X26_Y23_N17
\auto_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo~5_combout\,
	clrn => \auto_hub|shadow_jsm|ALT_INV_state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo~q\);

-- Location: LCCOMB_X20_Y18_N0
\auto_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|tdo~q\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X27_Y21_N30
\auto_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~q\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X25_Y21_N4
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: FF_X29_Y24_N3
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\);

-- Location: IOIBUF_X0_Y16_N8
\mem_rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rst,
	o => \mem_rst~input_o\);
END structure;


