 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:06:49 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_13__0_/CLK (DFFX1_HVT)    0.0000 #   0.0000 r
  part_reg_reg_13__0_/Q (DFFX1_HVT)      0.1861     0.1861 r
  U11003/Y (AO22X1_HVT)                  0.1180     0.3041 r
  U11005/Y (AO22X1_HVT)                  0.0910     0.3951 r
  U11007/Y (AO22X1_HVT)                  0.0910     0.4861 r
  U11009/Y (AO22X1_HVT)                  0.0910     0.5772 r
  U11011/Y (AO22X1_HVT)                  0.0918     0.6690 r
  U11014/Y (NAND3X0_HVT)                 0.0697     0.7386 f
  U11019/Y (NAND2X2_HVT)                 0.1459     0.8845 r
  U11040/Y (MUX21X1_HVT)                 0.1420     1.0265 r
  U11041/Y (NAND2X0_HVT)                 0.0650     1.0915 f
  U11045/Y (NAND2X0_HVT)                 0.0532     1.1447 r
  U11049/Y (NAND2X0_HVT)                 0.0508     1.1955 f
  U11055/Y (NAND2X0_HVT)                 0.0536     1.2492 r
  U11072/Y (NAND4X0_HVT)                 0.0780     1.3272 f
  U10243/Y (AND3X1_HVT)                  0.1771     1.5043 f
  U10216/Y (MUX21X1_HVT)                 0.1867     1.6909 f
  U10300/Y (AND2X1_HVT)                  0.0868     1.7778 f
  U10312/Y (NAND2X0_HVT)                 0.0406     1.8183 r
  U11100/Y (AND3X1_HVT)                  0.0905     1.9089 r
  U11101/Y (OA21X1_HVT)                  0.0859     1.9947 r
  U11117/Y (NAND2X0_HVT)                 0.0495     2.0442 f
  U11128/Y (NAND2X0_HVT)                 0.0609     2.1051 r
  U10236/Y (AND2X2_HVT)                  0.1305     2.2356 r
  U11149/Y (MUX21X1_HVT)                 0.1450     2.3807 r
  U11157/Y (OA21X1_HVT)                  0.1204     2.5011 r
  U11162/Y (AND2X1_HVT)                  0.0777     2.5788 r
  U11164/Y (NAND2X0_HVT)                 0.0529     2.6317 f
  U10226/Y (AND2X1_HVT)                  0.0820     2.7137 f
  U10225/Y (AND2X1_HVT)                  0.0718     2.7855 f
  U11178/Y (INVX0_HVT)                   0.0312     2.8166 r
  U11179/Y (NAND2X0_HVT)                 0.0448     2.8615 f
  U10222/Y (AO21X1_HVT)                  0.1079     2.9694 f
  U10221/Y (NAND2X0_HVT)                 0.0484     3.0177 r
  U11188/Y (AO22X1_HVT)                  0.0913     3.1091 r
  res4_comp_reg_2_/D (DFFX1_HVT)         0.0000     3.1091 r
  data arrival time                                 3.1091

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_2_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0905     3.1095
  data required time                                3.1095
  -----------------------------------------------------------
  data required time                                3.1095
  data arrival time                                -3.1091
  -----------------------------------------------------------
  slack (MET)                                       0.0004


1
