

================================================================
== Vivado HLS Report for 'fft_stage_130'
================================================================
* Date:           Thu Jul 13 07:52:41 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|     230|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      84|    -|
|Register         |        -|      -|     122|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|     122|     314|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fft_streaming_maceOg_U40  |fft_streaming_maceOg  | i0 - i1 * i2 |
    |fft_streaming_macfYi_U41  |fft_streaming_macfYi  | i0 + i1 * i2 |
    |fft_streaming_muldEe_U39  |fft_streaming_muldEe  |    i0 * i1   |
    |fft_streaming_mulg8j_U42  |fft_streaming_mulg8j  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_V49_U  |fft_stage_127_W_icud  |        1|  0|   0|    0|   512|   12|     1|         6144|
    |W_real_V57_U  |fft_stage_127_W_rbkb  |        1|  0|   0|    0|   512|   13|     1|         6656|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|  1024|   25|     2|        12800|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Out_I_5_V_d1              |     +    |      0|  0|  29|          22|          22|
    |Out_R_5_V_d1              |     +    |      0|  0|  29|          22|          22|
    |add_ln47_5_fu_263_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln47_fu_243_p2        |     +    |      0|  0|  17|           1|          10|
    |i_lower_fu_315_p2         |     +    |      0|  0|  17|           5|          10|
    |t_fu_326_p2               |     +    |      0|  0|  15|           1|           6|
    |Out_I_5_V_d0              |     -    |      0|  0|  29|          22|          22|
    |Out_R_5_V_d0              |     -    |      0|  0|  29|          22|          22|
    |icmp_ln47_fu_237_p2       |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln50_fu_249_p2       |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln47_11_fu_281_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln47_12_fu_295_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln47_fu_255_p3     |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 230|         119|         156|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_207_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_192        |   9|          2|   10|         20|
    |j_0_reg_203                   |   9|          2|    5|         10|
    |t_0_reg_214                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   30|         62|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |W_imag_V49_load_reg_477          |  12|   0|   12|          0|
    |W_real_V57_load_reg_472          |  13|   0|   13|          0|
    |X_R_4_V_load_reg_482             |  22|   0|   22|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_450                        |  10|   0|   10|          0|
    |icmp_ln47_reg_426                |   1|   0|    1|          0|
    |icmp_ln47_reg_426_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_192           |  10|   0|   10|          0|
    |j_0_reg_203                      |   5|   0|    5|          0|
    |select_ln47_12_reg_445           |   5|   0|    5|          0|
    |t_0_reg_214                      |   6|   0|    6|          0|
    |zext_ln58_reg_455                |  10|   0|   64|         54|
    |zext_ln58_reg_455_pp0_iter1_reg  |  10|   0|   64|         54|
    |zext_ln60_reg_492                |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 122|   0|  284|        162|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_done             | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|X_R_4_V_address0    | out |   10|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_ce0         | out |    1|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_q0          |  in |   22|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_address1    | out |   10|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_ce1         | out |    1|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_q1          |  in |   22|  ap_memory |    X_R_4_V    |     array    |
|X_I_4_V_address0    | out |   10|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_ce0         | out |    1|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_q0          |  in |   22|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_address1    | out |   10|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_ce1         | out |    1|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_q1          |  in |   22|  ap_memory |    X_I_4_V    |     array    |
|Out_R_5_V_address0  | out |   10|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_ce0       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_we0       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_d0        | out |   22|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_address1  | out |   10|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_ce1       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_we1       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_d1        | out |   22|  ap_memory |   Out_R_5_V   |     array    |
|Out_I_5_V_address0  | out |   10|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_ce0       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_we0       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_d0        | out |   22|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_address1  | out |   10|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_ce1       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_we1       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_d1        | out |   22|  ap_memory |   Out_I_5_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:47]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln47, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %select_ln47_12, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 8 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t_0 = phi i6 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 9 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i5 %j_0 to i4" [fft_stages_loop.cpp:54]   --->   Operation 10 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln54, i5 0)" [fft_stages_loop.cpp:54]   --->   Operation 11 'bitconcatenate' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp eq i10 %indvar_flatten, -512" [fft_stages_loop.cpp:47]   --->   Operation 12 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 1, %indvar_flatten" [fft_stages_loop.cpp:47]   --->   Operation 13 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %dft_loop" [fft_stages_loop.cpp:47]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln50 = icmp eq i6 %t_0, -32" [fft_stages_loop.cpp:50]   --->   Operation 15 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.44ns)   --->   "%select_ln47 = select i1 %icmp_ln50, i6 0, i6 %t_0" [fft_stages_loop.cpp:47]   --->   Operation 16 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln47_5 = add i5 1, %j_0" [fft_stages_loop.cpp:47]   --->   Operation 17 'add' 'add_ln47_5' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = trunc i5 %add_ln47_5 to i4" [fft_stages_loop.cpp:54]   --->   Operation 18 'trunc' 'trunc_ln54_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln54_5, i5 0)" [fft_stages_loop.cpp:54]   --->   Operation 19 'bitconcatenate' 'k_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.45ns)   --->   "%select_ln47_11 = select i1 %icmp_ln50, i9 %k_mid1, i9 %k" [fft_stages_loop.cpp:47]   --->   Operation 20 'select' 'select_ln47_11' <Predicate = (!icmp_ln47)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %select_ln47_11 to i64" [fft_stages_loop.cpp:47]   --->   Operation 21 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%W_real_V57_addr = getelementptr [512 x i13]* @W_real_V57, i64 0, i64 %zext_ln47" [fft_stages_loop.cpp:55]   --->   Operation 22 'getelementptr' 'W_real_V57_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%W_real_V57_load = load i13* %W_real_V57_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 23 'load' 'W_real_V57_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%W_imag_V49_addr = getelementptr [512 x i12]* @W_imag_V49, i64 0, i64 %zext_ln47" [fft_stages_loop.cpp:56]   --->   Operation 24 'getelementptr' 'W_imag_V49_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%W_imag_V49_load = load i12* %W_imag_V49_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 25 'load' 'W_imag_V49_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%select_ln47_12 = select i1 %icmp_ln50, i5 %add_ln47_5, i5 %j_0" [fft_stages_loop.cpp:47]   --->   Operation 26 'select' 'select_ln47_12' <Predicate = (!icmp_ln47)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i6 %select_ln47 to i5" [fft_stages_loop.cpp:51]   --->   Operation 27 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln51, i5 %select_ln47_12)" [fft_stages_loop.cpp:51]   --->   Operation 28 'bitconcatenate' 'i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.93ns)   --->   "%i_lower = add i10 16, %i" [fft_stages_loop.cpp:57]   --->   Operation 29 'add' 'i_lower' <Predicate = (!icmp_ln47)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %i_lower to i64" [fft_stages_loop.cpp:58]   --->   Operation 30 'zext' 'zext_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_4_V_addr = getelementptr [1024 x i22]* %X_R_4_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 31 'getelementptr' 'X_R_4_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.35ns)   --->   "%X_R_4_V_load = load i22* %X_R_4_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 32 'load' 'X_R_4_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%t = add i6 1, %select_ln47" [fft_stages_loop.cpp:50]   --->   Operation 33 'add' 't' <Predicate = (!icmp_ln47)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 34 [1/2] (1.35ns)   --->   "%W_real_V57_load = load i13* %W_real_V57_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 34 'load' 'W_real_V57_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%W_imag_V49_load = load i12* %W_imag_V49_addr, align 2" [fft_stages_loop.cpp:47]   --->   Operation 35 'load' 'W_imag_V49_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%X_R_4_V_load = load i22* %X_R_4_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 36 'load' 'X_R_4_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%X_I_4_V_addr = getelementptr [1024 x i22]* %X_I_4_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 37 'getelementptr' 'X_I_4_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.35ns)   --->   "%X_I_4_V_load = load i22* %X_I_4_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 38 'load' 'X_I_4_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %i to i64" [fft_stages_loop.cpp:60]   --->   Operation 39 'zext' 'zext_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%X_R_4_V_addr_1 = getelementptr [1024 x i22]* %X_R_4_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:60]   --->   Operation 40 'getelementptr' 'X_R_4_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%p_Val2_27 = load i22* %X_R_4_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 41 'load' 'p_Val2_27' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_4_V_addr_1 = getelementptr [1024 x i22]* %X_I_4_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:61]   --->   Operation 42 'getelementptr' 'X_I_4_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%p_Val2_29 = load i22* %X_I_4_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 43 'load' 'p_Val2_29' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i13 %W_real_V57_load to i33" [fft_stages_loop.cpp:47]   --->   Operation 46 'sext' 'sext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln47_4 = sext i12 %W_imag_V49_load to i33" [fft_stages_loop.cpp:47]   --->   Operation 47 'sext' 'sext_ln47_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [fft_stages_loop.cpp:50]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [fft_stages_loop.cpp:50]   --->   Operation 49 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:53]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %X_R_4_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 51 'sext' 'sext_ln1118' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.35ns)   --->   "%X_I_4_V_load = load i22* %X_I_4_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 52 'load' 'X_I_4_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %X_I_4_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 53 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln700 = mul i33 %sext_ln47, %sext_ln1118" [fft_stages_loop.cpp:58]   --->   Operation 54 'mul' 'mul_ln700' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.63ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i33 %sext_ln47_4, %sext_ln1118_8" [fft_stages_loop.cpp:58]   --->   Operation 55 'mul' 'mul_ln1193' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages_loop.cpp:58]   --->   Operation 56 'sub' 'ret_V' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages_loop.cpp:58]   --->   Operation 57 'partselect' 'temp_R_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.63ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln700_6 = mul i33 %sext_ln47, %sext_ln1118_8" [fft_stages_loop.cpp:59]   --->   Operation 58 'mul' 'mul_ln700_6' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i33 %sext_ln47_4, %sext_ln1118" [fft_stages_loop.cpp:59]   --->   Operation 59 'mul' 'mul_ln1192' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_6 = add i33 %mul_ln1192, %mul_ln700_6" [fft_stages_loop.cpp:59]   --->   Operation 60 'add' 'ret_V_6' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_6, i32 11, i32 32)" [fft_stages_loop.cpp:59]   --->   Operation 61 'partselect' 'temp_I_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (1.35ns)   --->   "%p_Val2_27 = load i22* %X_R_4_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 62 'load' 'p_Val2_27' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 63 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_27, %temp_R_V" [fft_stages_loop.cpp:60]   --->   Operation 63 'sub' 'sub_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%Out_R_5_V_addr = getelementptr [1024 x i22]* %Out_R_5_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:60]   --->   Operation 64 'getelementptr' 'Out_R_5_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_5_V_addr, align 4" [fft_stages_loop.cpp:60]   --->   Operation 65 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/2] (1.35ns)   --->   "%p_Val2_29 = load i22* %X_I_4_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 66 'load' 'p_Val2_29' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 67 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_29, %temp_I_V" [fft_stages_loop.cpp:61]   --->   Operation 67 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%Out_I_5_V_addr = getelementptr [1024 x i22]* %Out_I_5_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:61]   --->   Operation 68 'getelementptr' 'Out_I_5_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_5_V_addr, align 4" [fft_stages_loop.cpp:61]   --->   Operation 69 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %temp_R_V, %p_Val2_27" [fft_stages_loop.cpp:62]   --->   Operation 70 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%Out_R_5_V_addr_1 = getelementptr [1024 x i22]* %Out_R_5_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:62]   --->   Operation 71 'getelementptr' 'Out_R_5_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_5_V_addr_1, align 4" [fft_stages_loop.cpp:62]   --->   Operation 72 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %temp_I_V, %p_Val2_29" [fft_stages_loop.cpp:63]   --->   Operation 73 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%Out_I_5_V_addr_1 = getelementptr [1024 x i22]* %Out_I_5_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:63]   --->   Operation 74 'getelementptr' 'Out_I_5_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_5_V_addr_1, align 4" [fft_stages_loop.cpp:63]   --->   Operation 75 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_6)" [fft_stages_loop.cpp:64]   --->   Operation 76 'specregionend' 'empty_13' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 77 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:66]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real_V57]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V49]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
j_0               (phi              ) [ 001000]
t_0               (phi              ) [ 001000]
trunc_ln54        (trunc            ) [ 000000]
k                 (bitconcatenate   ) [ 000000]
icmp_ln47         (icmp             ) [ 001110]
add_ln47          (add              ) [ 011110]
br_ln47           (br               ) [ 000000]
icmp_ln50         (icmp             ) [ 000000]
select_ln47       (select           ) [ 000000]
add_ln47_5        (add              ) [ 000000]
trunc_ln54_5      (trunc            ) [ 000000]
k_mid1            (bitconcatenate   ) [ 000000]
select_ln47_11    (select           ) [ 000000]
zext_ln47         (zext             ) [ 000000]
W_real_V57_addr   (getelementptr    ) [ 001100]
W_imag_V49_addr   (getelementptr    ) [ 001100]
select_ln47_12    (select           ) [ 011110]
trunc_ln51        (trunc            ) [ 000000]
i                 (bitconcatenate   ) [ 001100]
i_lower           (add              ) [ 000000]
zext_ln58         (zext             ) [ 001110]
X_R_4_V_addr      (getelementptr    ) [ 001100]
t                 (add              ) [ 011110]
W_real_V57_load   (load             ) [ 001010]
W_imag_V49_load   (load             ) [ 001010]
X_R_4_V_load      (load             ) [ 001010]
X_I_4_V_addr      (getelementptr    ) [ 001010]
zext_ln60         (zext             ) [ 001010]
X_R_4_V_addr_1    (getelementptr    ) [ 001010]
X_I_4_V_addr_1    (getelementptr    ) [ 001010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
sext_ln47         (sext             ) [ 000000]
sext_ln47_4       (sext             ) [ 000000]
specloopname_ln50 (specloopname     ) [ 000000]
tmp_6             (specregionbegin  ) [ 000000]
specpipeline_ln53 (specpipeline     ) [ 000000]
sext_ln1118       (sext             ) [ 000000]
X_I_4_V_load      (load             ) [ 000000]
sext_ln1118_8     (sext             ) [ 000000]
mul_ln700         (mul              ) [ 000000]
mul_ln1193        (mul              ) [ 000000]
ret_V             (sub              ) [ 000000]
temp_R_V          (partselect       ) [ 000000]
mul_ln700_6       (mul              ) [ 000000]
mul_ln1192        (mul              ) [ 000000]
ret_V_6           (add              ) [ 000000]
temp_I_V          (partselect       ) [ 000000]
p_Val2_27         (load             ) [ 000000]
sub_ln703         (sub              ) [ 000000]
Out_R_5_V_addr    (getelementptr    ) [ 000000]
store_ln60        (store            ) [ 000000]
p_Val2_29         (load             ) [ 000000]
sub_ln703_1       (sub              ) [ 000000]
Out_I_5_V_addr    (getelementptr    ) [ 000000]
store_ln61        (store            ) [ 000000]
add_ln703         (add              ) [ 000000]
Out_R_5_V_addr_1  (getelementptr    ) [ 000000]
store_ln62        (store            ) [ 000000]
add_ln703_1       (add              ) [ 000000]
Out_I_5_V_addr_1  (getelementptr    ) [ 000000]
store_ln63        (store            ) [ 000000]
empty_13          (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln66          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_4_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_4_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_4_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_4_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_5_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_5_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_5_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_5_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real_V57">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag_V49">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_l"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="W_real_V57_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_V57_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_V57_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="W_imag_V49_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="9" slack="0"/>
<pin id="83" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_V49_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_V49_load/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="X_R_4_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="22" slack="1"/>
<pin id="128" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_4_V_load/2 p_Val2_27/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="X_I_4_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="22" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="1"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="22" slack="0"/>
<pin id="140" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_4_V_load/3 p_Val2_29/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="X_R_4_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="22" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_V_addr_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="X_I_4_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="22" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_V_addr_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Out_R_5_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="2"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_5_V_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="22" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="10" slack="0"/>
<pin id="176" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 store_ln62/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="Out_I_5_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="2"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_5_V_addr/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="22" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="10" slack="0"/>
<pin id="188" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 store_ln63/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Out_R_5_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="22" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="1"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_5_V_addr_1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Out_I_5_V_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="1"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_5_V_addr_1/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="t_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="t_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln54_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln47_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln47_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln50_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln47_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln47_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_5/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln54_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_5/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="k_mid1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k_mid1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln47_11_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="0" index="2" bw="9" slack="0"/>
<pin id="285" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_11/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln47_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln47_12_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_12/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln51_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_lower_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln58_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="t_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln60_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln47_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="1"/>
<pin id="339" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln47_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_4/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1118_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="1"/>
<pin id="345" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1118_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="temp_R_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="0"/>
<pin id="352" dir="0" index="1" bw="33" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="temp_I_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="0"/>
<pin id="361" dir="0" index="1" bw="33" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sub_ln703_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="22" slack="0"/>
<pin id="370" dir="0" index="1" bw="22" slack="0"/>
<pin id="371" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln703_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="22" slack="0"/>
<pin id="377" dir="0" index="1" bw="22" slack="0"/>
<pin id="378" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln703_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="22" slack="0"/>
<pin id="384" dir="0" index="1" bw="22" slack="0"/>
<pin id="385" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln703_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="22" slack="0"/>
<pin id="391" dir="0" index="1" bw="22" slack="0"/>
<pin id="392" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="396" class="1007" name="mul_ln700_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="0" index="1" bw="22" slack="0"/>
<pin id="399" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/4 "/>
</bind>
</comp>

<comp id="402" class="1007" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="22" slack="0"/>
<pin id="405" dir="0" index="2" bw="33" slack="0"/>
<pin id="406" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/4 ret_V/4 "/>
</bind>
</comp>

<comp id="411" class="1007" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="22" slack="0"/>
<pin id="414" dir="0" index="2" bw="33" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_6/4 ret_V_6/4 "/>
</bind>
</comp>

<comp id="419" class="1007" name="mul_ln1192_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="22" slack="0"/>
<pin id="422" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/4 "/>
</bind>
</comp>

<comp id="426" class="1005" name="icmp_ln47_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_ln47_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="435" class="1005" name="W_real_V57_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="1"/>
<pin id="437" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_V57_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="W_imag_V49_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_V49_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="select_ln47_12_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_12 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="455" class="1005" name="zext_ln58_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="462" class="1005" name="X_R_4_V_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="1"/>
<pin id="464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_V_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="t_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="472" class="1005" name="W_real_V57_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="1"/>
<pin id="474" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="W_real_V57_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="W_imag_V49_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="1"/>
<pin id="479" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_V49_load "/>
</bind>
</comp>

<comp id="482" class="1005" name="X_R_4_V_load_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="22" slack="1"/>
<pin id="484" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_V_load "/>
</bind>
</comp>

<comp id="487" class="1005" name="X_I_4_V_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_V_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="zext_ln60_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="498" class="1005" name="X_R_4_V_addr_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_V_addr_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="X_I_4_V_addr_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="1"/>
<pin id="505" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="207" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="196" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="196" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="218" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="218" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="207" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="249" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="229" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="300"><net_src comp="249" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="263" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="207" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="255" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="295" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="255" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="349"><net_src comp="112" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="99" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="350" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="379"><net_src comp="112" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="359" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="386"><net_src comp="350" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="99" pin="7"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="149" pin=4"/></net>

<net id="393"><net_src comp="359" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="112" pin="7"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="162" pin=4"/></net>

<net id="400"><net_src comp="337" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="343" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="340" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="346" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="416"><net_src comp="337" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="346" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="411" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="423"><net_src comp="340" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="343" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="419" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="429"><net_src comp="237" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="243" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="438"><net_src comp="66" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="443"><net_src comp="79" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="448"><net_src comp="295" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="453"><net_src comp="307" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="458"><net_src comp="321" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="465"><net_src comp="92" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="470"><net_src comp="326" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="475"><net_src comp="73" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="480"><net_src comp="86" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="485"><net_src comp="99" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="490"><net_src comp="105" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="495"><net_src comp="332" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="501"><net_src comp="118" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="506"><net_src comp="130" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_5_V | {4 }
	Port: Out_I_5_V | {4 }
	Port: W_real_V57 | {}
	Port: W_imag_V49 | {}
 - Input state : 
	Port: fft_stage.130 : X_R_4_V | {2 3 4 }
	Port: fft_stage.130 : X_I_4_V | {3 4 }
	Port: fft_stage.130 : W_real_V57 | {2 3 }
	Port: fft_stage.130 : W_imag_V49 | {2 3 }
  - Chain level:
	State 1
	State 2
		trunc_ln54 : 1
		k : 2
		icmp_ln47 : 1
		add_ln47 : 1
		br_ln47 : 2
		icmp_ln50 : 1
		select_ln47 : 2
		add_ln47_5 : 1
		trunc_ln54_5 : 2
		k_mid1 : 3
		select_ln47_11 : 4
		zext_ln47 : 5
		W_real_V57_addr : 6
		W_real_V57_load : 7
		W_imag_V49_addr : 6
		W_imag_V49_load : 7
		select_ln47_12 : 2
		trunc_ln51 : 3
		i : 4
		i_lower : 5
		zext_ln58 : 6
		X_R_4_V_addr : 7
		X_R_4_V_load : 8
		t : 3
	State 3
		X_I_4_V_load : 1
		X_R_4_V_addr_1 : 1
		p_Val2_27 : 2
		X_I_4_V_addr_1 : 1
		p_Val2_29 : 2
	State 4
		sext_ln1118_8 : 1
		mul_ln700 : 1
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_6 : 2
		mul_ln1192 : 1
		ret_V_6 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln60 : 6
		sub_ln703_1 : 5
		store_ln61 : 6
		add_ln703 : 5
		store_ln62 : 6
		add_ln703_1 : 5
		store_ln63 : 6
		empty_13 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln47_fu_243    |    0    |    0    |    17   |
|          |   add_ln47_5_fu_263   |    0    |    0    |    15   |
|    add   |     i_lower_fu_315    |    0    |    0    |    17   |
|          |        t_fu_326       |    0    |    0    |    15   |
|          |    add_ln703_fu_382   |    0    |    0    |    29   |
|          |   add_ln703_1_fu_389  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln703_fu_368   |    0    |    0    |    29   |
|          |   sub_ln703_1_fu_375  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln47_fu_237   |    0    |    0    |    13   |
|          |    icmp_ln50_fu_249   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln47_fu_255  |    0    |    0    |    6    |
|  select  | select_ln47_11_fu_281 |    0    |    0    |    9    |
|          | select_ln47_12_fu_295 |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln700_fu_396   |    1    |    0    |    0    |
|          |   mul_ln1192_fu_419   |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  mulsub  |       grp_fu_402      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_411      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln54_fu_225   |    0    |    0    |    0    |
|   trunc  |  trunc_ln54_5_fu_269  |    0    |    0    |    0    |
|          |   trunc_ln51_fu_303   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |        k_fu_229       |    0    |    0    |    0    |
|bitconcatenate|     k_mid1_fu_273     |    0    |    0    |    0    |
|          |        i_fu_307       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln47_fu_289   |    0    |    0    |    0    |
|   zext   |    zext_ln58_fu_321   |    0    |    0    |    0    |
|          |    zext_ln60_fu_332   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln47_fu_337   |    0    |    0    |    0    |
|   sext   |   sext_ln47_4_fu_340  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_343  |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_346 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    temp_R_V_fu_350    |    0    |    0    |    0    |
|          |    temp_I_V_fu_359    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   224   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|W_imag_V49_addr_reg_440|    9   |
|W_imag_V49_load_reg_477|   12   |
|W_real_V57_addr_reg_435|    9   |
|W_real_V57_load_reg_472|   13   |
| X_I_4_V_addr_1_reg_503|   10   |
|  X_I_4_V_addr_reg_487 |   10   |
| X_R_4_V_addr_1_reg_498|   10   |
|  X_R_4_V_addr_reg_462 |   10   |
|  X_R_4_V_load_reg_482 |   22   |
|    add_ln47_reg_430   |   10   |
|       i_reg_450       |   10   |
|   icmp_ln47_reg_426   |    1   |
| indvar_flatten_reg_192|   10   |
|      j_0_reg_203      |    5   |
| select_ln47_12_reg_445|    5   |
|      t_0_reg_214      |    6   |
|       t_reg_467       |    6   |
|   zext_ln58_reg_455   |   64   |
|   zext_ln60_reg_492   |   64   |
+-----------------------+--------+
|         Total         |   286  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_86 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_411    |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  ||  5.285  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   224  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   63   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   286  |   287  |
+-----------+--------+--------+--------+--------+
