# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Apr  2 11:54:57 2018


##### DESIGN INFO #######################################################

Top View:                "panda_dirc_wasa"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                        Requested     Requested     Clock        Clock                     Clock
Level     Clock                        Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                               
0 -       pll|CLKOS_inferred_clock     220.6 MHz     4.533         inferred     Autoconstr_clkgroup_0     1455 
                                                                                                               
0 -       pll|CLKOP_inferred_clock     171.6 MHz     5.827         inferred     Autoconstr_clkgroup_1     247  
===============================================================================================================
