Two-stage enabled data register