{"vcs1":{"timestamp_begin":1747832704.015338881, "rt":0.14, "ut":0.03, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832703.371808072}
{"VCS_COMP_START_TIME": 1747832703.371808072}
{"VCS_COMP_END_TIME": 1747832704.202697926}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
