

================================================================
== Vivado HLS Report for 'load_filter_buffer'
================================================================
* Date:           Wed Jan 20 14:16:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.952 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.200 us | 0.200 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       18|       18|         1|          1|          1|    18|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     63|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      13|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      13|    120|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln113_1_fu_552_p2     |     +    |      0|  0|  12|           1|           3|
    |add_ln113_fu_532_p2       |     +    |      0|  0|  15|           5|           1|
    |n_fu_744_p2               |     +    |      0|  0|  10|           2|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln113_fu_526_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln115_fu_538_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln128_1_fu_558_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln128_fu_544_p3    |  select  |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  63|          18|          17|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |indvar_flatten_reg_493  |   9|          2|    5|         10|
    |m_0_reg_504             |   9|          2|    3|          6|
    |n_0_reg_515             |   9|          2|    2|          4|
    |wgt_TDATA_blk_n         |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  57|         12|   12|         26|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  3|   0|    3|          0|
    |indvar_flatten_reg_493  |  5|   0|    5|          0|
    |m_0_reg_504             |  3|   0|    3|          0|
    |n_0_reg_515             |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 13|   0|   13|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | load_filter_buffer | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | load_filter_buffer | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | load_filter_buffer | return value |
|ap_done                     | out |    1| ap_ctrl_hs | load_filter_buffer | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | load_filter_buffer | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | load_filter_buffer | return value |
|wgt_TDATA                   |  in |  512|    axis    |         wgt        |    pointer   |
|wgt_TVALID                  |  in |    1|    axis    |         wgt        |    pointer   |
|wgt_TREADY                  | out |    1|    axis    |         wgt        |    pointer   |
|filter_buff_0_0_0_address0  | out |    3|  ap_memory |  filter_buff_0_0_0 |     array    |
|filter_buff_0_0_0_ce0       | out |    1|  ap_memory |  filter_buff_0_0_0 |     array    |
|filter_buff_0_0_0_we0       | out |    1|  ap_memory |  filter_buff_0_0_0 |     array    |
|filter_buff_0_0_0_d0        | out |   32|  ap_memory |  filter_buff_0_0_0 |     array    |
|filter_buff_0_0_1_address0  | out |    3|  ap_memory |  filter_buff_0_0_1 |     array    |
|filter_buff_0_0_1_ce0       | out |    1|  ap_memory |  filter_buff_0_0_1 |     array    |
|filter_buff_0_0_1_we0       | out |    1|  ap_memory |  filter_buff_0_0_1 |     array    |
|filter_buff_0_0_1_d0        | out |   32|  ap_memory |  filter_buff_0_0_1 |     array    |
|filter_buff_0_0_2_address0  | out |    3|  ap_memory |  filter_buff_0_0_2 |     array    |
|filter_buff_0_0_2_ce0       | out |    1|  ap_memory |  filter_buff_0_0_2 |     array    |
|filter_buff_0_0_2_we0       | out |    1|  ap_memory |  filter_buff_0_0_2 |     array    |
|filter_buff_0_0_2_d0        | out |   32|  ap_memory |  filter_buff_0_0_2 |     array    |
|filter_buff_0_1_0_address0  | out |    3|  ap_memory |  filter_buff_0_1_0 |     array    |
|filter_buff_0_1_0_ce0       | out |    1|  ap_memory |  filter_buff_0_1_0 |     array    |
|filter_buff_0_1_0_we0       | out |    1|  ap_memory |  filter_buff_0_1_0 |     array    |
|filter_buff_0_1_0_d0        | out |   32|  ap_memory |  filter_buff_0_1_0 |     array    |
|filter_buff_0_1_1_address0  | out |    3|  ap_memory |  filter_buff_0_1_1 |     array    |
|filter_buff_0_1_1_ce0       | out |    1|  ap_memory |  filter_buff_0_1_1 |     array    |
|filter_buff_0_1_1_we0       | out |    1|  ap_memory |  filter_buff_0_1_1 |     array    |
|filter_buff_0_1_1_d0        | out |   32|  ap_memory |  filter_buff_0_1_1 |     array    |
|filter_buff_0_1_2_address0  | out |    3|  ap_memory |  filter_buff_0_1_2 |     array    |
|filter_buff_0_1_2_ce0       | out |    1|  ap_memory |  filter_buff_0_1_2 |     array    |
|filter_buff_0_1_2_we0       | out |    1|  ap_memory |  filter_buff_0_1_2 |     array    |
|filter_buff_0_1_2_d0        | out |   32|  ap_memory |  filter_buff_0_1_2 |     array    |
|filter_buff_0_2_0_address0  | out |    3|  ap_memory |  filter_buff_0_2_0 |     array    |
|filter_buff_0_2_0_ce0       | out |    1|  ap_memory |  filter_buff_0_2_0 |     array    |
|filter_buff_0_2_0_we0       | out |    1|  ap_memory |  filter_buff_0_2_0 |     array    |
|filter_buff_0_2_0_d0        | out |   32|  ap_memory |  filter_buff_0_2_0 |     array    |
|filter_buff_0_2_1_address0  | out |    3|  ap_memory |  filter_buff_0_2_1 |     array    |
|filter_buff_0_2_1_ce0       | out |    1|  ap_memory |  filter_buff_0_2_1 |     array    |
|filter_buff_0_2_1_we0       | out |    1|  ap_memory |  filter_buff_0_2_1 |     array    |
|filter_buff_0_2_1_d0        | out |   32|  ap_memory |  filter_buff_0_2_1 |     array    |
|filter_buff_0_2_2_address0  | out |    3|  ap_memory |  filter_buff_0_2_2 |     array    |
|filter_buff_0_2_2_ce0       | out |    1|  ap_memory |  filter_buff_0_2_2 |     array    |
|filter_buff_0_2_2_we0       | out |    1|  ap_memory |  filter_buff_0_2_2 |     array    |
|filter_buff_0_2_2_d0        | out |   32|  ap_memory |  filter_buff_0_2_2 |     array    |
|filter_buff_1_0_0_address0  | out |    3|  ap_memory |  filter_buff_1_0_0 |     array    |
|filter_buff_1_0_0_ce0       | out |    1|  ap_memory |  filter_buff_1_0_0 |     array    |
|filter_buff_1_0_0_we0       | out |    1|  ap_memory |  filter_buff_1_0_0 |     array    |
|filter_buff_1_0_0_d0        | out |   32|  ap_memory |  filter_buff_1_0_0 |     array    |
|filter_buff_1_0_1_address0  | out |    3|  ap_memory |  filter_buff_1_0_1 |     array    |
|filter_buff_1_0_1_ce0       | out |    1|  ap_memory |  filter_buff_1_0_1 |     array    |
|filter_buff_1_0_1_we0       | out |    1|  ap_memory |  filter_buff_1_0_1 |     array    |
|filter_buff_1_0_1_d0        | out |   32|  ap_memory |  filter_buff_1_0_1 |     array    |
|filter_buff_1_0_2_address0  | out |    3|  ap_memory |  filter_buff_1_0_2 |     array    |
|filter_buff_1_0_2_ce0       | out |    1|  ap_memory |  filter_buff_1_0_2 |     array    |
|filter_buff_1_0_2_we0       | out |    1|  ap_memory |  filter_buff_1_0_2 |     array    |
|filter_buff_1_0_2_d0        | out |   32|  ap_memory |  filter_buff_1_0_2 |     array    |
|filter_buff_1_1_0_address0  | out |    3|  ap_memory |  filter_buff_1_1_0 |     array    |
|filter_buff_1_1_0_ce0       | out |    1|  ap_memory |  filter_buff_1_1_0 |     array    |
|filter_buff_1_1_0_we0       | out |    1|  ap_memory |  filter_buff_1_1_0 |     array    |
|filter_buff_1_1_0_d0        | out |   32|  ap_memory |  filter_buff_1_1_0 |     array    |
|filter_buff_1_1_1_address0  | out |    3|  ap_memory |  filter_buff_1_1_1 |     array    |
|filter_buff_1_1_1_ce0       | out |    1|  ap_memory |  filter_buff_1_1_1 |     array    |
|filter_buff_1_1_1_we0       | out |    1|  ap_memory |  filter_buff_1_1_1 |     array    |
|filter_buff_1_1_1_d0        | out |   32|  ap_memory |  filter_buff_1_1_1 |     array    |
|filter_buff_1_1_2_address0  | out |    3|  ap_memory |  filter_buff_1_1_2 |     array    |
|filter_buff_1_1_2_ce0       | out |    1|  ap_memory |  filter_buff_1_1_2 |     array    |
|filter_buff_1_1_2_we0       | out |    1|  ap_memory |  filter_buff_1_1_2 |     array    |
|filter_buff_1_1_2_d0        | out |   32|  ap_memory |  filter_buff_1_1_2 |     array    |
|filter_buff_1_2_0_address0  | out |    3|  ap_memory |  filter_buff_1_2_0 |     array    |
|filter_buff_1_2_0_ce0       | out |    1|  ap_memory |  filter_buff_1_2_0 |     array    |
|filter_buff_1_2_0_we0       | out |    1|  ap_memory |  filter_buff_1_2_0 |     array    |
|filter_buff_1_2_0_d0        | out |   32|  ap_memory |  filter_buff_1_2_0 |     array    |
|filter_buff_1_2_1_address0  | out |    3|  ap_memory |  filter_buff_1_2_1 |     array    |
|filter_buff_1_2_1_ce0       | out |    1|  ap_memory |  filter_buff_1_2_1 |     array    |
|filter_buff_1_2_1_we0       | out |    1|  ap_memory |  filter_buff_1_2_1 |     array    |
|filter_buff_1_2_1_d0        | out |   32|  ap_memory |  filter_buff_1_2_1 |     array    |
|filter_buff_1_2_2_address0  | out |    3|  ap_memory |  filter_buff_1_2_2 |     array    |
|filter_buff_1_2_2_ce0       | out |    1|  ap_memory |  filter_buff_1_2_2 |     array    |
|filter_buff_1_2_2_we0       | out |    1|  ap_memory |  filter_buff_1_2_2 |     array    |
|filter_buff_1_2_2_d0        | out |   32|  ap_memory |  filter_buff_1_2_2 |     array    |
|filter_buff_2_0_0_address0  | out |    3|  ap_memory |  filter_buff_2_0_0 |     array    |
|filter_buff_2_0_0_ce0       | out |    1|  ap_memory |  filter_buff_2_0_0 |     array    |
|filter_buff_2_0_0_we0       | out |    1|  ap_memory |  filter_buff_2_0_0 |     array    |
|filter_buff_2_0_0_d0        | out |   32|  ap_memory |  filter_buff_2_0_0 |     array    |
|filter_buff_2_0_1_address0  | out |    3|  ap_memory |  filter_buff_2_0_1 |     array    |
|filter_buff_2_0_1_ce0       | out |    1|  ap_memory |  filter_buff_2_0_1 |     array    |
|filter_buff_2_0_1_we0       | out |    1|  ap_memory |  filter_buff_2_0_1 |     array    |
|filter_buff_2_0_1_d0        | out |   32|  ap_memory |  filter_buff_2_0_1 |     array    |
|filter_buff_2_0_2_address0  | out |    3|  ap_memory |  filter_buff_2_0_2 |     array    |
|filter_buff_2_0_2_ce0       | out |    1|  ap_memory |  filter_buff_2_0_2 |     array    |
|filter_buff_2_0_2_we0       | out |    1|  ap_memory |  filter_buff_2_0_2 |     array    |
|filter_buff_2_0_2_d0        | out |   32|  ap_memory |  filter_buff_2_0_2 |     array    |
|filter_buff_2_1_0_address0  | out |    3|  ap_memory |  filter_buff_2_1_0 |     array    |
|filter_buff_2_1_0_ce0       | out |    1|  ap_memory |  filter_buff_2_1_0 |     array    |
|filter_buff_2_1_0_we0       | out |    1|  ap_memory |  filter_buff_2_1_0 |     array    |
|filter_buff_2_1_0_d0        | out |   32|  ap_memory |  filter_buff_2_1_0 |     array    |
|filter_buff_2_1_1_address0  | out |    3|  ap_memory |  filter_buff_2_1_1 |     array    |
|filter_buff_2_1_1_ce0       | out |    1|  ap_memory |  filter_buff_2_1_1 |     array    |
|filter_buff_2_1_1_we0       | out |    1|  ap_memory |  filter_buff_2_1_1 |     array    |
|filter_buff_2_1_1_d0        | out |   32|  ap_memory |  filter_buff_2_1_1 |     array    |
|filter_buff_2_1_2_address0  | out |    3|  ap_memory |  filter_buff_2_1_2 |     array    |
|filter_buff_2_1_2_ce0       | out |    1|  ap_memory |  filter_buff_2_1_2 |     array    |
|filter_buff_2_1_2_we0       | out |    1|  ap_memory |  filter_buff_2_1_2 |     array    |
|filter_buff_2_1_2_d0        | out |   32|  ap_memory |  filter_buff_2_1_2 |     array    |
|filter_buff_2_2_0_address0  | out |    3|  ap_memory |  filter_buff_2_2_0 |     array    |
|filter_buff_2_2_0_ce0       | out |    1|  ap_memory |  filter_buff_2_2_0 |     array    |
|filter_buff_2_2_0_we0       | out |    1|  ap_memory |  filter_buff_2_2_0 |     array    |
|filter_buff_2_2_0_d0        | out |   32|  ap_memory |  filter_buff_2_2_0 |     array    |
|filter_buff_2_2_1_address0  | out |    3|  ap_memory |  filter_buff_2_2_1 |     array    |
|filter_buff_2_2_1_ce0       | out |    1|  ap_memory |  filter_buff_2_2_1 |     array    |
|filter_buff_2_2_1_we0       | out |    1|  ap_memory |  filter_buff_2_2_1 |     array    |
|filter_buff_2_2_1_d0        | out |   32|  ap_memory |  filter_buff_2_2_1 |     array    |
|filter_buff_2_2_2_address0  | out |    3|  ap_memory |  filter_buff_2_2_2 |     array    |
|filter_buff_2_2_2_ce0       | out |    1|  ap_memory |  filter_buff_2_2_2 |     array    |
|filter_buff_2_2_2_we0       | out |    1|  ap_memory |  filter_buff_2_2_2 |     array    |
|filter_buff_2_2_2_d0        | out |   32|  ap_memory |  filter_buff_2_2_2 |     array    |
+----------------------------+-----+-----+------------+--------------------+--------------+

