// Seed: 3327327171
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3
);
  wire id_5 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_15;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout tri id_2;
  output logic [7:0] id_1;
  always @(posedge id_10) assign id_12 = 1;
  assign id_12 = (id_12);
  assign id_2  = -1;
  wire id_14, id_15;
endmodule
module module_3 #(
    parameter id_2 = 32'd81
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_7;
  ;
  assign id_6 = -1;
  assign id_4[-1'b0+:id_2?-1 : 1] = -1;
  wire id_8;
  always begin : LABEL_0
    id_7 = id_2;
    $unsigned(80);
    ;
  end
  module_2 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_3,
      id_8,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_8
  );
endmodule
