{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702375581824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702375581824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:06:21 2023 " "Processing started: Tue Dec 12 10:06:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702375581824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702375581824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MegaROM_Top -c MegaROM_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MegaROM_Top -c MegaROM_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702375581824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702375582061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "exp_slot.vhd " "Can't analyze file -- file exp_slot.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1702375582082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megarom_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megarom_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MegaROM_Top-bevioural " "Found design unit 1: MegaROM_Top-bevioural" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702375582282 ""} { "Info" "ISGN_ENTITY_NAME" "1 MegaROM_Top " "Found entity 1: MegaROM_Top" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702375582282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702375582282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702375582284 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702375582284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702375582284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MegaROM_Top " "Elaborating entity \"MegaROM_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702375582300 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MegaROM_Top.vhd(22) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(22): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MegaROM_Top.vhd(24) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(24): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MegaROM_Top.vhd(28) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(28): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MegaROM_Top.vhd(29) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(29): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MegaROM_Top.vhd(30) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(30): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MegaROM_Top.vhd(31) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(31): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MegaROM_Top.vhd(32) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(32): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MegaROM_Top.vhd(33) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(33): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MegaROM_Top.vhd(34) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(34): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MegaROM_Top.vhd(35) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(35): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MegaROM_Top.vhd(36) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(36): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MegaROM_Top.vhd(37) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(37): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MegaROM_Top.vhd(38) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(38): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582301 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR MegaROM_Top.vhd(48) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(48): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N MegaROM_Top.vhd(49) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(49): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N MegaROM_Top.vhd(50) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(50): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N MegaROM_Top.vhd(51) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(51): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N MegaROM_Top.vhd(52) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(52): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N MegaROM_Top.vhd(53) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(53): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MegaROM_Top.vhd(58) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(58): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK MegaROM_Top.vhd(61) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(61): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDO MegaROM_Top.vhd(69) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(69): used implicit default value for signal \"TDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MegaROM_Top.vhd(71) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(71): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MegaROM_Top.vhd(72) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(72): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MegaROM_Top.vhd(73) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(73): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MegaROM_Top.vhd(74) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(74): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MegaROM_Top.vhd(75) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(75): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT MegaROM_Top.vhd(80) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(80): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK MegaROM_Top.vhd(82) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(82): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1702375582302 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_wait_n MegaROM_Top.vhd(118) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(118): used explicit default value for signal \"s_wait_n\" because signal was never assigned a value" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1702375582303 "|MegaROM_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_int_n MegaROM_Top.vhd(119) " "VHDL Signal Declaration warning at MegaROM_Top.vhd(119): used explicit default value for signal \"s_int_n\" because signal was never assigned a value" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1702375582303 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[0\] MegaROM_Top.vhd(199) " "Inferred latch for \"HEXDIGIT3\[0\]\" at MegaROM_Top.vhd(199)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582305 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[1\] MegaROM_Top.vhd(199) " "Inferred latch for \"HEXDIGIT3\[1\]\" at MegaROM_Top.vhd(199)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582305 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[2\] MegaROM_Top.vhd(199) " "Inferred latch for \"HEXDIGIT3\[2\]\" at MegaROM_Top.vhd(199)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582305 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[3\] MegaROM_Top.vhd(199) " "Inferred latch for \"HEXDIGIT3\[3\]\" at MegaROM_Top.vhd(199)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582305 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[0\] MegaROM_Top.vhd(198) " "Inferred latch for \"HEXDIGIT2\[0\]\" at MegaROM_Top.vhd(198)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582305 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[1\] MegaROM_Top.vhd(198) " "Inferred latch for \"HEXDIGIT2\[1\]\" at MegaROM_Top.vhd(198)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[2\] MegaROM_Top.vhd(198) " "Inferred latch for \"HEXDIGIT2\[2\]\" at MegaROM_Top.vhd(198)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[3\] MegaROM_Top.vhd(198) " "Inferred latch for \"HEXDIGIT2\[3\]\" at MegaROM_Top.vhd(198)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[0\] MegaROM_Top.vhd(197) " "Inferred latch for \"HEXDIGIT1\[0\]\" at MegaROM_Top.vhd(197)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[1\] MegaROM_Top.vhd(197) " "Inferred latch for \"HEXDIGIT1\[1\]\" at MegaROM_Top.vhd(197)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[2\] MegaROM_Top.vhd(197) " "Inferred latch for \"HEXDIGIT1\[2\]\" at MegaROM_Top.vhd(197)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[3\] MegaROM_Top.vhd(197) " "Inferred latch for \"HEXDIGIT1\[3\]\" at MegaROM_Top.vhd(197)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[0\] MegaROM_Top.vhd(196) " "Inferred latch for \"HEXDIGIT0\[0\]\" at MegaROM_Top.vhd(196)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[1\] MegaROM_Top.vhd(196) " "Inferred latch for \"HEXDIGIT0\[1\]\" at MegaROM_Top.vhd(196)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[2\] MegaROM_Top.vhd(196) " "Inferred latch for \"HEXDIGIT0\[2\]\" at MegaROM_Top.vhd(196)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[3\] MegaROM_Top.vhd(196) " "Inferred latch for \"HEXDIGIT0\[3\]\" at MegaROM_Top.vhd(196)" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702375582306 "|MegaROM_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:DISPHEX0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:DISPHEX0\"" {  } { { "MegaROM_Top.vhd" "DISPHEX0" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702375582316 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1702375582495 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1702375582495 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1702375582495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[2\] " "Latch HEXDIGIT3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702375582497 ""}  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702375582497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[3\] " "Latch HEXDIGIT3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702375582497 ""}  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 199 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702375582497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_n VCC " "Pin \"INT_n\" is stuck at VCC" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|INT_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT_n VCC " "Pin \"WAIT_n\" is stuck at VCC" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702375582508 "|MegaROM_Top|WAIT_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702375582508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702375582611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582611 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IORQ_n " "No output dependent on input pin \"IORQ_n\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|IORQ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS_n " "No output dependent on input pin \"CS_n\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|CS_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1_n " "No output dependent on input pin \"M1_n\"" {  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702375582635 "|MegaROM_Top|M1_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1702375582635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "366 " "Implemented 366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702375582636 ""} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Implemented 141 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702375582636 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "91 " "Implemented 91 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1702375582636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702375582636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702375582636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702375582648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:06:22 2023 " "Processing ended: Tue Dec 12 10:06:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702375582648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702375582648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702375582648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702375582648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702375583537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702375583538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:06:23 2023 " "Processing started: Tue Dec 12 10:06:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702375583538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702375583538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MegaROM_Top -c MegaROM_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MegaROM_Top -c MegaROM_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702375583538 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702375583581 ""}
{ "Info" "0" "" "Project  = MegaROM_Top" {  } {  } 0 0 "Project  = MegaROM_Top" 0 0 "Fitter" 0 0 1702375583581 ""}
{ "Info" "0" "" "Revision = MegaROM_Top" {  } {  } 0 0 "Revision = MegaROM_Top" 0 0 "Fitter" 0 0 1702375583581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1702375583625 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MegaROM_Top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MegaROM_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702375583628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702375583641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702375583641 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702375583667 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702375583672 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702375583847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702375583847 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702375583847 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702375583847 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702375583848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702375583848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1702375583848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702375583848 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 283 " "No exact pin location assignment(s) for 4 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 56 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702375583883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 57 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702375583883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 55 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702375583883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 58 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702375583883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1702375583883 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MegaROM_Top.sdc " "Synopsys Design Constraints File file not found: 'MegaROM_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datac  to: combout " "Cell: HEXDIGIT3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEXDIGIT3~0  " "Automatically promoted node HEXDIGIT3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""}  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 115 -1 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEXDIGIT3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_bank_wr_s  " "Automatically promoted node rom_bank_wr_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""}  } { { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 127 -1 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom_bank_wr_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_reset~0  " "Automatically promoted node s_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[7\] " "Destination node LEDG\[7\]" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 21 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FL_RST_N " "Destination node FL_RST_N" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_RST_N } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 43 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1702375583948 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1702375583948 ""}  } { { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702375583948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702375583982 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702375583982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702375583982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702375583983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702375583983 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702375583983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702375583983 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702375583984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702375583987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1702375583987 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702375583987 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1702375584006 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1702375584006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702375584006 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702375584006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1702375584006 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702375584006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702375584039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702375584479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702375584511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702375584514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702375584691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702375584691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702375584720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1702375585219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702375585219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702375585285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1702375585286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702375585286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1702375585291 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702375585293 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "232 " "Found 232 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSDIR_n 0 " "Pin \"BUSDIR_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[2\] 0 " "Pin \"D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[3\] 0 " "Pin \"D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[4\] 0 " "Pin \"D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[5\] 0 " "Pin \"D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[6\] 0 " "Pin \"D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[7\] 0 " "Pin \"D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U1OE_n 0 " "Pin \"U1OE_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT_n 0 " "Pin \"INT_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WAIT_n 0 " "Pin \"WAIT_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1702375585296 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1702375585296 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702375585361 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702375585367 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702375585423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702375585522 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "83 " "Following 83 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 56 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 57 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 40 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 47 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 55 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 60 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 79 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 81 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "MegaROM_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/MegaROM_Top.vhd" 84 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1702375585582 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702375585582 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702375585586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/output_files/MegaROM_Top.fit.smsg " "Generated suppressed messages file C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE1  Project/MegaROM_ASCI16/output_files/MegaROM_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702375585642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702375585718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:06:25 2023 " "Processing ended: Tue Dec 12 10:06:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702375585718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702375585718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702375585718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702375585718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702375586512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702375586512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:06:26 2023 " "Processing started: Tue Dec 12 10:06:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702375586512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702375586512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MegaROM_Top -c MegaROM_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MegaROM_Top -c MegaROM_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702375586512 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702375586945 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702375586961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702375587184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:06:27 2023 " "Processing ended: Tue Dec 12 10:06:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702375587184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702375587184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702375587184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702375587184 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702375587789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702375588098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:06:27 2023 " "Processing started: Tue Dec 12 10:06:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702375588098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702375588098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MegaROM_Top -c MegaROM_Top " "Command: quartus_sta MegaROM_Top -c MegaROM_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702375588098 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1702375588145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702375588220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702375588237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702375588237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1702375588285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MegaROM_Top.sdc " "Synopsys Design Constraints File file not found: 'MegaROM_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1702375588305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1702375588305 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[11\] A\[11\] " "create_clock -period 1.000 -name A\[11\] A\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[14\] A\[14\] " "create_clock -period 1.000 -name A\[14\] A\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588305 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588305 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datad  to: combout " "Cell: HEXDIGIT3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702375588306 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1702375588307 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1702375588312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702375588315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.896 " "Worst-case setup slack is -2.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.896        -5.785 A\[14\]  " "   -2.896        -5.785 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.967 " "Worst-case hold slack is -0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967        -2.766 A\[14\]  " "   -0.967        -2.766 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1702375588319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1702375588320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -21.021 A\[11\]  " "   -1.469       -21.021 A\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -21.021 A\[14\]  " "   -1.469       -21.021 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1702375588339 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1702375588339 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datad  to: combout " "Cell: HEXDIGIT3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588344 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1702375588344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702375588344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.889 " "Worst-case setup slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889        -1.777 A\[14\]  " "   -0.889        -1.777 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.858 " "Worst-case hold slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858        -2.496 A\[14\]  " "   -0.858        -2.496 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1702375588349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1702375588349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -17.222 A\[11\]  " "   -1.222       -17.222 A\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -17.222 A\[14\]  " "   -1.222       -17.222 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702375588355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702375588355 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1702375588376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702375588391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702375588392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702375588423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:06:28 2023 " "Processing ended: Tue Dec 12 10:06:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702375588423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702375588423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702375588423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702375588423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus II Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702375589016 ""}
