#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 18 11:49:45 2024
# Process ID: 23092
# Current directory: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21160 C:\Git\GitHub\MCS\MC\MC_state_machine_SDC\V1\Vivado\Vivado.xpr
# Log file: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado\vivado.jou
# Running On        :Soeren-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :16106 MB
# Total Virtual     :33075 MB
# Available Virtual :14010 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
set_property name PS_alive_gpio_rtl [get_bd_intf_ports gpio_rtl]
startgroup
set_property CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run MC_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
reset_run MC_processing_system7_0_0_synth_1
reset_run MC_xbar_0_synth_1
delete_bd_objs [get_bd_intf_ports PS_alive_gpio_rtl]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/MC_wrapper_V2.xsa
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_GPIO_EMIO_GPIO_IO {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
reset_run MC_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run MC_xbar_0_synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property name GPIO_EMIO [get_bd_intf_ports GPIO_0_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
regenerate_bd_layout
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
reset_run MC_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO_EMIO]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
save_bd_design
reset_run MC_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_target all [get_files  C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
export_ip_user_files -of_objects  [get_files  C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
generate_target all [get_files  C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
catch { config_ip_cache -export [get_ips -all MC_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all MC_xbar_0] }
catch { config_ip_cache -export [get_ips -all MC_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all MC_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
launch_runs MC_SDC_Monitor_CAR_0_0_synth_1 MC_processing_system7_0_0_synth_1 -jobs 6
wait_on_run MC_SDC_Monitor_CAR_0_0_synth_1
wait_on_run MC_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd] -directory C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.ip_user_files -ipstatic_source_dir C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.cache/compile_simlib/modelsim} {questa=C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.cache/compile_simlib/questa} {riviera=C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.cache/compile_simlib/riviera} {activehdl=C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/MC_wrapper_V2.xsa
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/MC_wrapper_V3.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.runs/impl_1/MC_wrapper.bit} [get_hw_devices xc7z020_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado/MC_wrapper_V4.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
