

================================================================
== Vivado HLS Report for 'read_IR'
================================================================
* Date:           Thu Dec 14 23:01:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  192120|  192120|  192120|  192120|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memcpy_B_buffer   |  192119|  192119|      1601|          -|          -|   120|    no    |
        | + memcpy_B_buffer  |    1599|    1599|        10|          -|          -|   160|    no    |
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     237|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     237|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln30_1_fu_348_p2   |     +    |      0|  0|  15|           8|           1|
    |add_ln30_2_fu_270_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln30_3_fu_314_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_4_fu_324_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln30_5_fu_333_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln30_6_fu_358_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_240_p2     |     +    |      0|  0|  15|           1|           7|
    |icmp_ln30_1_fu_381_p2  |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln30_fu_375_p2    |   icmp   |      0|  0|  11|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 157|         110|         107|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  56|         13|    1|         13|
    |b_blk_n_AR          |   9|          2|    1|          2|
    |b_blk_n_R           |   9|          2|    1|          2|
    |phi_ln30_1_reg_224  |   9|          2|    8|         16|
    |phi_ln30_reg_212    |   9|          2|    7|         14|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  92|         21|   18|         47|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_buffer_0_addr_reg_422  |  12|   0|   12|          0|
    |B_buffer_1_addr_reg_427  |  12|   0|   12|          0|
    |B_buffer_2_addr_reg_432  |  12|   0|   12|          0|
    |B_buffer_3_addr_reg_437  |  12|   0|   12|          0|
    |B_buffer_4_addr_reg_442  |  12|   0|   12|          0|
    |B_buffer_5_addr_reg_447  |  12|   0|   12|          0|
    |B_buffer_6_addr_reg_452  |  12|   0|   12|          0|
    |B_buffer_7_addr_reg_457  |  12|   0|   12|          0|
    |add_ln30_1_reg_417       |   8|   0|    8|          0|
    |add_ln30_2_reg_397       |  10|   0|   15|          5|
    |add_ln30_3_reg_406       |   7|   0|   12|          5|
    |add_ln30_reg_392         |   7|   0|    7|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |b_addr_read_reg_462      |  16|   0|   16|          0|
    |b_addr_reg_411           |  32|   0|   32|          0|
    |b_offset_cast_reg_387    |  31|   0|   32|          1|
    |phi_ln30_1_reg_224       |   8|   0|    8|          0|
    |phi_ln30_reg_212         |   7|   0|    7|          0|
    |trunc_ln30_reg_402       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 237|   0|  248|         11|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    read_IR   | return value |
|m_axi_b_AWVALID      | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWREADY      |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWADDR       | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_AWID         | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWLEN        | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_AWSIZE       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_AWBURST      | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_AWLOCK       | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_AWCACHE      | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWPROT       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_AWQOS        | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWREGION     | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWUSER       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WVALID       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WREADY       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WDATA        | out |   16|    m_axi   |       b      |    pointer   |
|m_axi_b_WSTRB        | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_WLAST        | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WID          | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WUSER        | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARVALID      | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARREADY      |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARADDR       | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_ARID         | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARLEN        | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_ARSIZE       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_ARBURST      | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_ARLOCK       | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_ARCACHE      | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARPROT       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_ARQOS        | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARREGION     | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARUSER       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RVALID       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RREADY       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RDATA        |  in |   16|    m_axi   |       b      |    pointer   |
|m_axi_b_RLAST        |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RID          |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RUSER        |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RRESP        |  in |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_BVALID       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BREADY       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BRESP        |  in |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_BID          |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BUSER        |  in |    1|    m_axi   |       b      |    pointer   |
|b_offset             |  in |   31|   ap_none  |   b_offset   |    scalar    |
|B_buffer_0_address0  | out |   12|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_ce0       | out |    1|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_we0       | out |    1|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_d0        | out |   16|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_1_address0  | out |   12|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_ce0       | out |    1|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_we0       | out |    1|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_d0        | out |   16|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_2_address0  | out |   12|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_ce0       | out |    1|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_we0       | out |    1|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_d0        | out |   16|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_3_address0  | out |   12|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_ce0       | out |    1|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_we0       | out |    1|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_d0        | out |   16|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_4_address0  | out |   12|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_ce0       | out |    1|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_we0       | out |    1|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_d0        | out |   16|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_5_address0  | out |   12|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_ce0       | out |    1|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_we0       | out |    1|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_d0        | out |   16|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_6_address0  | out |   12|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_ce0       | out |    1|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_we0       | out |    1|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_d0        | out |   16|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_7_address0  | out |   12|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_ce0       | out |    1|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_we0       | out |    1|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_d0        | out |   16|  ap_memory |  B_buffer_7  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %b_offset)"   --->   Operation 13 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_offset_cast = zext i31 %b_offset_read to i32"   --->   Operation 14 'zext' 'b_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %b, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_ln30 = phi i7 [ 0, %0 ], [ %add_ln30, %meminst1 ]" [DWT/DWT_Accel.c:30]   --->   Operation 17 'phi' 'phi_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln30 = add i7 1, %phi_ln30" [DWT/DWT_Accel.c:30]   --->   Operation 18 'add' 'add_ln30' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln30, i7 0)" [DWT/DWT_Accel.c:30]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i14 %tmp to i15" [DWT/DWT_Accel.c:30]   --->   Operation 20 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %phi_ln30, i5 0)" [DWT/DWT_Accel.c:30]   --->   Operation 21 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i12 %tmp_8 to i15" [DWT/DWT_Accel.c:30]   --->   Operation 22 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln30_2 = add i15 %zext_ln30, %zext_ln30_1" [DWT/DWT_Accel.c:30]   --->   Operation 23 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %phi_ln30 to i3" [DWT/DWT_Accel.c:30]   --->   Operation 25 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %phi_ln30, i32 3, i32 6)" [DWT/DWT_Accel.c:30]   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln, i7 0)" [DWT/DWT_Accel.c:30]   --->   Operation 27 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i11 %tmp_9 to i12" [DWT/DWT_Accel.c:30]   --->   Operation 28 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)" [DWT/DWT_Accel.c:30]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i9 %tmp_s to i12" [DWT/DWT_Accel.c:30]   --->   Operation 30 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.63ns)   --->   "%add_ln30_3 = add i12 %zext_ln30_2, %zext_ln30_3" [DWT/DWT_Accel.c:30]   --->   Operation 31 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln30_1 = phi i8 [ 0, %meminst ], [ %add_ln30_1, %meminst216 ]" [DWT/DWT_Accel.c:30]   --->   Operation 33 'phi' 'phi_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i8 %phi_ln30_1 to i15" [DWT/DWT_Accel.c:30]   --->   Operation 34 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln30_4 = add i15 %add_ln30_2, %zext_ln30_5" [DWT/DWT_Accel.c:30]   --->   Operation 35 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i15 %add_ln30_4 to i32" [DWT/DWT_Accel.c:30]   --->   Operation 36 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.52ns)   --->   "%add_ln30_5 = add i32 %b_offset_cast, %zext_ln30_6" [DWT/DWT_Accel.c:30]   --->   Operation 37 'add' 'add_ln30_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %add_ln30_5 to i64" [DWT/DWT_Accel.c:30]   --->   Operation 38 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16* %b, i64 %zext_ln30_7" [DWT/DWT_Accel.c:30]   --->   Operation 39 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 40 [7/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 40 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 41 [6/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 41 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 42 [5/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 42 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 43 [4/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 43 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 44 [3/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 44 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 45 [2/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 45 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 46 [1/7] (8.75ns)   --->   "%b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)" [DWT/DWT_Accel.c:30]   --->   Operation 46 'readreq' 'b_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln30_1 = add i8 %phi_ln30_1, 1" [DWT/DWT_Accel.c:30]   --->   Operation 47 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i8 %phi_ln30_1 to i12" [DWT/DWT_Accel.c:30]   --->   Operation 48 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (1.54ns)   --->   "%add_ln30_6 = add i12 %add_ln30_3, %zext_ln30_4" [DWT/DWT_Accel.c:30]   --->   Operation 49 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %add_ln30_6 to i64" [DWT/DWT_Accel.c:30]   --->   Operation 50 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%B_buffer_0_addr = getelementptr [2400 x i16]* %B_buffer_0, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 51 'getelementptr' 'B_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%B_buffer_1_addr = getelementptr [2400 x i16]* %B_buffer_1, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 52 'getelementptr' 'B_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%B_buffer_2_addr = getelementptr [2400 x i16]* %B_buffer_2, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 53 'getelementptr' 'B_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%B_buffer_3_addr = getelementptr [2400 x i16]* %B_buffer_3, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 54 'getelementptr' 'B_buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%B_buffer_4_addr = getelementptr [2400 x i16]* %B_buffer_4, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 55 'getelementptr' 'B_buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%B_buffer_5_addr = getelementptr [2400 x i16]* %B_buffer_5, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 56 'getelementptr' 'B_buffer_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%B_buffer_6_addr = getelementptr [2400 x i16]* %B_buffer_6, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 57 'getelementptr' 'B_buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%B_buffer_7_addr = getelementptr [2400 x i16]* %B_buffer_7, i64 0, i64 %zext_ln30_8" [DWT/DWT_Accel.c:30]   --->   Operation 58 'getelementptr' 'B_buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (8.75ns)   --->   "%b_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %b_addr)" [DWT/DWT_Accel.c:30]   --->   Operation 59 'read' 'b_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 60 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln30, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:30]   --->   Operation 60 'switch' <Predicate = true> <Delay = 1.36>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 61 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_6_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 61 'store' <Predicate = (trunc_ln30 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 62 'br' <Predicate = (trunc_ln30 == 6)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_5_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 63 'store' <Predicate = (trunc_ln30 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 64 'br' <Predicate = (trunc_ln30 == 5)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_4_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 65 'store' <Predicate = (trunc_ln30 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 66 'br' <Predicate = (trunc_ln30 == 4)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_3_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 67 'store' <Predicate = (trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 68 'br' <Predicate = (trunc_ln30 == 3)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_2_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 69 'store' <Predicate = (trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 70 'br' <Predicate = (trunc_ln30 == 2)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_1_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 71 'store' <Predicate = (trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 72 'br' <Predicate = (trunc_ln30 == 1)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_0_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 73 'store' <Predicate = (trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 74 'br' <Predicate = (trunc_ln30 == 0)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (3.25ns)   --->   "store i16 %b_addr_read, i16* %B_buffer_7_addr, align 2" [DWT/DWT_Accel.c:30]   --->   Operation 75 'store' <Predicate = (trunc_ln30 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %meminst216" [DWT/DWT_Accel.c:30]   --->   Operation 76 'br' <Predicate = (trunc_ln30 == 7)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp eq i8 %phi_ln30_1, -97" [DWT/DWT_Accel.c:30]   --->   Operation 77 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_B_buffer_str) nounwind"   --->   Operation 78 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 79 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %meminst1, label %meminst2" [DWT/DWT_Accel.c:30]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln30_1 = icmp eq i7 %phi_ln30, -9" [DWT/DWT_Accel.c:30]   --->   Operation 81 'icmp' 'icmp_ln30_1' <Predicate = (icmp_ln30)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_B_buffer_str) nounwind"   --->   Operation 82 'specloopname' 'empty_23' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30_1, label %1, label %meminst" [DWT/DWT_Accel.c:30]   --->   Operation 83 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:31]   --->   Operation 84 'ret' <Predicate = (icmp_ln30 & icmp_ln30_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_offset_read     (read             ) [ 0000000000000]
b_offset_cast     (zext             ) [ 0011111111111]
specinterface_ln0 (specinterface    ) [ 0000000000000]
br_ln0            (br               ) [ 0111111111111]
phi_ln30          (phi              ) [ 0011111111111]
add_ln30          (add              ) [ 0111111111111]
tmp               (bitconcatenate   ) [ 0000000000000]
zext_ln30         (zext             ) [ 0000000000000]
tmp_8             (bitconcatenate   ) [ 0000000000000]
zext_ln30_1       (zext             ) [ 0000000000000]
add_ln30_2        (add              ) [ 0001111111111]
empty             (speclooptripcount) [ 0000000000000]
trunc_ln30        (trunc            ) [ 0001111111111]
lshr_ln           (partselect       ) [ 0000000000000]
tmp_9             (bitconcatenate   ) [ 0000000000000]
zext_ln30_2       (zext             ) [ 0000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000]
zext_ln30_3       (zext             ) [ 0000000000000]
add_ln30_3        (add              ) [ 0001111111111]
br_ln0            (br               ) [ 0011111111111]
phi_ln30_1        (phi              ) [ 0001111111111]
zext_ln30_5       (zext             ) [ 0000000000000]
add_ln30_4        (add              ) [ 0000000000000]
zext_ln30_6       (zext             ) [ 0000000000000]
add_ln30_5        (add              ) [ 0000000000000]
zext_ln30_7       (zext             ) [ 0000000000000]
b_addr            (getelementptr    ) [ 0000111111110]
b_load_req        (readreq          ) [ 0000000000000]
add_ln30_1        (add              ) [ 0011000000001]
zext_ln30_4       (zext             ) [ 0000000000000]
add_ln30_6        (add              ) [ 0000000000000]
zext_ln30_8       (zext             ) [ 0000000000000]
B_buffer_0_addr   (getelementptr    ) [ 0000000000001]
B_buffer_1_addr   (getelementptr    ) [ 0000000000001]
B_buffer_2_addr   (getelementptr    ) [ 0000000000001]
B_buffer_3_addr   (getelementptr    ) [ 0000000000001]
B_buffer_4_addr   (getelementptr    ) [ 0000000000001]
B_buffer_5_addr   (getelementptr    ) [ 0000000000001]
B_buffer_6_addr   (getelementptr    ) [ 0000000000001]
B_buffer_7_addr   (getelementptr    ) [ 0000000000001]
b_addr_read       (read             ) [ 0000000000001]
switch_ln30       (switch           ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
br_ln30           (br               ) [ 0000000000000]
icmp_ln30         (icmp             ) [ 0011111111111]
empty_21          (specloopname     ) [ 0000000000000]
empty_22          (speclooptripcount) [ 0000000000000]
br_ln30           (br               ) [ 0011111111111]
icmp_ln30_1       (icmp             ) [ 0011111111111]
empty_23          (specloopname     ) [ 0000000000000]
br_ln30           (br               ) [ 0111111111111]
ret_ln31          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_buffer_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_buffer_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_buffer_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_buffer_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_buffer_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_buffer_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_buffer_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_B_buffer_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="b_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="1"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="b_load_req/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="b_addr_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="8"/>
<pin id="114" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_addr_read/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="B_buffer_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_0_addr/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="B_buffer_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_1_addr/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_buffer_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_2_addr/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="B_buffer_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_3_addr/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_buffer_4_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_4_addr/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="B_buffer_5_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_5_addr/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="B_buffer_6_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_6_addr/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="B_buffer_7_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_buffer_7_addr/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln30_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="1"/>
<pin id="174" dir="0" index="1" bw="16" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln30_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln30_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="1"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln30_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="1"/>
<pin id="189" dir="0" index="1" bw="16" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln30_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="1"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln30_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="1"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln30_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="1"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln30_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="1"/>
<pin id="209" dir="0" index="1" bw="16" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="phi_ln30_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="1"/>
<pin id="214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln30 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="phi_ln30_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln30/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="phi_ln30_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln30_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="phi_ln30_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln30_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="b_offset_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_offset_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln30_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln30_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_8_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln30_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln30_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln30_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lshr_ln_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="0" index="3" bw="4" slack="0"/>
<pin id="285" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln30_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln30_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln30_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln30_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln30_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="1"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln30_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln30_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="2"/>
<pin id="335" dir="0" index="1" bw="15" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln30_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="b_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln30_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="8"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln30_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="8"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln30_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="9"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/11 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln30_8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln30_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="9"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln30_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="10"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/12 "/>
</bind>
</comp>

<comp id="387" class="1005" name="b_offset_cast_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_offset_cast "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_ln30_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="397" class="1005" name="add_ln30_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="1"/>
<pin id="399" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln30_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="9"/>
<pin id="404" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln30_3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="9"/>
<pin id="408" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln30_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="b_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="add_ln30_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="B_buffer_0_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="1"/>
<pin id="424" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_0_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="B_buffer_1_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="1"/>
<pin id="429" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_1_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="B_buffer_2_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="1"/>
<pin id="434" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_2_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="B_buffer_3_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="1"/>
<pin id="439" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_3_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="B_buffer_4_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="1"/>
<pin id="444" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_4_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="B_buffer_5_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="1"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_5_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="B_buffer_6_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="1"/>
<pin id="454" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_6_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="B_buffer_7_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="1"/>
<pin id="459" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_buffer_7_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="b_addr_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="98" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="216" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="216" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="216" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="216" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="216" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="280" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="280" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="298" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="228" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="224" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="224" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="374"><net_src comp="363" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="379"><net_src comp="224" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="212" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="96" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="236" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="395"><net_src comp="240" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="400"><net_src comp="270" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="405"><net_src comp="276" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="314" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="414"><net_src comp="342" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="420"><net_src comp="348" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="425"><net_src comp="116" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="430"><net_src comp="123" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="435"><net_src comp="130" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="440"><net_src comp="137" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="445"><net_src comp="144" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="450"><net_src comp="151" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="455"><net_src comp="158" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="460"><net_src comp="165" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="465"><net_src comp="111" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="473"><net_src comp="462" pin="1"/><net_sink comp="207" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: B_buffer_0 | {12 }
	Port: B_buffer_1 | {12 }
	Port: B_buffer_2 | {12 }
	Port: B_buffer_3 | {12 }
	Port: B_buffer_4 | {12 }
	Port: B_buffer_5 | {12 }
	Port: B_buffer_6 | {12 }
	Port: B_buffer_7 | {12 }
 - Input state : 
	Port: read_IR : b | {4 5 6 7 8 9 10 11 }
	Port: read_IR : b_offset | {1 }
  - Chain level:
	State 1
	State 2
		add_ln30 : 1
		tmp : 1
		zext_ln30 : 2
		tmp_8 : 1
		zext_ln30_1 : 2
		add_ln30_2 : 3
		trunc_ln30 : 1
		lshr_ln : 1
		tmp_9 : 2
		zext_ln30_2 : 3
		tmp_s : 2
		zext_ln30_3 : 3
		add_ln30_3 : 4
	State 3
		zext_ln30_5 : 1
		add_ln30_4 : 2
		zext_ln30_6 : 3
		add_ln30_5 : 4
		zext_ln30_7 : 5
		b_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln30_6 : 1
		zext_ln30_8 : 2
		B_buffer_0_addr : 3
		B_buffer_1_addr : 3
		B_buffer_2_addr : 3
		B_buffer_3_addr : 3
		B_buffer_4_addr : 3
		B_buffer_5_addr : 3
		B_buffer_6_addr : 3
		B_buffer_7_addr : 3
	State 12
		br_ln30 : 1
		br_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln30_fu_240     |    0    |    15   |
|          |     add_ln30_2_fu_270    |    0    |    19   |
|          |     add_ln30_3_fu_314    |    0    |    13   |
|    add   |     add_ln30_4_fu_324    |    0    |    21   |
|          |     add_ln30_5_fu_333    |    0    |    38   |
|          |     add_ln30_1_fu_348    |    0    |    15   |
|          |     add_ln30_6_fu_358    |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln30_fu_375     |    0    |    11   |
|          |    icmp_ln30_1_fu_381    |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   | b_offset_read_read_fu_98 |    0    |    0    |
|          |  b_addr_read_read_fu_111 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  readreq |    grp_readreq_fu_104    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   b_offset_cast_fu_236   |    0    |    0    |
|          |     zext_ln30_fu_254     |    0    |    0    |
|          |    zext_ln30_1_fu_266    |    0    |    0    |
|          |    zext_ln30_2_fu_298    |    0    |    0    |
|   zext   |    zext_ln30_3_fu_310    |    0    |    0    |
|          |    zext_ln30_5_fu_320    |    0    |    0    |
|          |    zext_ln30_6_fu_329    |    0    |    0    |
|          |    zext_ln30_7_fu_338    |    0    |    0    |
|          |    zext_ln30_4_fu_354    |    0    |    0    |
|          |    zext_ln30_8_fu_363    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_246        |    0    |    0    |
|bitconcatenate|       tmp_8_fu_258       |    0    |    0    |
|          |       tmp_9_fu_290       |    0    |    0    |
|          |       tmp_s_fu_302       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln30_fu_276    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      lshr_ln_fu_280      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   155   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|B_buffer_0_addr_reg_422|   12   |
|B_buffer_1_addr_reg_427|   12   |
|B_buffer_2_addr_reg_432|   12   |
|B_buffer_3_addr_reg_437|   12   |
|B_buffer_4_addr_reg_442|   12   |
|B_buffer_5_addr_reg_447|   12   |
|B_buffer_6_addr_reg_452|   12   |
|B_buffer_7_addr_reg_457|   12   |
|   add_ln30_1_reg_417  |    8   |
|   add_ln30_2_reg_397  |   15   |
|   add_ln30_3_reg_406  |   12   |
|    add_ln30_reg_392   |    7   |
|  b_addr_read_reg_462  |   16   |
|     b_addr_reg_411    |   16   |
| b_offset_cast_reg_387 |   32   |
|   phi_ln30_1_reg_224  |    8   |
|    phi_ln30_reg_212   |    7   |
|   trunc_ln30_reg_402  |    3   |
+-----------------------+--------+
|         Total         |   220  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  phi_ln30_reg_212  |  p0  |   2  |   7  |   14   ||    9    |
| phi_ln30_1_reg_224 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   30   ||  3.538  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   220  |   173  |
+-----------+--------+--------+--------+
