#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 13 09:16:10 2024
# Process ID: 33408
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25960 C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\repo\final_project\final_project.xpr
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/vivado.log
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.551 ; gain = 212.707
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/mb_usb_hdmi_top.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv}
update_compile_order -fileset sources_1
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv w ]
add_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv
update_compile_order -fileset sources_1
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv w ]
add_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/mb_usb_hdmi_top.sv] -no_script -reset -force -quiet
remove_files  C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/mb_usb_hdmi_top.sv
file mkdir C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv w ]
add_files -fileset sim_1 C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv
update_compile_order -fileset sim_1
set_property top final_project_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/sim/display_buffer_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_buffer_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <clk_wiz_0> not found while processing module instance <clk_wiz> [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1205.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.203 ; gain = 29.691
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1235.203 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 19276 KB (Peak: 19276 KB), Simulation CPU Usage: 27703 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/final_project_tb/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/final_project_tb/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/final_project_tb/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1235.656 ; gain = 0.453
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.656 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.656 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.656 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1238.047 ; gain = 2.391
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.047 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1238.047 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1238.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.457 ; gain = 1.203
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.457 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.457 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1240.516 ; gain = 0.059
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:88]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:228]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.516 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.516 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1240.828 ; gain = 0.312
run all
13904,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
13904,8272,19448
11176,5544,16720
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
0,0,0
$finish called at time : 4955986 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" Line 148
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1240.828 ; gain = 0.000
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Dec 13 10:04:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1604.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.566 ; gain = 603.738
set_property top final_project_top [current_fileset]
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/ADXL345_com.dcp to C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Fri Dec 13 10:05:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram.dcp' for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2239.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2239.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD HSTL_I_18 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk N15
set_property IOSTANDARD LVCMOS25 [get_ports [list {hub75_addr[4]} {hub75_addr[3]} {hub75_addr[2]} {hub75_addr[1]} {hub75_addr[0]}]]
place_ports {hub75_addr[4]} E16
place_ports {hub75_addr[3]} D11
place_ports {hub75_addr[2]} K16
place_ports {hub75_addr[1]} C12
place_ports {hub75_addr[0]} H17
place_ports {hub75_blue[1]} H16
place_ports {hub75_blue[0]} C11
place_ports {hub75_green[1]} H18
place_ports {hub75_green[0]} G18
place_ports {hub75_red[1]} G16
place_ports {hub75_red[0]} D10
set_property IOSTANDARD LVCMOS25 [get_ports [list {hub75_blue[1]} {hub75_blue[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {hub75_green[1]} {hub75_green[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {hub75_red[1]} {hub75_red[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list hub75_clk]]
place_ports hub75_clk K14
place_ports hub75_latch H14
place_ports hub75_oe J15
set_property IOSTANDARD LVCMOS25 [get_ports [list hub75_latch]]
set_property IOSTANDARD LVCMOS25 [get_ports [list hub75_oe]]
file mkdir C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new
close [ open C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 10:10:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 10:10:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2294.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1901 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 2495.461 ; gain = 0.527
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 2495.461 ; gain = 0.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2495.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4878.227 ; gain = 2159.059
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 10:29:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 10:29:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4954.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 4954.410 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 4954.410 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4954.410 ; gain = 16.371
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18924 KB (Peak: 18924 KB), Simulation CPU Usage: 15921 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5022.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5022.258 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5022.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5022.258 ; gain = 0.000
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 5022.258 ; gain = 0.000
save_wave_config {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg
set_property xsim.view C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5022.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5022.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -view {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 5029.656 ; gain = 7.398
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5037.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5037.457 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5037.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5037.457 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5056.414 ; gain = 18.957
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5056.664 ; gain = 0.250
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5127.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5127.285 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5127.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5127.285 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5127.703 ; gain = 0.418
run all
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 10:45:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 10:45:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 5128.637 ; gain = 0.934
close_sim
INFO: xsimkernel Simulation Memory Usage: 18996 KB (Peak: 18996 KB), Simulation CPU Usage: 21733 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5128.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5128.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -view {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 5129.094 ; gain = 0.457
run all
13904,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
13904,8272,19448
11176,5544,16720
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
0,0,0
$finish called at time : 4955986 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" Line 150
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 5129.203 ; gain = 0.109
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18928 KB (Peak: 18928 KB), Simulation CPU Usage: 21921 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5129.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5129.203 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawX' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:472]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 10 for port 'DrawY' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv:473]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5129.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5129.203 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 5129.203 ; gain = 0.000
run all
13904,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
13904,8272,19448
11176,5544,16720
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
11176,8272,19448
0,0,0
$finish called at time : 4955986 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" Line 150
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 5129.316 ; gain = 0.113
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 18916 KB (Peak: 18916 KB), Simulation CPU Usage: 18905 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:237]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:229]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:230]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:231]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5130.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5130.496 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5130.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5130.496 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5131.098 ; gain = 0.602
run all
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 11:01:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 11:01:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 11:21:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 11:21:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram.dcp' for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 5146.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1942 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 11:26:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 11:26:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 11:37:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 11:37:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 11:39:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 11:39:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram.dcp' for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5168.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1654 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 6 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {obb1_pos_x[16]} {obb1_pos_x[17]} {obb1_pos_x[18]} {obb1_pos_x[19]} {obb1_pos_x[20]} {obb1_pos_x[21]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list hub75_clk_OBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5181.410 ; gain = 0.000
[Fri Dec 13 11:45:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
current_design impl_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:51:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:51:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq6'bXX_XXXX [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:51:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:51:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:52:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:52:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.CAPTURE_MODE BASIC [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CAPTURE_COMPARE_VALUE eq6'bXX_XXXX [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:52:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:52:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CAPTURE_COMPARE_VALUE neq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:53:10
set_property CAPTURE_COMPARE_VALUE eq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq6'hXX [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq1'bR [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-13 11:53:32
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:53:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:53:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq6'hXX [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq1'bX [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq6'bXX_XXXX [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CAPTURE_COMPARE_VALUE neq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:54:14
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:54:43
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes hub75_clk_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-13 11:54:51
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:54:52
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-13 11:54:56
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:55:14
set_property CAPTURE_COMPARE_VALUE eq6'bNN_NNNN [get_hw_probes obb1_pos_x -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Dec-13 11:55:30
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 11:55:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 11:55:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 6 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {obb1_pos_x[16]} {obb1_pos_x[17]} {obb1_pos_x[18]} {obb1_pos_x[19]} {obb1_pos_x[20]} {obb1_pos_x[21]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list hub75_clk_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list display_frame_done ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 5225.082 ; gain = 0.000
[Fri Dec 13 11:56:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes display_frame_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 12:02:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 12:02:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {display_frame_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 12:02:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 12:02:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5232.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'master_reset' on this module [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv:57]
ERROR: [VRFC 10-3180] cannot find port 'display_frame_done' on this module [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 5232.977 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5232.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5232.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -view {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 5241.641 ; gain = 8.664
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5243.797 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5243.797 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5243.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5243.797 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 5243.871 ; gain = 0.074
run all
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 13 12:08:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
[Fri Dec 13 12:08:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000014A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/impl_1/final_project_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-13 12:12:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-13 12:12:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/utils_1/imports/synth_1/ADXL345_com.dcp with file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Dec 13 12:13:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.gen/sources_1/ip/display_buffer_bram/display_buffer_bram.dcp' for cell 'fm/dut/sync_pdp_ram/buffer_bottom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 5272.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[16]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[17]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[18]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[19]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[20]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'obb1_pos_x[21]'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'display_frame_done'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc:53]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property package_pin "" [get_ports [list  start_signal]]
set_property IOSTANDARD LVCMOS25 [get_ports [list start_signal]]
place_ports start_signal J2
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/probe0' has 6 unconnected channels (bits). This will cause errors during implementation.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'final_project_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj final_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
WARNING: [VRFC 10-8497] literal value 'hff truncated to fit in 4 bits [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_328' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:89]
WARNING: [VRFC 10-3380] identifier 'opnet_329' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:90]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:91]
WARNING: [VRFC 10-3380] identifier 'opnet_330' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:92]
WARNING: [VRFC 10-3380] identifier 'opnet_331' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_332' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_333' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_336' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_337' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:132]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:133]
WARNING: [VRFC 10-3380] identifier 'opnet_338' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_339' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_340' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_341' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_343' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_342' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv:171]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_box_resolver
WARNING: [VRFC 10-2938] 'npos_x' is already implicitly declared on line 51 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:53]
WARNING: [VRFC 10-2938] 'npos_y' is already implicitly declared on line 52 [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_7' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:105]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:106]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:107]
WARNING: [VRFC 10-3380] identifier 'opnet_8' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:108]
WARNING: [VRFC 10-3380] identifier 'opnet_9' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_10' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:111]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_11' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:113]
WARNING: [VRFC 10-3380] identifier 'opnet_12' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:114]
WARNING: [VRFC 10-3380] identifier 'opnet_13' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:118]
WARNING: [VRFC 10-3380] identifier 'opnet_14' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:119]
WARNING: [VRFC 10-3380] identifier 'opnet_15' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:120]
WARNING: [VRFC 10-3380] identifier 'opnet_16' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:121]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:122]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:123]
WARNING: [VRFC 10-3380] identifier 'opnet_17' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:124]
WARNING: [VRFC 10-3380] identifier 'opnet_18' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:125]
WARNING: [VRFC 10-3380] identifier 'opnet_19' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:128]
WARNING: [VRFC 10-3380] identifier 'opnet_20' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:129]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:130]
WARNING: [VRFC 10-3380] identifier 'opnet_21' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:131]
WARNING: [VRFC 10-3380] identifier 'opnet_22' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:134]
WARNING: [VRFC 10-3380] identifier 'opnet_23' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:135]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:136]
WARNING: [VRFC 10-3380] identifier 'opnet_24' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:137]
WARNING: [VRFC 10-3380] identifier 'opnet_25' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:138]
WARNING: [VRFC 10-3380] identifier 'opnet_26' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:139]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:140]
WARNING: [VRFC 10-3380] identifier 'opnet_27' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:141]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:142]
WARNING: [VRFC 10-3380] identifier 'opnet_28' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:143]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:144]
WARNING: [VRFC 10-3380] identifier 'opnet_29' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:145]
WARNING: [VRFC 10-3380] identifier 'opnet_30' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:147]
WARNING: [VRFC 10-3380] identifier 'opnet_31' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:148]
WARNING: [VRFC 10-3380] identifier 'opnet_32' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:149]
WARNING: [VRFC 10-3380] identifier 'opnet_33' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:150]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:151]
WARNING: [VRFC 10-3380] identifier 'opnet_34' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:152]
WARNING: [VRFC 10-3380] identifier 'opnet_35' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:155]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:156]
WARNING: [VRFC 10-3380] identifier 'opnet_36' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:157]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:158]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:159]
WARNING: [VRFC 10-3380] identifier 'opnet_37' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:160]
WARNING: [VRFC 10-3380] identifier 'opnet_38' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:161]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:162]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:163]
WARNING: [VRFC 10-3380] identifier 'opnet_39' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:164]
WARNING: [VRFC 10-3380] identifier 'opnet_40' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:165]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:168]
WARNING: [VRFC 10-3380] identifier 'opnet_41' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:169]
WARNING: [VRFC 10-3380] identifier 'opnet_42' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:170]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:171]
WARNING: [VRFC 10-3380] identifier 'opnet_43' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:172]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:175]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:176]
WARNING: [VRFC 10-3380] identifier 'opnet_44' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:177]
WARNING: [VRFC 10-3380] identifier 'opnet_45' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:178]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:181]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:182]
WARNING: [VRFC 10-3380] identifier 'opnet_46' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:183]
WARNING: [VRFC 10-3380] identifier 'opnet_47' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module collision_detector
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:648]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:649]
WARNING: [VRFC 10-3380] identifier 'opnet_112' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:650]
WARNING: [VRFC 10-3380] identifier 'opnet_113' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:651]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:663]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:664]
WARNING: [VRFC 10-3380] identifier 'opnet_114' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:665]
WARNING: [VRFC 10-3380] identifier 'opnet_115' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:666]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:678]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:679]
WARNING: [VRFC 10-3380] identifier 'opnet_116' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:680]
WARNING: [VRFC 10-3380] identifier 'opnet_117' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:681]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:693]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:694]
WARNING: [VRFC 10-3380] identifier 'opnet_118' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:695]
WARNING: [VRFC 10-3380] identifier 'opnet_119' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv:696]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/cosine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/final_project_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/frame_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/inverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/memory_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obb_updater
WARNING: [VRFC 10-3380] identifier 'opnet_344' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:43]
WARNING: [VRFC 10-3380] identifier 'opnet_345' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:44]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:45]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:46]
WARNING: [VRFC 10-3380] identifier 'opnet_346' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:47]
WARNING: [VRFC 10-3380] identifier 'opnet_347' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:48]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:49]
WARNING: [VRFC 10-3380] identifier 'opnet_348' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:50]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:51]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:52]
WARNING: [VRFC 10-3380] identifier 'opnet_349' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:53]
WARNING: [VRFC 10-3380] identifier 'opnet_350' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:54]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:71]
WARNING: [VRFC 10-3380] identifier 'opnet_351' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:72]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:77]
WARNING: [VRFC 10-3380] identifier 'opnet_352' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:78]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:93]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:94]
WARNING: [VRFC 10-3380] identifier 'opnet_353' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:95]
WARNING: [VRFC 10-3380] identifier 'opnet_354' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:96]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:97]
WARNING: [VRFC 10-3380] identifier 'opnet_355' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:98]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:109]
WARNING: [VRFC 10-3380] identifier 'opnet_356' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:110]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:112]
WARNING: [VRFC 10-3380] identifier 'opnet_357' is used before its declaration [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/obb_updater.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/the_juicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module juicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sim_1/new/final_project_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5272.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_project_tb_behav xil_defaultlib.final_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/box_box_resolver.sv" Line 9. Module box_box_resolver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/collision_detector.sv" Line 3. Module collision_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.srcs/sources_1/new/Color_Mapper.sv" Line 20. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obb_reg(X_INIT=10,X_VEL_INIT=0.3...
Compiling module xil_defaultlib.obb_reg(X_INIT=45,X_VEL_INIT=-0....
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.box_box_resolver
Compiling module xil_defaultlib.obb_updater
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.juicer
Compiling module xil_defaultlib.collision_detector
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.memory_manager
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.frame_manager
Compiling module xil_defaultlib.final_project_top
Compiling module xil_defaultlib.final_project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_project_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5272.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_project_tb_behav -key {Behavioral:sim_1:Functional:final_project_tb} -tclbatch {final_project_tb.tcl} -view {C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/final_project/final_project_tb_behav.wcfg
source final_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module final_project_tb.final_project.fm.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 5272.816 ; gain = 0.000
run all
