// Seed: 3673514359
module module_0 (
    input tri id_0 id_7,
    input tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    input wor id_4,
    input tri id_5
);
  logic module_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    input tri1 id_18,
    output supply1 id_19
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_9,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
  localparam id_21 = 1;
  logic id_22;
  wire  id_23 = id_21;
  assign id_19 = -1'b0;
endmodule
