m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/simulation/modelsim
vbaud_counter
Z1 !s110 1572410043
!i10b 1
!s100 N:NVGUkn5f=bm;U>SU[0c2
IIK_OWGESSa]DWWL[oDPHS0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572405287
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1572410042.000000
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/baud_counter.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight
Z6 tCvgOpt 0
vLatchN
R1
!i10b 1
!s100 3[hQ_<[;Wb:h`^::hnfhE1
I`ST:@`2]:gl1o2FV?_YBf3
R2
R0
Z7 w1378073400
Z8 8D:/Verilog/common/REGISTER.v
Z9 FD:/Verilog/common/REGISTER.v
L0 46
R3
r1
!s85 0
31
Z10 !s108 1572410043.000000
Z11 !s107 D:/Verilog/common/REGISTER.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/common|D:/Verilog/common/REGISTER.v|
!i113 1
R4
Z13 !s92 -vlog01compat -work work +incdir+D:/Verilog/common
R6
n@latch@n
vLatchN_gate
R1
!i10b 1
!s100 8AjaWP2?8EM=>1jIeHlXj3
InG4ha?GR7K<af9>BfQ5nW3
R2
R0
R7
R8
R9
L0 60
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R13
R6
n@latch@n_gate
vPipeReg
R1
!i10b 1
!s100 z?>;_AV<idaVeCUE_z7o[1
I]5BQzAeVz2@COQ?R;GIj=3
R2
R0
R7
R8
R9
L0 109
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R13
R6
n@pipe@reg
vPipeRegS
R1
!i10b 1
!s100 R6:ajSQU@jb^R<hea@V;43
I:T<FDRl=DFD`NTOK=@W5=3
R2
R0
R7
R8
R9
L0 92
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R13
R6
n@pipe@reg@s
vREG
R1
!i10b 1
!s100 O?`YJiQ0f1[5;FW1hUJYI3
Ic=FLUz4YAk`odcVKL@8E13
R2
R0
R7
R8
R9
L0 29
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R13
R6
n@r@e@g
vrx_ten_eight
R1
!i10b 1
!s100 6z[U:H1dUgM@m0U:jk2CZ3
IE:T70gWB:V[OzHQbelBEz1
R2
R0
w1572404793
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight.v|
!i113 1
R4
R5
R6
vrx_ten_eight_cp
R1
!i10b 1
!s100 HJW@0eK1l]FhW>1G5U`ko3
IXKafGQL5Q`1DUJ=YG2]C83
R2
R0
w1572368080
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_cp.v|
!i113 1
R4
R5
R6
vrx_ten_eight_dp
R1
!i10b 1
!s100 B?]=1Do^<m9f<<_n?OFG23
Ib3gn>DMdF^H89V9?If6;?3
R2
R0
w1572403509
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_dp.v|
!i113 1
R4
R5
R6
vrx_ten_eight_tb
R1
!i10b 1
!s100 l:e]1SkZ=kCT0BP`_2e^j1
Id@n:Y0L2`nVTZG>9LPQHg3
R2
R0
w1572409907
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_tb.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_tb.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/rx_ten_eight_tb.v|
!i113 1
R4
R5
R6
vSyncRegN
R1
!i10b 1
!s100 fi0E3?3CM25Y5dHfGiY543
IlPhTJS9`c:Ofoi<EgE9Pf3
R2
R0
R7
R8
R9
L0 78
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R13
R6
n@sync@reg@n
vten_eight
R1
!i10b 1
!s100 k;SBA9i=_O6;F9OhRU5IS2
I7d<gkE]?:mmU:P4F2RW^H0
R2
R0
w1572372541
8D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v
FD:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/rx_ten_eight|D:/Verilog/EECE490_Midterm/UART/rx_ten_eight/ten_eight.v|
!i113 1
R4
R5
R6
