-makelib xcelium_lib/xil_defaultlib -sv \
  "C:/Programs/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Programs/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_5 \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TEST2/ip/TEST2_VDD_0/sim/TEST2_VDD_0.v" \
  "../../../bd/TEST2/ip/TEST2_clk_wiz_0_0/TEST2_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/TEST2/ip/TEST2_clk_wiz_0_0/TEST2_clk_wiz_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/SyncBase.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/EEPROM_8b.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/TWI_SlaveCtl.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/GlitchFilter.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/SyncAsync.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/DVI_Constants.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/SyncAsyncReset.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/PhaseAlign.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/InputSERDES.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/ChannelBond.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/ResyncToBUFG.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/TMDS_Decoder.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/TMDS_Clocking.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/0387/src/dvi2rgb.vhd" \
  "../../../bd/TEST2/ip/TEST2_dvi2rgb_0_0/sim/TEST2_dvi2rgb_0_0.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/20df/src/ClockGen.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/20df/src/OutputSERDES.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/20df/src/TMDS_Encoder.vhd" \
  "../../../../project_1.srcs/sources_1/bd/TEST2/ipshared/20df/src/rgb2dvi.vhd" \
  "../../../bd/TEST2/ip/TEST2_rgb2dvi_0_0/sim/TEST2_rgb2dvi_0_0.vhd" \
  "../../../bd/TEST2/ip/TEST2_adapt_input_ouput_3_0/sim/TEST2_adapt_input_ouput_3_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TEST2/ip/TEST2_xlconstant_0_0/sim/TEST2_xlconstant_0_0.v" \
  "../../../bd/TEST2/ip/TEST2_xlconstant_1_0/sim/TEST2_xlconstant_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/TEST2/ip/TEST2_column_counter1_0/sim/TEST2_column_counter1_0.vhd" \
  "../../../bd/TEST2/ip/TEST2_ligne_counter1_0/sim/TEST2_ligne_counter1_0.vhd" \
  "../../../bd/TEST2/ip/TEST2_not_1bit_0_0/sim/TEST2_not_1bit_0_0.vhd" \
  "../../../bd/TEST2/ip/TEST2_ColorDetection_0_0/sim/TEST2_ColorDetection_0_0.vhd" \
  "../../../bd/TEST2/sim/TEST2.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

