
<!DOCTYPE html>
<html>
<head>
    <title>ASIC design and Implementation Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Collabera is looking for ASIC design and Implementation Engineer!</h1>
            <h2>Contract W2 | San Diego, CA</h2>
            <h2>EDA RTL</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Overview:The responsibilities of this position include: UPF based physical synthesis Power content definition using UPF Timing constraints and timing closure Design for test Performing ECO using conformal and Verdi Clock domain crossing check by using Spyglass or in RTL lint check Minimum Qualifications:Minimum 5 years of experience with implementation of complex subsystem with multiple power domains and has experience of at least two tape-out. Preferred Qualifications:Proficient in following tools and flows, DC, DCT, or DCG UPF Prime time Timing constraints capture in TCL CLP UPF Clock-domain-crossing It is also preferred if the candidate has RTL design experience with in-depth knowledge of low power design. Familiar with Verilog and system Verilog. Education: Requires minimum Bachelor's degree in EE, ECE, applied science, or compute science<br>Responsibilities:• <br>Qualifications:• :Minimum 5 years of experience with implementation of complex subsystem with multiple power domains and has experience of at least two tape-out<br>• Preferred :Proficient in following tools and flows, DC, DCT, or DCG UPF Prime time Timing constraints capture in TCL CLP UPF Clock-domain-crossing It is also preferred if the candidate has RTL design experience with in-depth knowledge of low power design<br>• Familiar with Verilog and system Verilog<br>• Education: Requires minimum Bachelor's degree in EE, ECE, applied science, or compute science</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    