<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: CAU_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_c_a_u___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CAU_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_a_u___peripheral___access___layer.html">CAU Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab99e7ef896673ae1a7f5443b5219a639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ab99e7ef896673ae1a7f5443b5219a639">DIRECT</a> [16]</td></tr>
<tr class="separator:ab99e7ef896673ae1a7f5443b5219a639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80730fc61ca2c55b4f30b0b96f8f497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ad80730fc61ca2c55b4f30b0b96f8f497">LDR_CASR</a></td></tr>
<tr class="separator:ad80730fc61ca2c55b4f30b0b96f8f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed721a08f4487b46525e8014880e48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a4ed721a08f4487b46525e8014880e48a">LDR_CAA</a></td></tr>
<tr class="separator:a4ed721a08f4487b46525e8014880e48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171a8d0ac011a8c3d7be509cf71e269f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a171a8d0ac011a8c3d7be509cf71e269f">LDR_CA</a> [9]</td></tr>
<tr class="separator:a171a8d0ac011a8c3d7be509cf71e269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475b305a546c5aaae9a05fd9cb448815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a475b305a546c5aaae9a05fd9cb448815">STR_CASR</a></td></tr>
<tr class="separator:a475b305a546c5aaae9a05fd9cb448815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72320359f6a82e0083f25af7bdb09659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a72320359f6a82e0083f25af7bdb09659">STR_CAA</a></td></tr>
<tr class="separator:a72320359f6a82e0083f25af7bdb09659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2826c9fa444c54875b64e3b25b1e1b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#aa2826c9fa444c54875b64e3b25b1e1b3">STR_CA</a> [9]</td></tr>
<tr class="separator:aa2826c9fa444c54875b64e3b25b1e1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1485e8e1bd2ec5d472bb4af7d242c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ace1485e8e1bd2ec5d472bb4af7d242c4">ADR_CASR</a></td></tr>
<tr class="separator:ace1485e8e1bd2ec5d472bb4af7d242c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a11025c0def52c0d510c9c13cc7949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ac5a11025c0def52c0d510c9c13cc7949">ADR_CAA</a></td></tr>
<tr class="separator:ac5a11025c0def52c0d510c9c13cc7949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e6fee1d464bff01720f5046668dcbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ad9e6fee1d464bff01720f5046668dcbe">ADR_CA</a> [9]</td></tr>
<tr class="separator:ad9e6fee1d464bff01720f5046668dcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ba9097649bc7890f0b1cf93fc9548a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#af8ba9097649bc7890f0b1cf93fc9548a">RADR_CASR</a></td></tr>
<tr class="separator:af8ba9097649bc7890f0b1cf93fc9548a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540d27a6ffbecc85ba1c68dd023ce27f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a540d27a6ffbecc85ba1c68dd023ce27f">RADR_CAA</a></td></tr>
<tr class="separator:a540d27a6ffbecc85ba1c68dd023ce27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a262a250ca6056b5718136883b1de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ad26a262a250ca6056b5718136883b1de">RADR_CA</a> [9]</td></tr>
<tr class="separator:ad26a262a250ca6056b5718136883b1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f78dbcf81a0ed3afb44e959c77b1bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#af9f78dbcf81a0ed3afb44e959c77b1bc">XOR_CASR</a></td></tr>
<tr class="separator:af9f78dbcf81a0ed3afb44e959c77b1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7fe03764336da7e3a8ff7b4e0fd217a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ad7fe03764336da7e3a8ff7b4e0fd217a">XOR_CAA</a></td></tr>
<tr class="separator:ad7fe03764336da7e3a8ff7b4e0fd217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a63a5157991203e570edcd6536de5fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a7a63a5157991203e570edcd6536de5fc">XOR_CA</a> [9]</td></tr>
<tr class="separator:a7a63a5157991203e570edcd6536de5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c25ff544443843267d08dc292bb9a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a38c25ff544443843267d08dc292bb9a3">ROTL_CASR</a></td></tr>
<tr class="separator:a38c25ff544443843267d08dc292bb9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068b622c2eb3fcfe7160c03cb8623ea4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a068b622c2eb3fcfe7160c03cb8623ea4">ROTL_CAA</a></td></tr>
<tr class="separator:a068b622c2eb3fcfe7160c03cb8623ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc24f87ff0a8f6d9853545577730d0fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#acc24f87ff0a8f6d9853545577730d0fa">ROTL_CA</a> [9]</td></tr>
<tr class="separator:acc24f87ff0a8f6d9853545577730d0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6be876475ac547c6abcea715cb2bc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a8c6be876475ac547c6abcea715cb2bc6">AESC_CASR</a></td></tr>
<tr class="separator:a8c6be876475ac547c6abcea715cb2bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2517a5ce47c934e22ff5f0e2fbf6a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#afe2517a5ce47c934e22ff5f0e2fbf6a8">AESC_CAA</a></td></tr>
<tr class="separator:afe2517a5ce47c934e22ff5f0e2fbf6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b80b49379fda975189d7bf4c42ce21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a60b80b49379fda975189d7bf4c42ce21">AESC_CA</a> [9]</td></tr>
<tr class="separator:a60b80b49379fda975189d7bf4c42ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd9367f363d483b8b093c7ec5d43537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#a9fd9367f363d483b8b093c7ec5d43537">AESIC_CASR</a></td></tr>
<tr class="separator:a9fd9367f363d483b8b093c7ec5d43537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ab3c104b8e5125d1968d655f046dc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#ac3ab3c104b8e5125d1968d655f046dc6">AESIC_CAA</a></td></tr>
<tr class="separator:ac3ab3c104b8e5125d1968d655f046dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11df2d83212a787620fbd995c05a354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_u___type.html#af11df2d83212a787620fbd995c05a354">AESIC_CA</a> [9]</td></tr>
<tr class="separator:af11df2d83212a787620fbd995c05a354"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CAU - Register Layout Typedef </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03407">3407</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ad9e6fee1d464bff01720f5046668dcbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ADR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03420">3420</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5a11025c0def52c0d510c9c13cc7949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ADR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Add to register command, offset: 0x8C4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03419">3419</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace1485e8e1bd2ec5d472bb4af7d242c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ADR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Add Register command, offset: 0x8C0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03418">3418</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60b80b49379fda975189d7bf4c42ce21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESC_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03436">3436</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe2517a5ce47c934e22ff5f0e2fbf6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESC_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - AES Column Operation command, offset: 0xB04 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03435">3435</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c6be876475ac547c6abcea715cb2bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESC_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - AES Column Operation command, offset: 0xB00 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03434">3434</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af11df2d83212a787620fbd995c05a354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESIC_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03440">3440</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3ab3c104b8e5125d1968d655f046dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESIC_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - AES Inverse Column Operation command, offset: 0xB44 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03439">3439</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fd9367f363d483b8b093c7ec5d43537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::AESIC_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - AES Inverse Column Operation command, offset: 0xB40 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03438">3438</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab99e7ef896673ae1a7f5443b5219a639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::DIRECT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03408">3408</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a171a8d0ac011a8c3d7be509cf71e269f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::LDR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03412">3412</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ed721a08f4487b46525e8014880e48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::LDR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Load Register command, offset: 0x844 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03411">3411</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad80730fc61ca2c55b4f30b0b96f8f497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::LDR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Load Register command, offset: 0x840 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03410">3410</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad26a262a250ca6056b5718136883b1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::RADR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03424">3424</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a540d27a6ffbecc85ba1c68dd023ce27f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::RADR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Reverse and Add to Register command, offset: 0x904 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03423">3423</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8ba9097649bc7890f0b1cf93fc9548a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::RADR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Reverse and Add to Register command, offset: 0x900 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03422">3422</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc24f87ff0a8f6d9853545577730d0fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ROTL_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03432">3432</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a068b622c2eb3fcfe7160c03cb8623ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ROTL_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Rotate Left command, offset: 0x9C4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03431">3431</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38c25ff544443843267d08dc292bb9a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::ROTL_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Rotate Left command, offset: 0x9C0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03430">3430</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2826c9fa444c54875b64e3b25b1e1b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAU_Type::STR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03416">3416</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72320359f6a82e0083f25af7bdb09659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAU_Type::STR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Store Register command, offset: 0x884 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03415">3415</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a475b305a546c5aaae9a05fd9cb448815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAU_Type::STR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Store Register command, offset: 0x880 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03414">3414</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a63a5157991203e570edcd6536de5fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::XOR_CA[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03428">3428</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7fe03764336da7e3a8ff7b4e0fd217a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::XOR_CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Accumulator register - Exclusive Or command, offset: 0x984 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03427">3427</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9f78dbcf81a0ed3afb44e959c77b1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CAU_Type::XOR_CASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register - Exclusive Or command, offset: 0x980 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03426">3426</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>SDK/platform/devices/MK64F12/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_c_a_u___type.html">CAU_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
