# five-stage-pipelined-CPU
CPU designed with the Xilinx design package for FPGAs
<img align="right"  width="2400" height="575" src="https://raw.githubusercontent.com/xinbi99/five-stage-pipelined-CPU/master/stages.PNG">
<br/>
Refer to this figure for the stages of the pipelining of the CPU
<img align="right"  width="2400" height="575" src="https://raw.githubusercontent.com/xinbi99/five-stage-pipelined-CPU/master/pipeline.PNG">
