/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  reg [9:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_57z;
  wire [13:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire [21:0] celloutsig_0_63z;
  wire [9:0] celloutsig_0_67z;
  wire [13:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  reg [5:0] celloutsig_0_85z;
  wire [2:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[5] ^ in_data[21]);
  assign celloutsig_0_84z = ~(celloutsig_0_57z[3] ^ celloutsig_0_67z[9]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[2] ^ celloutsig_1_1z[1]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z[0] ^ celloutsig_1_4z[8]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[5] ^ celloutsig_0_10z[8]);
  assign celloutsig_0_20z = ~(celloutsig_0_19z[2] ^ celloutsig_0_10z[9]);
  assign celloutsig_0_8z = celloutsig_0_1z / { 1'h1, celloutsig_0_2z[4:3] };
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] / { 1'h1, in_data[177:175] };
  assign celloutsig_1_3z = celloutsig_1_0z[23:1] / { 1'h1, in_data[140:123], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z[15:2], celloutsig_1_1z } / { 1'h1, celloutsig_1_7z[7:1], celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_12z = celloutsig_0_2z[7:4] / { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[56:41], celloutsig_0_9z } / { 1'h1, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_24z = { in_data[21:18], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z } / { 1'h1, celloutsig_0_3z[8:5], celloutsig_0_21z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_3z[2:0] % { 1'h1, celloutsig_0_5z[11:10] };
  assign celloutsig_1_0z = in_data[150:125] % { 1'h1, in_data[168:144] };
  assign celloutsig_0_10z = { celloutsig_0_1z[1], celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[10:2] };
  assign celloutsig_1_19z = celloutsig_1_4z[8:3] % { 1'h1, celloutsig_1_13z[6:2] };
  assign celloutsig_0_5z = - { in_data[21:9], celloutsig_0_0z };
  assign celloutsig_0_63z = - { celloutsig_0_28z[2:0], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_62z };
  assign celloutsig_0_6z = - { in_data[87:83], celloutsig_0_2z };
  assign celloutsig_0_9z = - { celloutsig_0_2z[5:1], celloutsig_0_8z };
  assign celloutsig_1_13z = - { celloutsig_1_0z[6:0], celloutsig_1_2z };
  assign celloutsig_0_19z = - celloutsig_0_4z[7:4];
  assign celloutsig_0_21z = - { celloutsig_0_10z[6:5], celloutsig_0_9z };
  assign celloutsig_0_23z = - celloutsig_0_21z[9:4];
  assign celloutsig_0_4z = { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_3z[7:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_67z = celloutsig_0_17z[19:10] >> celloutsig_0_63z[9:0];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[184:178], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_4z[11:5] >> { celloutsig_0_10z[5:3], celloutsig_0_12z };
  assign celloutsig_0_1z = { in_data[49:48], celloutsig_0_0z } >> in_data[3:1];
  assign celloutsig_0_16z = { celloutsig_0_14z[1:0], celloutsig_0_12z } >> { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_9z[6:3] >> celloutsig_0_13z[6:3];
  assign celloutsig_0_25z = { celloutsig_0_23z[0], celloutsig_0_11z } >> celloutsig_0_14z[18:14];
  assign celloutsig_0_30z = celloutsig_0_18z[2:0] >> celloutsig_0_13z[5:3];
  assign celloutsig_0_57z = { celloutsig_0_9z[4:2], celloutsig_0_25z } << celloutsig_0_24z[11:4];
  assign celloutsig_1_7z = 10'h3ff << { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_62z = celloutsig_0_23z[5:2] ~^ celloutsig_0_27z[3:0];
  assign celloutsig_1_12z = { celloutsig_1_0z[8:0], celloutsig_1_8z } ~^ { celloutsig_1_3z[22:15], celloutsig_1_4z[8:1] };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z } ~^ { celloutsig_0_10z[4], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_2z[2:0], celloutsig_0_8z, celloutsig_0_15z } ~^ { celloutsig_0_18z[1], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_28z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_19z[0], celloutsig_0_12z, celloutsig_0_19z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_3z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_3z = { in_data[26:21], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_85z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_85z = { celloutsig_0_30z[2:1], celloutsig_0_11z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_8z = celloutsig_1_4z[6:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = celloutsig_0_6z[11:8];
  assign { out_data[145:128], out_data[101:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
