`timescale 1ns / 1ps

module tb_FSM_3;

  reg clk;
  reg reset;
  wire [15:0] out;

FSM_3 uut
(
    .clk(clk),
    .reset(reset),
    .out(out)
);

always #3 clk = ~clk;

initial begin
    // Initialize signals
    clk   = 0;
    reset = 0;
    #10;
    reset = 1;
end

initial begin
    #200;

    $display("Final FSM_3 output (r6, NOT result) = %b", out);
    $display("Expected value = 1111000000001111 (binary), 0xF00F (hex)");

    $finish;
end

endmodule
