vhdl-sources += fifo.vhd
constraint-sources += fifo.tcl
deps += hwdep.fifo
