// Seed: 256724731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  always_comb id_1 <= id_2;
  assign id_3 = -1 - 1;
  tri1 id_6;
  wire id_7, id_8;
  initial id_1 <= 1;
  wire id_9, id_10;
  int id_11;
  assign id_5 = 1'b0;
  generate
    begin : LABEL_0
      wire id_12;
    end
    supply1 id_13, id_14, id_15;
  endgenerate
  integer id_16 = -1;
  id_17(
      .id_0(id_7), .id_1(1'b0 + id_6), .id_2(1'd0), .id_3(id_10), .id_4(-1)
  );
  localparam id_18 = -1;
endmodule
module module_1 (
    id_1#(
        .id_2(-1),
        .id_3(-1),
        .id_4(id_5)
    ),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      id_6 <= 1 - 1;
      $display(id_7);
    end
  end
  tri1 id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_12,
      id_14,
      id_9
  );
  wire id_17;
  wire id_18;
  nor primCall (id_1, id_6, id_15, id_2);
  assign id_13 = 1'h0;
endmodule
