2018-07-11 11:45:44,374 INFO  The file ./tests\TRS.RTECONFIG.GEN.003.1\input\ASWC_A26.aswc.arxml is well-formed
2018-07-11 11:45:44,374 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\input\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-11 11:45:44,390 INFO  The file ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:45:44,390 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:45:44,390 INFO  The file ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:45:44,390 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-11 11:45:44,390 INFO  The file ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-11 11:45:44,390 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-11 11:45:44,390 INFO  The file ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-11 11:45:44,390 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
