set ::env(PROJECT_NAME) cf_fft
set ::env(DESIGN_TOP) cf_fft_256_16
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/cf_fft/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/cf_fft/rtl/cf_fft_256_16.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
