// Seed: 813132693
module module_0 (
    input logic id_0
);
  logic id_1;
  always #1{1'b0 / id_1, 1, 1'd0} <= 1 & 1;
  assign id_1 = id_1;
  logic id_2;
endmodule
