Version:11.8.0.26
ACTGENU_CALL:1
BATCH:T
FAM:PA3LCLP
OUTFORMAT:Verilog
LPMTYPE:LPM_PLL_CLKDLY
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:C:/Users/pyzhang/Desktop/working/backscatter-fpga/smartgen\delay_five_ns
GEN_BEHV_MODULE:F
SMARTGEN_DIE:UM4X4M1NLPLV
SMARTGEN_PACKAGE:vq100
AGENIII_IS_SUBPROJECT_LIBERO:T
DLYGL:6
CLKASRC:2
