# LiteX Ethernet
Basic vexriscv/picorv32 SoC with Ethernet connectivity generated by LiteX.

UART is 8N1 115200 baud with TX on J19 DATA_LED- and RX on J19 KEY+.
Default Ethernet IP is 192.168.1.20 which is configurable through the Makefile.

### Resources
  - [trabucayre/litexOnColorlightLab004](https://github.com/trabucayre/litexOnColorlightLab004)
  - [Running RISC-V core on small FPGA board](https://blog.pcbxprt.com/index.php/2020/07/19/running-risc-v-core-on-small-fpga-board/)
  - [GuzTech/colorlight_5a_75b.py](https://gist.github.com/GuzTech/6739255f45bdc8394df5db4c7b4a272f)
  - [enjoy-digital/colorlite](https://github.com/enjoy-digital/colorlite/blob/master/colorlite.py)
