<stg><name>cabac_top</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %initd_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %initd

]]></Node>
<StgValue><ssdm name="initd_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %globalCtx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %globalCtx

]]></Node>
<StgValue><ssdm name="globalCtx_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:2 %tempBst_2_024_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempBst_2_024_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
:3 %tempBst_3_025_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempBst_3_025_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_9, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_8, void @empty, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bitOut, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bitOut

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %initd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %initd, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:15 %streamCtxRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="streamCtxRAM"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:16 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamCtxRAM_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i8 %streamCtxRAM, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:18 %ctxTables = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctxTables"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:19 %tempBst_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempBst_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:20 %tempBst_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempBst_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="128">
<![CDATA[
:21 %initd_firstSlice = trunc i128 %initd_read

]]></Node>
<StgValue><ssdm name="initd_firstSlice"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %initd_sType = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %initd_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="initd_sType"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %initd_read, i32 64, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:24 %initd_cabac_init_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 96

]]></Node>
<StgValue><ssdm name="initd_cabac_init_flag"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25 %br_ln99 = br i1 %initd_firstSlice, void %.preheader.preheader, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:0 %zext_ln67 = zext i1 %initd_cabac_init_flag

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1 %initType_1 = xor i1 %initd_cabac_init_flag, i1 1

]]></Node>
<StgValue><ssdm name="initType_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:2 %zext_ln67_1 = zext i1 %initType_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %icmp_ln69 = icmp_eq  i32 %initd_sType, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:4 %initType_2 = select i1 %icmp_ln69, i2 %zext_ln67, i2 2

]]></Node>
<StgValue><ssdm name="initType_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %icmp_ln69_1 = icmp_eq  i32 %initd_sType, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:6 %initType_3 = select i1 %icmp_ln69_1, i2 %zext_ln67_1, i2 %initType_2

]]></Node>
<StgValue><ssdm name="initType_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7 %icmp_ln79 = icmp_eq  i2 %initType_3, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %icmp_ln79_1 = icmp_eq  i2 %initType_3, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 95

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:10 %a_assign = select i1 %tmp, i31 0, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="31">
<![CDATA[
_ifconv:11 %empty_31 = trunc i31 %a_assign

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:12 %cmp_i1_i_i_i_i_i = icmp_ult  i31 %a_assign, i31 51

]]></Node>
<StgValue><ssdm name="cmp_i1_i_i_i_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:13 %qp_assign = select i1 %cmp_i1_i_i_i_i_i, i6 %empty_31, i6 51

]]></Node>
<StgValue><ssdm name="qp_assign"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14 %empty_32 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="0">
<![CDATA[
_ifconv:15 %call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %empty_29 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:2 %empty_30 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initd_firstSlice" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3 %br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="0">
<![CDATA[
_ifconv:15 %call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:16 %empty_33 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17 %br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:0 %ctxWritten = phi i10 512, void %.preheader.preheader, i10 5, void %_ifconv

]]></Node>
<StgValue><ssdm name="ctxWritten"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:1 %empty_34 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:2 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:2 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:3 %empty_35 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:4 %empty_36 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:5 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:5 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:6 %tempBst_3_025_loc_load = load i8 %tempBst_3_025_loc

]]></Node>
<StgValue><ssdm name="tempBst_3_025_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:7 %tempBst_2_024_loc_load = load i8 %tempBst_2_024_loc

]]></Node>
<StgValue><ssdm name="tempBst_2_024_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:8 %empty_37 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:9 %call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:9 %call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:10 %binVal = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="binVal"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:11 %baeState_bstate_held_aligned_word = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:12 %baeState_bstate_n_bits_held = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:13 %baeState_bstate_currIdx = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:14 %baeState_ivlCurrRange_V = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:15 %baeState_ivlOffset_V = extractvalue i113 %call_ret

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="97" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:16 %call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:16 %call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:17 %binVal_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="binVal_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:18 %baeState_bstate_held_aligned_word_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word_1"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:19 %baeState_bstate_n_bits_held_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held_1"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:20 %baeState_bstate_currIdx_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx_1"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:21 %baeState_ivlCurrRange_V_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V_1"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:22 %baeState_ivlOffset_V_1 = extractvalue i113 %call_ret8

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:23 %call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:23 %call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:24 %binVal_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="binVal_2"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:25 %baeState_bstate_held_aligned_word_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:26 %baeState_bstate_n_bits_held_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held_2"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:27 %baeState_bstate_currIdx_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx_2"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:28 %baeState_ivlCurrRange_V_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V_2"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:29 %baeState_ivlOffset_V_2 = extractvalue i113 %call_ret1

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:30 %call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="114" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:30 %call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:31 %binVal_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="binVal_3"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:32 %baeState_bstate_held_aligned_word_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word_3"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:33 %baeState_bstate_n_bits_held_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held_3"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:34 %baeState_bstate_currIdx_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx_3"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:35 %baeState_ivlCurrRange_V_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V_3"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:36 %baeState_ivlOffset_V_3 = extractvalue i113 %call_ret2

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="121" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:37 %call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="122" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:37 %call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:38 %binVal_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="binVal_4"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:39 %baeState_bstate_held_aligned_word_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word_4"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:40 %baeState_bstate_n_bits_held_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held_4"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:41 %baeState_bstate_currIdx_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx_4"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:42 %baeState_ivlCurrRange_V_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V_4"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:43 %baeState_ivlOffset_V_4 = extractvalue i113 %call_ret3

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="129" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:44 %call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="130" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:44 %call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:45 %binVal_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="binVal_5"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:46 %baeState_bstate_held_aligned_word_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="baeState_bstate_held_aligned_word_5"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:47 %baeState_bstate_n_bits_held_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="baeState_bstate_n_bits_held_5"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:48 %baeState_bstate_currIdx_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="baeState_bstate_currIdx_5"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:49 %baeState_ivlCurrRange_V_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="baeState_ivlCurrRange_V_5"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:50 %baeState_ivlOffset_V_5 = extractvalue i113 %call_ret4

]]></Node>
<StgValue><ssdm name="baeState_ivlOffset_V_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:51 %call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="138" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="113" op_0_bw="113" op_1_bw="1" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="8" op_15_bw="7" op_16_bw="7" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:51 %call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="113">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:52 %binVal_6 = extractvalue i113 %call_ret5

]]></Node>
<StgValue><ssdm name="binVal_6"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:53 %outVal = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %binVal, i1 %binVal_1, i1 %binVal_2, i1 %binVal_3, i1 %binVal_4, i1 %binVal_5, i1 %binVal_6

]]></Node>
<StgValue><ssdm name="outVal"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:54 %zext_ln115 = zext i7 %outVal

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:55 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bitOut, i32 %zext_ln115

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="10" op_4_bw="8" op_5_bw="10" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:56 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="10" op_4_bw="8" op_5_bw="10" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:56 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:57 %ret_ln121 = ret

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
