# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd" \
"../../../../10_synchronizer.srcs/sources_1/new/synchronizer.vhd" \
"../../../../10_synchronizer.srcs/sim_1/new/tb_synchronizing.vhd" \

# Do not sort compile order
nosort
