# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Copying /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:22:25 on Dec 11,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/dcfifo.v 
# -- Compiling module dcfifo
# 
# Top level modules:
# 	dcfifo
# End time: 20:22:25 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:22:25 on Dec 11,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/dp_dcram.v 
# -- Compiling module dp_dcram
# 
# Top level modules:
# 	dp_dcram
# End time: 20:22:25 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 20:22:25 on Dec 11,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr test_lfsr.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:22:26 on Dec 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 20:22:26 on Dec 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading work.dcfifo(fast)
# Loading work.dp_dcram(fast)
# ** Note: $finish    : test_lfsr.v(115)
#    Time: 811 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at test_lfsr.v line 115
# End time: 20:24:44 on Dec 11,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
