// [ch3]

def RISCVCPU : Target {}