

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s'
================================================================
* Date:           Wed Feb 28 06:41:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.165 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      710|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|      237|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|      237|      719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+-----------------------------------+-----------+
    |                 Instance                |               Module              | Expression|
    +-----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_17ns_28_1_1_U8697  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8698  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8699  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8700  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8701  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    +-----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_exp_table1     |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                             |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_777_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_15_fu_821_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_19_fu_914_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_8_fu_747_p2                |     +    |      0|  0|  18|          18|          18|
    |ret_V_1_fu_900_p2                 |     +    |      0|  0|  19|          19|          19|
    |ret_V_fu_807_p2                   |     +    |      0|  0|  19|          19|          19|
    |sub_ln1193_1_fu_329_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_2_fu_385_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_3_fu_441_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_4_fu_497_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_fu_273_p2              |     -    |      0|  0|  19|          19|          19|
    |and_ln786_1_fu_357_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_413_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_469_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_525_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_301_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_933_p2             |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_841_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_223_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_2_fu_237_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_3_fu_251_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_fu_209_p2             |   icmp   |      0|  0|  20|          18|          18|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_375_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_431_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_487_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_543_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_859_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_951_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_319_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_12_fu_761_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_13_fu_791_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_16_fu_881_p3               |  select  |      0|  0|  18|           1|          18|
    |select_ln340_12_fu_865_p3         |  select  |      0|  0|  18|           1|          17|
    |select_ln340_14_fu_967_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_593_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_627_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_661_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_695_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_559_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_601_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_635_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_669_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_703_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_873_p3          |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_975_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_567_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_229_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln65_2_fu_243_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln65_fu_215_p3             |  select  |      0|  0|  18|           1|          18|
    |x_max_V_fu_257_p3                 |  select  |      0|  0|  18|           1|          18|
    |y_V_1_fu_609_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_643_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_677_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_711_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_983_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_575_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_847_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_853_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_939_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_945_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_369_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_425_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_481_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_537_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_307_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_363_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_419_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_475_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_531_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_313_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_351_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_407_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_463_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_519_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_835_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_927_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_295_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 710|         342|         670|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |exp_res_0_V_reg_1145                |  17|   0|   17|          0|
    |exp_res_0_V_reg_1145_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_1150                |  17|   0|   17|          0|
    |exp_res_1_V_reg_1150_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_1155                |  17|   0|   17|          0|
    |exp_res_2_V_reg_1155_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_1160                |  17|   0|   17|          0|
    |exp_res_3_V_reg_1160_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_4_V_reg_1176                |  17|   0|   17|          0|
    |p_Val2_16_reg_1170                  |  18|   0|   18|          0|
    |y_V_1_reg_1105                      |  10|   0|   10|          0|
    |y_V_2_reg_1110                      |  10|   0|   10|          0|
    |y_V_3_reg_1115                      |  10|   0|   10|          0|
    |y_V_4_reg_1120                      |  10|   0|   10|          0|
    |y_V_4_reg_1120_pp0_iter1_reg        |  10|   0|   10|          0|
    |y_V_reg_1100                        |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 237|   0|  237|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|data_0_V_read   |  in |   18|   ap_none  |                         data_0_V_read                         |    scalar    |
|data_1_V_read   |  in |   18|   ap_none  |                         data_1_V_read                         |    scalar    |
|data_2_V_read   |  in |   18|   ap_none  |                         data_2_V_read                         |    scalar    |
|data_3_V_read   |  in |   18|   ap_none  |                         data_3_V_read                         |    scalar    |
|data_4_V_read   |  in |   18|   ap_none  |                         data_4_V_read                         |    scalar    |
|res_0_V         | out |   18|   ap_vld   |                            res_0_V                            |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                            res_0_V                            |    pointer   |
|res_1_V         | out |   18|   ap_vld   |                            res_1_V                            |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                            res_1_V                            |    pointer   |
|res_2_V         | out |   18|   ap_vld   |                            res_2_V                            |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                            res_2_V                            |    pointer   |
|res_3_V         | out |   18|   ap_vld   |                            res_3_V                            |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                            res_3_V                            |    pointer   |
|res_4_V         | out |   18|   ap_vld   |                            res_4_V                            |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                            res_4_V                            |    pointer   |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

