module tb;
    reg  [1:0] a, b;
    wire a_gt_b, a_eq_b, a_lt_b;
    comparator_2bit DUT (.a(a),.b(b),.a_gt_b(a_gt_b),.a_eq_b(a_eq_b),.a_lt_b(a_lt_b) );

    initial begin
        $monitor("%t=0t:a=%b,b=%b,a>b=%b,a==b=%b,a<b=%b",$time, a, b, a_gt_b, a_eq_b, a_lt_b);
        #4 a = 2'b10; b = 2'b01; 
        #4 a = 2'b11; b = 2'b11; 
        #4 a = 2'b00; b = 2'b10; 
        #10 $finish;
    end
endmodule
