# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" \
"../../../../project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" \
"../../../../project_1.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
