# Correction file for modeling chassis 2
#
# These changes modify the original wire lists to be more
# amenable to VHDL modeling.
#
# Use model supplied clock (in place of ring oscillator) --
# this is done by file chassis2clocks.corr
