-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "10/25/2018 09:31:32"

-- 
-- Device: Altera EP4CE10F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	eth_sdram_vga IS
    PORT (
	clk : IN std_logic;
	rst_n : IN std_logic;
	eth_rx_clk : IN std_logic;
	eth_rxdv : IN std_logic;
	eth_rx_data : IN std_logic_vector(3 DOWNTO 0);
	eth_tx_en : OUT std_logic;
	eth_rst_n : OUT std_logic;
	sdram_clk : OUT std_logic;
	sdram_cke : OUT std_logic;
	sdram_cs_n : OUT std_logic;
	sdram_ras_n : OUT std_logic;
	sdram_cas_n : OUT std_logic;
	sdram_we_n : OUT std_logic;
	sdram_ba : OUT std_logic_vector(1 DOWNTO 0);
	sdram_addr : OUT std_logic_vector(12 DOWNTO 0);
	sdram_data : INOUT std_logic_vector(15 DOWNTO 0);
	sdram_dqm : OUT std_logic_vector(1 DOWNTO 0);
	vga_hs : OUT std_logic;
	vga_vs : OUT std_logic;
	vga_rgb : OUT std_logic_vector(15 DOWNTO 0)
	);
END eth_sdram_vga;

-- Design Ports Information
-- eth_tx_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rst_n	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_clk	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cke	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cs_n	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ras_n	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cas_n	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_we_n	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hs	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_vs	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[4]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[10]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[11]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[14]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_rgb[15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[1]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[2]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[5]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[6]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[7]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[13]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[15]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rx_clk	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rx_data[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rxdv	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rx_data[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rx_data[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- eth_rx_data[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF eth_sdram_vga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_eth_rx_clk : std_logic;
SIGNAL ww_eth_rxdv : std_logic;
SIGNAL ww_eth_rx_data : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_eth_tx_en : std_logic;
SIGNAL ww_eth_rst_n : std_logic;
SIGNAL ww_sdram_clk : std_logic;
SIGNAL ww_sdram_cke : std_logic;
SIGNAL ww_sdram_cs_n : std_logic;
SIGNAL ww_sdram_ras_n : std_logic;
SIGNAL ww_sdram_cas_n : std_logic;
SIGNAL ww_sdram_we_n : std_logic;
SIGNAL ww_sdram_ba : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_addr : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_sdram_dqm : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_vga_hs : std_logic;
SIGNAL ww_vga_vs : std_logic;
SIGNAL ww_vga_rgb : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sys_rst_n~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \eth_rx_clk~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \sys_rst_n~0_combout\ : std_logic;
SIGNAL \sys_rst_n~0clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~27\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~30\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~q\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[0]~10_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[3]~17\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[4]~18_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[4]~19\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[5]~20_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[5]~21\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[6]~22_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[6]~23\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[7]~24_combout\ : std_logic;
SIGNAL \u_vga_driver|Equal0~0_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[7]~25\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[8]~26_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[8]~27\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[9]~28_combout\ : std_logic;
SIGNAL \u_vga_driver|Equal0~1_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan8~0_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[0]~11\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[1]~12_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[1]~13\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[2]~14_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[2]~15\ : std_logic;
SIGNAL \u_vga_driver|cnt_h[3]~16_combout\ : std_logic;
SIGNAL \u_vga_driver|Equal0~2_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan2~2_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan2~0_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan6~0_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[0]~10_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[8]~27\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[9]~28_combout\ : std_logic;
SIGNAL \u_vga_driver|Equal0~3_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan9~0_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan9~1_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[0]~11\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[1]~12_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[1]~13\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[2]~14_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[2]~15\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[3]~16_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[3]~17\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[4]~18_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[4]~19\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[5]~20_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[5]~21\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[6]~22_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[6]~23\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[7]~24_combout\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[7]~25\ : std_logic;
SIGNAL \u_vga_driver|cnt_v[8]~26_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_en~2_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan4~0_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan4~1_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_en~3_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~40\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \eth_rxdv~input_o\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_data[3]~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_byte_sw~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_byte_sw~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_byte_val~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[0]~17_combout\ : std_logic;
SIGNAL \eth_rx_data[3]~input_o\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_data[7]~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[7]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[0]~6_combout\ : std_logic;
SIGNAL \eth_rx_data[2]~input_o\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_data[6]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~21\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[3]~22_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal7~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal1~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|LessThan0~0_combout\ : std_logic;
SIGNAL \eth_rx_data[1]~input_o\ : std_logic;
SIGNAL \eth_rx_data[0]~input_o\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_data[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal0~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal0~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~11_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector13~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[1]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[47]~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[17]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[12]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[20]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[0]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[8]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[16]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[21]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[29]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[6]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[2]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[10]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[22]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[30]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[38]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[46]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[7]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[3]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[35]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[43]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[33]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[34]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_mac[42]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal6~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~13_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~11_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~12_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~15_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal5~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector13~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector13~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|error_en~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector6~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector6~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_rx_end~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_idle~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_idle~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~17_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[3]~23\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[4]~24_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[23]~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[23]~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[15]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[5]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[11]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[0]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[1]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[2]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|LessThan2~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[16]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[18]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[19]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[21]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[23]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|des_ip[20]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|always3~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|skip_en~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector13~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~11_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~12_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal7~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~13_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|ip_head_byte_num[3]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|ip_head_byte_num[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add1~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~15_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[0]~7\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[1]~18_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[1]~19\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cnt[2]~20_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[3]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[4]~13_cout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[4]~15\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[5]~17\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[6]~19\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[7]~20_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~19_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[6]~18_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[5]~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[4]~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[3]~38_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[2]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[1]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[0]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~1\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~3\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~5\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~7\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~9\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~11\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~13\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~12_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[12]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[11]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[9]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[8]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[7]~21\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[8]~23\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[9]~25\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[10]~27\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[11]~29\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[12]~30_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[11]~28_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[10]~26_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[9]~24_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[8]~22_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~15\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~17\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~19\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~21\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~23\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~24_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[13]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[12]~31\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[13]~32_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~25\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~26_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~8_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~22_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~18_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~20_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[0]~18\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[1]~19_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[1]~20\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[2]~21_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[2]~22\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[3]~23_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[3]~24\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[4]~25_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[4]~26\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[5]~27_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[5]~28\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[6]~29_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[6]~30\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[7]~31_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[7]~32\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[8]~33_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[8]~34\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[9]~35_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[9]~36\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[10]~37_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[10]~38\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[11]~39_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[11]~40\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[12]~41_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[12]~42\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[13]~43_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[13]~44\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[14]~45_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[14]~46\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[15]~47_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[14]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[13]~33\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[14]~34_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~27\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~28_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|udp_byte_num[15]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[14]~35\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_byte_num[15]~36_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~29\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Add5~30_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Equal15~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~15_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~17_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~11_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~12_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~13_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector7~18_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|skip_en~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector1~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector1~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_preamble~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector2~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_eth_head~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|Selector3~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_ip_head~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_udp_head~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_udp_head~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_rx_data~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|cur_state.st_rx_data~q\ : std_logic;
SIGNAL \u_udp|u_ip_receive|data_cnt[15]~16_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_en~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_en~q\ : std_logic;
SIGNAL \comb_5|rec_en_flag~q\ : std_logic;
SIGNAL \comb_5|udp_rec_en_16~0_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_en_16~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_en_16~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[0]~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[16]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[16]~0_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[17]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[1]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~1_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[2]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[18]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[19]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[3]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~3_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[4]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[20]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~4_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[5]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[21]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~5_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[6]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[22]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~6_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[23]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[7]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~7_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[24]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[24]~2_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[8]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[8]~3_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[9]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[25]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~9_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[26]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[10]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~10_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[27]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[11]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~11_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[28]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[12]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~12_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[13]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[29]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~13_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[14]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[30]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~14_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[31]~feeder_combout\ : std_logic;
SIGNAL \u_udp|u_ip_receive|rec_data[15]~feeder_combout\ : std_logic;
SIGNAL \comb_5|udp_rec_data_16~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder_combout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~42\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~42\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2~q\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan0~0_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan1~0_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan1~1_combout\ : std_logic;
SIGNAL \u_vga_driver|LessThan2~1_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_en~5_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_en~4_combout\ : std_logic;
SIGNAL \sdram_data[0]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \sdram_data[1]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[2]~input_o\ : std_logic;
SIGNAL \sdram_data[3]~input_o\ : std_logic;
SIGNAL \sdram_data[4]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[5]~input_o\ : std_logic;
SIGNAL \sdram_data[6]~input_o\ : std_logic;
SIGNAL \sdram_data[7]~input_o\ : std_logic;
SIGNAL \sdram_data[8]~input_o\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[0]~0_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[1]~1_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[2]~2_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[3]~3_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[4]~4_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[5]~5_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[6]~6_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[7]~7_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[8]~8_combout\ : std_logic;
SIGNAL \sdram_data[9]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[10]~input_o\ : std_logic;
SIGNAL \sdram_data[11]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[12]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[13]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[14]~input_o\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[15]~input_o\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[9]~9_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[10]~10_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[11]~11_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[12]~12_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[13]~13_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[14]~14_combout\ : std_logic;
SIGNAL \u_vga_driver|vga_rgb[15]~15_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|udp_byte_num\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|rec_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|ip_head_byte_num\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|des_mac\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|des_ip\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|data_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|data_byte_num\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_udp|u_ip_receive|cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comb_5|udp_rec_data_16\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga_driver|cnt_h\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_vga_driver|cnt_v\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_sys_rst_n~0clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_ba\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\ : std_logic_vector(3 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_rst_n <= rst_n;
ww_eth_rx_clk <= eth_rx_clk;
ww_eth_rxdv <= eth_rxdv;
ww_eth_rx_data <= eth_rx_data;
eth_tx_en <= ww_eth_tx_en;
eth_rst_n <= ww_eth_rst_n;
sdram_clk <= ww_sdram_clk;
sdram_cke <= ww_sdram_cke;
sdram_cs_n <= ww_sdram_cs_n;
sdram_ras_n <= ww_sdram_ras_n;
sdram_cas_n <= ww_sdram_cas_n;
sdram_we_n <= ww_sdram_we_n;
sdram_ba <= ww_sdram_ba;
sdram_addr <= ww_sdram_addr;
sdram_dqm <= ww_sdram_dqm;
vga_hs <= ww_vga_hs;
vga_vs <= ww_vga_vs;
vga_rgb <= ww_vga_rgb;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(8) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(7) & 
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(6) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(5) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(4) & 
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(3) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(2) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(1) & 
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ <= (gnd & gnd & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(15) & 
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(14) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(13) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(12) & 
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(11) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(10) & \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(9));

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(0);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(1);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(2);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(3);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(4);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(5);
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(6);

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (\comb_5|udp_rec_data_16\(8) & \comb_5|udp_rec_data_16\(7) & \comb_5|udp_rec_data_16\(6) & \comb_5|udp_rec_data_16\(5) & 
\comb_5|udp_rec_data_16\(4) & \comb_5|udp_rec_data_16\(3) & \comb_5|udp_rec_data_16\(2) & \comb_5|udp_rec_data_16\(1) & \comb_5|udp_rec_data_16\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ <= (gnd & gnd & \comb_5|udp_rec_data_16\(15) & \comb_5|udp_rec_data_16\(14) & \comb_5|udp_rec_data_16\(13) & \comb_5|udp_rec_data_16\(12) & 
\comb_5|udp_rec_data_16\(11) & \comb_5|udp_rec_data_16\(10) & \comb_5|udp_rec_data_16\(9));

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2) & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ <= (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(0);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(1);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(2);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(3);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(4);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(5);
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(6);

\sys_rst_n~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sys_rst_n~0_combout\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(0));

\rst_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_n~input_o\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_rst_n~inputclkctrl_outclk\ <= NOT \rst_n~inputclkctrl_outclk\;
\ALT_INV_sys_rst_n~0clkctrl_outclk\ <= NOT \sys_rst_n~0clkctrl_outclk\;
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ <= NOT \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\;
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(12) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(12);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(11) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(11);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(10) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(10);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(9) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(9);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(8) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(8);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(7) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(7);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(6) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(6);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(5) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(5);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(4) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(4);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(3) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(3);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(2) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(2);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(1) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(1);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(0) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(0);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_ba\(1) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba\(1);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_ba\(0) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba\(0);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(0) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(0);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(1) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(1);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(2) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(2);
\u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(3) <= NOT \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(3);

-- Location: IOOBUF_X0_Y6_N23
\eth_tx_en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_eth_tx_en);

-- Location: IOOBUF_X0_Y9_N9
\eth_rst_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_eth_rst_n);

-- Location: IOOBUF_X28_Y24_N9
\sdram_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_sdram_clk);

-- Location: IOOBUF_X34_Y18_N23
\sdram_cke~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(4),
	devoe => ww_devoe,
	o => ww_sdram_cke);

-- Location: IOOBUF_X25_Y0_N16
\sdram_cs_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(3),
	devoe => ww_devoe,
	o => ww_sdram_cs_n);

-- Location: IOOBUF_X34_Y6_N16
\sdram_ras_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(2),
	devoe => ww_devoe,
	o => ww_sdram_ras_n);

-- Location: IOOBUF_X34_Y11_N9
\sdram_cas_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(1),
	devoe => ww_devoe,
	o => ww_sdram_cas_n);

-- Location: IOOBUF_X34_Y11_N2
\sdram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(0),
	devoe => ww_devoe,
	o => ww_sdram_we_n);

-- Location: IOOBUF_X34_Y20_N16
\sdram_ba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_ba\(0),
	devoe => ww_devoe,
	o => ww_sdram_ba(0));

-- Location: IOOBUF_X34_Y17_N2
\sdram_ba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_ba\(1),
	devoe => ww_devoe,
	o => ww_sdram_ba(1));

-- Location: IOOBUF_X23_Y24_N23
\sdram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(0),
	devoe => ww_devoe,
	o => ww_sdram_addr(0));

-- Location: IOOBUF_X28_Y24_N16
\sdram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(1),
	devoe => ww_devoe,
	o => ww_sdram_addr(1));

-- Location: IOOBUF_X32_Y24_N16
\sdram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(2),
	devoe => ww_devoe,
	o => ww_sdram_addr(2));

-- Location: IOOBUF_X32_Y24_N9
\sdram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(3),
	devoe => ww_devoe,
	o => ww_sdram_addr(3));

-- Location: IOOBUF_X28_Y24_N2
\sdram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(4),
	devoe => ww_devoe,
	o => ww_sdram_addr(4));

-- Location: IOOBUF_X21_Y24_N2
\sdram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(5),
	devoe => ww_devoe,
	o => ww_sdram_addr(5));

-- Location: IOOBUF_X34_Y18_N2
\sdram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(6),
	devoe => ww_devoe,
	o => ww_sdram_addr(6));

-- Location: IOOBUF_X34_Y20_N2
\sdram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(7),
	devoe => ww_devoe,
	o => ww_sdram_addr(7));

-- Location: IOOBUF_X34_Y20_N9
\sdram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(8),
	devoe => ww_devoe,
	o => ww_sdram_addr(8));

-- Location: IOOBUF_X34_Y19_N2
\sdram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(9),
	devoe => ww_devoe,
	o => ww_sdram_addr(9));

-- Location: IOOBUF_X34_Y19_N16
\sdram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(10),
	devoe => ww_devoe,
	o => ww_sdram_addr(10));

-- Location: IOOBUF_X34_Y19_N9
\sdram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(11),
	devoe => ww_devoe,
	o => ww_sdram_addr(11));

-- Location: IOOBUF_X34_Y18_N16
\sdram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_cmd|ALT_INV_sdram_addr\(12),
	devoe => ww_devoe,
	o => ww_sdram_addr(12));

-- Location: IOOBUF_X34_Y10_N2
\sdram_dqm[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdram_dqm(0));

-- Location: IOOBUF_X34_Y17_N16
\sdram_dqm[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdram_dqm(1));

-- Location: IOOBUF_X25_Y24_N23
\vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|LessThan0~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_hs);

-- Location: IOOBUF_X21_Y24_N16
\vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|LessThan1~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_vs);

-- Location: IOOBUF_X5_Y24_N23
\vga_rgb[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(0));

-- Location: IOOBUF_X5_Y24_N16
\vga_rgb[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(1));

-- Location: IOOBUF_X3_Y24_N23
\vga_rgb[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(2));

-- Location: IOOBUF_X3_Y24_N16
\vga_rgb[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(3));

-- Location: IOOBUF_X5_Y24_N2
\vga_rgb[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(4));

-- Location: IOOBUF_X11_Y24_N9
\vga_rgb[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(5));

-- Location: IOOBUF_X11_Y24_N2
\vga_rgb[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(6));

-- Location: IOOBUF_X9_Y24_N23
\vga_rgb[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(7));

-- Location: IOOBUF_X9_Y24_N16
\vga_rgb[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(8));

-- Location: IOOBUF_X5_Y24_N9
\vga_rgb[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(9));

-- Location: IOOBUF_X7_Y24_N16
\vga_rgb[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(10));

-- Location: IOOBUF_X21_Y24_N9
\vga_rgb[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(11));

-- Location: IOOBUF_X16_Y24_N9
\vga_rgb[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(12));

-- Location: IOOBUF_X16_Y24_N2
\vga_rgb[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(13));

-- Location: IOOBUF_X16_Y24_N23
\vga_rgb[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(14));

-- Location: IOOBUF_X16_Y24_N16
\vga_rgb[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_driver|vga_rgb[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_vga_rgb(15));

-- Location: IOOBUF_X32_Y0_N23
\sdram_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(0),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(0));

-- Location: IOOBUF_X34_Y2_N16
\sdram_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(1),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(1));

-- Location: IOOBUF_X34_Y4_N23
\sdram_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(2),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(2));

-- Location: IOOBUF_X34_Y3_N23
\sdram_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(3),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(3));

-- Location: IOOBUF_X34_Y8_N23
\sdram_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(4),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(4));

-- Location: IOOBUF_X34_Y7_N9
\sdram_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(5),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(5));

-- Location: IOOBUF_X32_Y0_N16
\sdram_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(6),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(6));

-- Location: IOOBUF_X34_Y3_N16
\sdram_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(7),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(7));

-- Location: IOOBUF_X34_Y17_N23
\sdram_data[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(8),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(8));

-- Location: IOOBUF_X34_Y9_N23
\sdram_data[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(9),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(9));

-- Location: IOOBUF_X34_Y9_N2
\sdram_data[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(10),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(10));

-- Location: IOOBUF_X34_Y10_N9
\sdram_data[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(11),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(11));

-- Location: IOOBUF_X34_Y9_N16
\sdram_data[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(12),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(12));

-- Location: IOOBUF_X34_Y9_N9
\sdram_data[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(13),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(13));

-- Location: IOOBUF_X34_Y8_N16
\sdram_data[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(14),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(14));

-- Location: IOOBUF_X34_Y8_N9
\sdram_data[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(15),
	oe => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => sdram_data(15));

-- Location: IOIBUF_X0_Y11_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: CLKCTRL_G0
\rst_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_n~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\u_pll_clk|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 2,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 2,
	c1_high => 3,
	c1_initial => 2,
	c1_low => 3,
	c1_mode => "even",
	c1_ph => 2,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 1,
	c2_low => 3,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "0",
	clk2_counter => "c2",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 2,
	clk2_phase_shift => "-2083",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 2,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3267,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_rst_n~inputclkctrl_outclk\,
	fbin => \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: IOIBUF_X13_Y0_N15
\eth_rx_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rx_clk,
	o => \eth_rx_clk~input_o\);

-- Location: LCCOMB_X13_Y4_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X22_Y10_N0
\u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: FF_X22_Y10_N1
\u_pll_clk|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	d => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X22_Y10_N6
\sys_rst_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_rst_n~0_combout\ = ((!\u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\) # (!\u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_n~input_o\,
	datac => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \sys_rst_n~0_combout\);

-- Location: CLKCTRL_G5
\sys_rst_n~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sys_rst_n~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sys_rst_n~0clkctrl_outclk\);

-- Location: FF_X13_Y4_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X13_Y4_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X13_Y4_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X13_Y4_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X13_Y4_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X13_Y4_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X13_Y4_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X13_Y4_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X13_Y4_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X13_Y4_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X13_Y4_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X12_Y4_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X12_Y4_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X12_Y4_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X12_Y4_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X12_Y4_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X12_Y4_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X12_Y4_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X12_Y4_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X12_Y4_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: LCCOMB_X12_Y4_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X12_Y4_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\);

-- Location: FF_X12_Y4_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\);

-- Location: LCCOMB_X12_Y4_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X12_Y4_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: LCCOMB_X12_Y4_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X12_Y4_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X12_Y4_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X12_Y4_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X13_Y4_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X13_Y4_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X13_Y4_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X13_Y4_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X12_Y4_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X12_Y4_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X23_Y9_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0) $ (VCC)
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\ = CARRY(\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	datad => VCC,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\);

-- Location: LCCOMB_X23_Y9_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3) 
-- & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\);

-- Location: LCCOMB_X23_Y9_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~17\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\);

-- Location: FF_X23_Y9_N15
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4));

-- Location: LCCOMB_X23_Y9_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5) 
-- & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~19\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\);

-- Location: FF_X23_Y9_N17
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5));

-- Location: LCCOMB_X23_Y9_N18
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~21\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\);

-- Location: FF_X23_Y9_N19
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6));

-- Location: LCCOMB_X23_Y9_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7) 
-- & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~23\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\);

-- Location: FF_X23_Y9_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7));

-- Location: LCCOMB_X23_Y9_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~27\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~25\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~27\);

-- Location: FF_X23_Y9_N23
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8));

-- Location: LCCOMB_X23_Y9_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) $ (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~27\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28_combout\);

-- Location: FF_X23_Y9_N25
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9));

-- Location: LCCOMB_X22_Y9_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\);

-- Location: LCCOMB_X22_Y9_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\);

-- Location: LCCOMB_X22_Y8_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0)) # ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\);

-- Location: LCCOMB_X22_Y8_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\ = ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\);

-- Location: LCCOMB_X22_Y10_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (\rst_n~input_o\ & (\u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\ & 
-- \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datab => \rst_n~input_o\,
	datac => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\);

-- Location: LCCOMB_X29_Y11_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0) $ (VCC)
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\ = CARRY(\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0),
	datad => VCC,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\);

-- Location: LCCOMB_X29_Y11_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\);

-- Location: LCCOMB_X29_Y11_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~18\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\);

-- Location: FF_X29_Y11_N15
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4));

-- Location: LCCOMB_X29_Y11_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~20\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\);

-- Location: FF_X29_Y11_N17
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5));

-- Location: LCCOMB_X29_Y11_N18
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~22\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\);

-- Location: FF_X29_Y11_N19
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6));

-- Location: LCCOMB_X29_Y11_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~24\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\);

-- Location: FF_X29_Y11_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7));

-- Location: LCCOMB_X29_Y11_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~26\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\);

-- Location: FF_X29_Y11_N23
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8));

-- Location: LCCOMB_X29_Y11_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~30\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~28\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~30\);

-- Location: FF_X29_Y11_N25
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9));

-- Location: LCCOMB_X29_Y11_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10) $ (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10),
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~30\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\);

-- Location: FF_X29_Y11_N27
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10));

-- Location: LCCOMB_X29_Y10_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3_combout\);

-- Location: LCCOMB_X29_Y11_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6) & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(7),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(6),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(4),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(5),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\);

-- Location: LCCOMB_X29_Y11_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0_combout\ = (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0_combout\);

-- Location: LCCOMB_X29_Y11_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3_combout\ & 
-- ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0_combout\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\);

-- Location: FF_X29_Y11_N7
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0));

-- Location: LCCOMB_X29_Y11_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~12\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\);

-- Location: FF_X29_Y11_N9
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1));

-- Location: LCCOMB_X29_Y11_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~14\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~16\);

-- Location: FF_X29_Y11_N11
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2));

-- Location: FF_X29_Y11_N13
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3));

-- Location: LCCOMB_X29_Y11_N30
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1) 
-- & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(3),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1_combout\);

-- Location: LCCOMB_X29_Y11_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(10),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(8),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2_combout\);

-- Location: LCCOMB_X21_Y8_N16
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\);

-- Location: LCCOMB_X21_Y8_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\ & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0_combout\);

-- Location: LCCOMB_X21_Y8_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0_combout\) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1_combout\ & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\ & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1_combout\);

-- Location: FF_X21_Y8_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\);

-- Location: LCCOMB_X21_Y8_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\ & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\);

-- Location: LCCOMB_X22_Y9_N10
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3_combout\);

-- Location: LCCOMB_X23_Y9_N28
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y9_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\);

-- Location: LCCOMB_X22_Y9_N20
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\);

-- Location: LCCOMB_X21_Y8_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\ & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\ & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\);

-- Location: LCCOMB_X21_Y8_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\);

-- Location: LCCOMB_X21_Y8_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\ $ (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4_combout\);

-- Location: FF_X21_Y8_N15
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1));

-- Location: LCCOMB_X21_Y9_N18
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\);

-- Location: LCCOMB_X12_Y4_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X12_Y4_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X12_Y5_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X16_Y6_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\);

-- Location: FF_X16_Y6_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9));

-- Location: FF_X12_Y4_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: FF_X12_Y5_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X16_Y6_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10));

-- Location: LCCOMB_X16_Y6_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\);

-- Location: FF_X16_Y6_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9));

-- Location: LCCOMB_X13_Y5_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X13_Y5_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X12_Y3_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X12_Y3_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X12_Y3_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X12_Y3_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X12_Y3_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X12_Y3_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X12_Y3_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X12_Y3_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X12_Y3_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X12_Y3_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X12_Y3_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: FF_X12_Y5_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X12_Y3_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ & !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\);

-- Location: FF_X12_Y3_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\);

-- Location: FF_X12_Y5_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X13_Y6_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\);

-- Location: FF_X13_Y6_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(9));

-- Location: FF_X12_Y5_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X13_Y6_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: FF_X13_Y6_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8));

-- Location: LCCOMB_X12_Y4_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X12_Y4_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X12_Y5_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: FF_X16_Y6_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8));

-- Location: LCCOMB_X16_Y6_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: FF_X16_Y6_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8));

-- Location: FF_X12_Y5_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X13_Y6_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: FF_X13_Y6_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7));

-- Location: FF_X12_Y4_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X12_Y5_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X16_Y6_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7));

-- Location: LCCOMB_X16_Y6_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: FF_X13_Y6_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7));

-- Location: LCCOMB_X12_Y4_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X12_Y4_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X12_Y5_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X12_Y5_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X16_Y6_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6));

-- Location: LCCOMB_X16_Y6_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: FF_X16_Y6_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6));

-- Location: FF_X12_Y5_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X13_Y6_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: FF_X13_Y6_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6));

-- Location: LCCOMB_X13_Y6_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: FF_X13_Y6_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5));

-- Location: FF_X12_Y4_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X14_Y5_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X16_Y6_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\);

-- Location: FF_X16_Y6_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5));

-- Location: LCCOMB_X16_Y6_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: FF_X16_Y6_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5));

-- Location: FF_X14_Y5_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X13_Y6_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: FF_X13_Y6_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4));

-- Location: LCCOMB_X13_Y4_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X13_Y4_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X14_Y5_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X16_Y6_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4));

-- Location: LCCOMB_X16_Y6_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X14_Y6_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\);

-- Location: FF_X14_Y6_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4));

-- Location: FF_X13_Y4_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X14_Y5_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X14_Y6_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout\);

-- Location: FF_X14_Y6_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3));

-- Location: LCCOMB_X14_Y6_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: FF_X14_Y6_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3));

-- Location: FF_X14_Y5_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X14_Y6_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: FF_X14_Y6_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3));

-- Location: FF_X13_Y4_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X14_Y5_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X14_Y6_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\);

-- Location: FF_X14_Y6_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2));

-- Location: LCCOMB_X14_Y6_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: FF_X14_Y6_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2));

-- Location: FF_X14_Y5_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X14_Y6_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: FF_X14_Y6_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2));

-- Location: LCCOMB_X13_Y4_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X13_Y4_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X14_Y5_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X14_Y6_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1));

-- Location: LCCOMB_X14_Y6_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: FF_X13_Y6_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1));

-- Location: FF_X13_Y5_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X14_Y6_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: FF_X13_Y6_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1));

-- Location: LCCOMB_X13_Y4_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X13_Y4_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: FF_X14_Y5_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X14_Y6_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\);

-- Location: FF_X14_Y6_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0));

-- Location: LCCOMB_X14_Y6_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: FF_X14_Y6_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0));

-- Location: LCCOMB_X13_Y5_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X13_Y5_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X14_Y6_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: FF_X14_Y6_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0));

-- Location: LCCOMB_X13_Y6_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0),
	datad => VCC,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X13_Y6_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1) & !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X13_Y6_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2) & 
-- ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2)))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2) & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X13_Y6_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3) & !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X13_Y6_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4) & !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X13_Y6_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & 
-- ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5)))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X13_Y6_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & 
-- ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6)))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X13_Y6_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7) & 
-- ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7)))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7) & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X13_Y6_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8) & !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X13_Y6_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17_cout\ $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(9),
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17_cout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X21_Y10_N22
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2_combout\);

-- Location: FF_X21_Y10_N23
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\);

-- Location: LCCOMB_X21_Y10_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ = ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1_combout\);

-- Location: LCCOMB_X21_Y10_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3_combout\);

-- Location: FF_X21_Y10_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\);

-- Location: LCCOMB_X22_Y8_N14
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)) # 
-- ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\ & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8_combout\);

-- Location: LCCOMB_X22_Y9_N18
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\);

-- Location: LCCOMB_X22_Y9_N8
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\);

-- Location: LCCOMB_X22_Y9_N30
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\ & \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\);

-- Location: LCCOMB_X22_Y8_N16
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\);

-- Location: LCCOMB_X22_Y8_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y8_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1_combout\);

-- Location: FF_X21_Y8_N9
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2));

-- Location: LCCOMB_X22_Y9_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0_combout\ = ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2)) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0_combout\);

-- Location: LCCOMB_X22_Y9_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\ = ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\);

-- Location: LCCOMB_X21_Y8_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y8_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1_combout\);

-- Location: LCCOMB_X21_Y10_N12
\u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder_combout\);

-- Location: FF_X21_Y10_N13
\u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~q\);

-- Location: LCCOMB_X21_Y10_N10
\u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder_combout\);

-- Location: FF_X21_Y10_N11
\u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~q\);

-- Location: CLKCTRL_G3
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y9_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X29_Y9_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X29_Y9_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X31_Y9_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X30_Y9_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X30_Y9_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X31_Y9_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X31_Y9_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X31_Y9_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X31_Y9_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X31_Y9_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X31_Y9_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X31_Y9_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\);

-- Location: FF_X31_Y9_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\);

-- Location: FF_X29_Y9_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X21_Y9_N10
\u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\);

-- Location: FF_X28_Y8_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X29_Y8_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X30_Y8_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X30_Y8_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X30_Y8_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X30_Y8_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X30_Y8_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X30_Y10_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X30_Y10_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X30_Y8_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X30_Y8_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X29_Y10_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X29_Y10_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X29_Y10_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: LCCOMB_X29_Y10_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\);

-- Location: FF_X29_Y10_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\);

-- Location: LCCOMB_X30_Y10_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X30_Y10_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X30_Y8_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X30_Y8_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X30_Y8_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X30_Y8_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X30_Y8_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X30_Y8_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X30_Y8_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: FF_X30_Y8_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X29_Y8_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X29_Y8_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X31_Y9_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X31_Y9_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: FF_X31_Y9_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X31_Y8_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y8_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: FF_X29_Y8_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X29_Y8_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X29_Y8_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X29_Y8_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y8_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X30_Y8_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X30_Y8_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\);

-- Location: LCCOMB_X28_Y8_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X28_Y8_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X28_Y8_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X28_Y8_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X29_Y8_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: FF_X30_Y8_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X30_Y8_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X29_Y8_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\) # 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X29_Y8_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X29_Y10_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X29_Y10_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X29_Y10_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: FF_X29_Y9_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X29_Y9_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X28_Y9_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X28_Y9_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X29_Y9_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: FF_X29_Y10_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X29_Y9_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X29_Y9_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X29_Y10_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X30_Y10_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X29_Y9_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y9_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X29_Y9_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X29_Y9_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull~combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull~combout\);

-- Location: LCCOMB_X22_Y9_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2)) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0_combout\);

-- Location: LCCOMB_X23_Y9_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0_combout\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y9_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull~combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) $ (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull~combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X30_Y8_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X30_Y8_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X30_Y8_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X30_Y8_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X30_Y8_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X30_Y8_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X28_Y8_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X28_Y8_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X30_Y8_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X30_Y8_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X30_Y10_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X30_Y10_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X30_Y10_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: FF_X29_Y10_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X29_Y9_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: FF_X29_Y9_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X29_Y9_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: FF_X29_Y9_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X29_Y9_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X29_Y9_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: FF_X29_Y9_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X29_Y9_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X29_Y9_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X29_Y9_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y9_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X30_Y9_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- ((!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X30_Y9_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: FF_X29_Y8_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X29_Y8_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X29_Y8_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: FF_X29_Y8_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X29_Y8_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X29_Y8_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X29_Y8_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X30_Y9_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X30_Y9_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X30_Y9_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X30_Y9_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y8_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X29_Y8_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X29_Y8_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X30_Y9_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X30_Y9_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: LCCOMB_X30_Y9_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # ((!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\);

-- Location: FF_X30_Y9_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X30_Y9_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty~combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: LCCOMB_X24_Y9_N0
\u_vga_driver|cnt_h[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[0]~10_combout\ = \u_vga_driver|cnt_h\(0) $ (VCC)
-- \u_vga_driver|cnt_h[0]~11\ = CARRY(\u_vga_driver|cnt_h\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(0),
	datad => VCC,
	combout => \u_vga_driver|cnt_h[0]~10_combout\,
	cout => \u_vga_driver|cnt_h[0]~11\);

-- Location: LCCOMB_X24_Y9_N6
\u_vga_driver|cnt_h[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[3]~16_combout\ = (\u_vga_driver|cnt_h\(3) & (!\u_vga_driver|cnt_h[2]~15\)) # (!\u_vga_driver|cnt_h\(3) & ((\u_vga_driver|cnt_h[2]~15\) # (GND)))
-- \u_vga_driver|cnt_h[3]~17\ = CARRY((!\u_vga_driver|cnt_h[2]~15\) # (!\u_vga_driver|cnt_h\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(3),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[2]~15\,
	combout => \u_vga_driver|cnt_h[3]~16_combout\,
	cout => \u_vga_driver|cnt_h[3]~17\);

-- Location: LCCOMB_X24_Y9_N8
\u_vga_driver|cnt_h[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[4]~18_combout\ = (\u_vga_driver|cnt_h\(4) & (\u_vga_driver|cnt_h[3]~17\ $ (GND))) # (!\u_vga_driver|cnt_h\(4) & (!\u_vga_driver|cnt_h[3]~17\ & VCC))
-- \u_vga_driver|cnt_h[4]~19\ = CARRY((\u_vga_driver|cnt_h\(4) & !\u_vga_driver|cnt_h[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(4),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[3]~17\,
	combout => \u_vga_driver|cnt_h[4]~18_combout\,
	cout => \u_vga_driver|cnt_h[4]~19\);

-- Location: FF_X24_Y9_N9
\u_vga_driver|cnt_h[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[4]~18_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(4));

-- Location: LCCOMB_X24_Y9_N10
\u_vga_driver|cnt_h[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[5]~20_combout\ = (\u_vga_driver|cnt_h\(5) & (!\u_vga_driver|cnt_h[4]~19\)) # (!\u_vga_driver|cnt_h\(5) & ((\u_vga_driver|cnt_h[4]~19\) # (GND)))
-- \u_vga_driver|cnt_h[5]~21\ = CARRY((!\u_vga_driver|cnt_h[4]~19\) # (!\u_vga_driver|cnt_h\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(5),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[4]~19\,
	combout => \u_vga_driver|cnt_h[5]~20_combout\,
	cout => \u_vga_driver|cnt_h[5]~21\);

-- Location: FF_X24_Y9_N11
\u_vga_driver|cnt_h[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[5]~20_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(5));

-- Location: LCCOMB_X24_Y9_N12
\u_vga_driver|cnt_h[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[6]~22_combout\ = (\u_vga_driver|cnt_h\(6) & (\u_vga_driver|cnt_h[5]~21\ $ (GND))) # (!\u_vga_driver|cnt_h\(6) & (!\u_vga_driver|cnt_h[5]~21\ & VCC))
-- \u_vga_driver|cnt_h[6]~23\ = CARRY((\u_vga_driver|cnt_h\(6) & !\u_vga_driver|cnt_h[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(6),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[5]~21\,
	combout => \u_vga_driver|cnt_h[6]~22_combout\,
	cout => \u_vga_driver|cnt_h[6]~23\);

-- Location: FF_X24_Y9_N13
\u_vga_driver|cnt_h[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[6]~22_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(6));

-- Location: LCCOMB_X24_Y9_N14
\u_vga_driver|cnt_h[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[7]~24_combout\ = (\u_vga_driver|cnt_h\(7) & (!\u_vga_driver|cnt_h[6]~23\)) # (!\u_vga_driver|cnt_h\(7) & ((\u_vga_driver|cnt_h[6]~23\) # (GND)))
-- \u_vga_driver|cnt_h[7]~25\ = CARRY((!\u_vga_driver|cnt_h[6]~23\) # (!\u_vga_driver|cnt_h\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(7),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[6]~23\,
	combout => \u_vga_driver|cnt_h[7]~24_combout\,
	cout => \u_vga_driver|cnt_h[7]~25\);

-- Location: FF_X24_Y9_N15
\u_vga_driver|cnt_h[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[7]~24_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(7));

-- Location: LCCOMB_X24_Y9_N26
\u_vga_driver|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|Equal0~0_combout\ = (!\u_vga_driver|cnt_h\(6) & (!\u_vga_driver|cnt_h\(7) & !\u_vga_driver|cnt_h\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(6),
	datac => \u_vga_driver|cnt_h\(7),
	datad => \u_vga_driver|cnt_h\(5),
	combout => \u_vga_driver|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y9_N16
\u_vga_driver|cnt_h[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[8]~26_combout\ = (\u_vga_driver|cnt_h\(8) & (\u_vga_driver|cnt_h[7]~25\ $ (GND))) # (!\u_vga_driver|cnt_h\(8) & (!\u_vga_driver|cnt_h[7]~25\ & VCC))
-- \u_vga_driver|cnt_h[8]~27\ = CARRY((\u_vga_driver|cnt_h\(8) & !\u_vga_driver|cnt_h[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(8),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[7]~25\,
	combout => \u_vga_driver|cnt_h[8]~26_combout\,
	cout => \u_vga_driver|cnt_h[8]~27\);

-- Location: FF_X24_Y9_N17
\u_vga_driver|cnt_h[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[8]~26_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(8));

-- Location: LCCOMB_X24_Y9_N18
\u_vga_driver|cnt_h[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[9]~28_combout\ = \u_vga_driver|cnt_h\(9) $ (\u_vga_driver|cnt_h[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(9),
	cin => \u_vga_driver|cnt_h[8]~27\,
	combout => \u_vga_driver|cnt_h[9]~28_combout\);

-- Location: FF_X24_Y9_N19
\u_vga_driver|cnt_h[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[9]~28_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(9));

-- Location: LCCOMB_X25_Y9_N28
\u_vga_driver|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|Equal0~1_combout\ = (\u_vga_driver|cnt_h\(8) & \u_vga_driver|cnt_h\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|cnt_h\(8),
	datad => \u_vga_driver|cnt_h\(9),
	combout => \u_vga_driver|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y9_N6
\u_vga_driver|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan8~0_combout\ = (\u_vga_driver|Equal0~1_combout\ & (((\u_vga_driver|cnt_h\(4) & \u_vga_driver|Equal0~2_combout\)) # (!\u_vga_driver|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(4),
	datab => \u_vga_driver|Equal0~2_combout\,
	datac => \u_vga_driver|Equal0~0_combout\,
	datad => \u_vga_driver|Equal0~1_combout\,
	combout => \u_vga_driver|LessThan8~0_combout\);

-- Location: FF_X24_Y9_N1
\u_vga_driver|cnt_h[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[0]~10_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(0));

-- Location: LCCOMB_X24_Y9_N2
\u_vga_driver|cnt_h[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[1]~12_combout\ = (\u_vga_driver|cnt_h\(1) & (!\u_vga_driver|cnt_h[0]~11\)) # (!\u_vga_driver|cnt_h\(1) & ((\u_vga_driver|cnt_h[0]~11\) # (GND)))
-- \u_vga_driver|cnt_h[1]~13\ = CARRY((!\u_vga_driver|cnt_h[0]~11\) # (!\u_vga_driver|cnt_h\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(1),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[0]~11\,
	combout => \u_vga_driver|cnt_h[1]~12_combout\,
	cout => \u_vga_driver|cnt_h[1]~13\);

-- Location: FF_X24_Y9_N3
\u_vga_driver|cnt_h[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[1]~12_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(1));

-- Location: LCCOMB_X24_Y9_N4
\u_vga_driver|cnt_h[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_h[2]~14_combout\ = (\u_vga_driver|cnt_h\(2) & (\u_vga_driver|cnt_h[1]~13\ $ (GND))) # (!\u_vga_driver|cnt_h\(2) & (!\u_vga_driver|cnt_h[1]~13\ & VCC))
-- \u_vga_driver|cnt_h[2]~15\ = CARRY((\u_vga_driver|cnt_h\(2) & !\u_vga_driver|cnt_h[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_h\(2),
	datad => VCC,
	cin => \u_vga_driver|cnt_h[1]~13\,
	combout => \u_vga_driver|cnt_h[2]~14_combout\,
	cout => \u_vga_driver|cnt_h[2]~15\);

-- Location: FF_X24_Y9_N5
\u_vga_driver|cnt_h[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[2]~14_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(2));

-- Location: FF_X24_Y9_N7
\u_vga_driver|cnt_h[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_h[3]~16_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_h\(3));

-- Location: LCCOMB_X24_Y9_N22
\u_vga_driver|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|Equal0~2_combout\ = (\u_vga_driver|cnt_h\(3) & (\u_vga_driver|cnt_h\(0) & (\u_vga_driver|cnt_h\(2) & \u_vga_driver|cnt_h\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(3),
	datab => \u_vga_driver|cnt_h\(0),
	datac => \u_vga_driver|cnt_h\(2),
	datad => \u_vga_driver|cnt_h\(1),
	combout => \u_vga_driver|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y9_N28
\u_vga_driver|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan2~2_combout\ = (!\u_vga_driver|cnt_h\(6) & (!\u_vga_driver|cnt_h\(4) & !\u_vga_driver|cnt_h\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(6),
	datac => \u_vga_driver|cnt_h\(4),
	datad => \u_vga_driver|cnt_h\(5),
	combout => \u_vga_driver|LessThan2~2_combout\);

-- Location: LCCOMB_X25_Y9_N4
\u_vga_driver|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan2~0_combout\ = (!\u_vga_driver|cnt_h\(8) & !\u_vga_driver|cnt_h\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|cnt_h\(8),
	datad => \u_vga_driver|cnt_h\(9),
	combout => \u_vga_driver|LessThan2~0_combout\);

-- Location: LCCOMB_X24_Y9_N30
\u_vga_driver|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan6~0_combout\ = (\u_vga_driver|LessThan2~0_combout\ & (((!\u_vga_driver|Equal0~2_combout\ & \u_vga_driver|LessThan2~2_combout\)) # (!\u_vga_driver|cnt_h\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|Equal0~2_combout\,
	datab => \u_vga_driver|LessThan2~2_combout\,
	datac => \u_vga_driver|cnt_h\(7),
	datad => \u_vga_driver|LessThan2~0_combout\,
	combout => \u_vga_driver|LessThan6~0_combout\);

-- Location: LCCOMB_X26_Y9_N4
\u_vga_driver|cnt_v[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[0]~10_combout\ = \u_vga_driver|cnt_v\(0) $ (VCC)
-- \u_vga_driver|cnt_v[0]~11\ = CARRY(\u_vga_driver|cnt_v\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(0),
	datad => VCC,
	combout => \u_vga_driver|cnt_v[0]~10_combout\,
	cout => \u_vga_driver|cnt_v[0]~11\);

-- Location: LCCOMB_X26_Y9_N20
\u_vga_driver|cnt_v[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[8]~26_combout\ = (\u_vga_driver|cnt_v\(8) & (\u_vga_driver|cnt_v[7]~25\ $ (GND))) # (!\u_vga_driver|cnt_v\(8) & (!\u_vga_driver|cnt_v[7]~25\ & VCC))
-- \u_vga_driver|cnt_v[8]~27\ = CARRY((\u_vga_driver|cnt_v\(8) & !\u_vga_driver|cnt_v[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(8),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[7]~25\,
	combout => \u_vga_driver|cnt_v[8]~26_combout\,
	cout => \u_vga_driver|cnt_v[8]~27\);

-- Location: LCCOMB_X26_Y9_N22
\u_vga_driver|cnt_v[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[9]~28_combout\ = \u_vga_driver|cnt_v\(9) $ (\u_vga_driver|cnt_v[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(9),
	cin => \u_vga_driver|cnt_v[8]~27\,
	combout => \u_vga_driver|cnt_v[9]~28_combout\);

-- Location: LCCOMB_X25_Y9_N8
\u_vga_driver|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|Equal0~3_combout\ = (\u_vga_driver|cnt_h\(4) & (\u_vga_driver|Equal0~2_combout\ & (\u_vga_driver|Equal0~0_combout\ & \u_vga_driver|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(4),
	datab => \u_vga_driver|Equal0~2_combout\,
	datac => \u_vga_driver|Equal0~0_combout\,
	datad => \u_vga_driver|Equal0~1_combout\,
	combout => \u_vga_driver|Equal0~3_combout\);

-- Location: FF_X26_Y9_N23
\u_vga_driver|cnt_v[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[9]~28_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(9));

-- Location: LCCOMB_X26_Y9_N28
\u_vga_driver|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan9~0_combout\ = (!\u_vga_driver|cnt_v\(4) & ((!\u_vga_driver|cnt_v\(3)) # (!\u_vga_driver|cnt_v\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(4),
	datac => \u_vga_driver|cnt_v\(2),
	datad => \u_vga_driver|cnt_v\(3),
	combout => \u_vga_driver|LessThan9~0_combout\);

-- Location: LCCOMB_X26_Y9_N30
\u_vga_driver|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan9~1_combout\ = (\u_vga_driver|cnt_v\(9) & (((\u_vga_driver|cnt_v\(5)) # (!\u_vga_driver|vga_en~2_combout\)) # (!\u_vga_driver|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(9),
	datab => \u_vga_driver|LessThan9~0_combout\,
	datac => \u_vga_driver|cnt_v\(5),
	datad => \u_vga_driver|vga_en~2_combout\,
	combout => \u_vga_driver|LessThan9~1_combout\);

-- Location: FF_X26_Y9_N5
\u_vga_driver|cnt_v[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[0]~10_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(0));

-- Location: LCCOMB_X26_Y9_N6
\u_vga_driver|cnt_v[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[1]~12_combout\ = (\u_vga_driver|cnt_v\(1) & (!\u_vga_driver|cnt_v[0]~11\)) # (!\u_vga_driver|cnt_v\(1) & ((\u_vga_driver|cnt_v[0]~11\) # (GND)))
-- \u_vga_driver|cnt_v[1]~13\ = CARRY((!\u_vga_driver|cnt_v[0]~11\) # (!\u_vga_driver|cnt_v\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(1),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[0]~11\,
	combout => \u_vga_driver|cnt_v[1]~12_combout\,
	cout => \u_vga_driver|cnt_v[1]~13\);

-- Location: FF_X26_Y9_N7
\u_vga_driver|cnt_v[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[1]~12_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(1));

-- Location: LCCOMB_X26_Y9_N8
\u_vga_driver|cnt_v[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[2]~14_combout\ = (\u_vga_driver|cnt_v\(2) & (\u_vga_driver|cnt_v[1]~13\ $ (GND))) # (!\u_vga_driver|cnt_v\(2) & (!\u_vga_driver|cnt_v[1]~13\ & VCC))
-- \u_vga_driver|cnt_v[2]~15\ = CARRY((\u_vga_driver|cnt_v\(2) & !\u_vga_driver|cnt_v[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(2),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[1]~13\,
	combout => \u_vga_driver|cnt_v[2]~14_combout\,
	cout => \u_vga_driver|cnt_v[2]~15\);

-- Location: FF_X26_Y9_N9
\u_vga_driver|cnt_v[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[2]~14_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(2));

-- Location: LCCOMB_X26_Y9_N10
\u_vga_driver|cnt_v[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[3]~16_combout\ = (\u_vga_driver|cnt_v\(3) & (!\u_vga_driver|cnt_v[2]~15\)) # (!\u_vga_driver|cnt_v\(3) & ((\u_vga_driver|cnt_v[2]~15\) # (GND)))
-- \u_vga_driver|cnt_v[3]~17\ = CARRY((!\u_vga_driver|cnt_v[2]~15\) # (!\u_vga_driver|cnt_v\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(3),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[2]~15\,
	combout => \u_vga_driver|cnt_v[3]~16_combout\,
	cout => \u_vga_driver|cnt_v[3]~17\);

-- Location: FF_X26_Y9_N11
\u_vga_driver|cnt_v[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[3]~16_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(3));

-- Location: LCCOMB_X26_Y9_N12
\u_vga_driver|cnt_v[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[4]~18_combout\ = (\u_vga_driver|cnt_v\(4) & (\u_vga_driver|cnt_v[3]~17\ $ (GND))) # (!\u_vga_driver|cnt_v\(4) & (!\u_vga_driver|cnt_v[3]~17\ & VCC))
-- \u_vga_driver|cnt_v[4]~19\ = CARRY((\u_vga_driver|cnt_v\(4) & !\u_vga_driver|cnt_v[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(4),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[3]~17\,
	combout => \u_vga_driver|cnt_v[4]~18_combout\,
	cout => \u_vga_driver|cnt_v[4]~19\);

-- Location: FF_X26_Y9_N13
\u_vga_driver|cnt_v[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[4]~18_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(4));

-- Location: LCCOMB_X26_Y9_N14
\u_vga_driver|cnt_v[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[5]~20_combout\ = (\u_vga_driver|cnt_v\(5) & (!\u_vga_driver|cnt_v[4]~19\)) # (!\u_vga_driver|cnt_v\(5) & ((\u_vga_driver|cnt_v[4]~19\) # (GND)))
-- \u_vga_driver|cnt_v[5]~21\ = CARRY((!\u_vga_driver|cnt_v[4]~19\) # (!\u_vga_driver|cnt_v\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(5),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[4]~19\,
	combout => \u_vga_driver|cnt_v[5]~20_combout\,
	cout => \u_vga_driver|cnt_v[5]~21\);

-- Location: FF_X26_Y9_N15
\u_vga_driver|cnt_v[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[5]~20_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(5));

-- Location: LCCOMB_X26_Y9_N16
\u_vga_driver|cnt_v[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[6]~22_combout\ = (\u_vga_driver|cnt_v\(6) & (\u_vga_driver|cnt_v[5]~21\ $ (GND))) # (!\u_vga_driver|cnt_v\(6) & (!\u_vga_driver|cnt_v[5]~21\ & VCC))
-- \u_vga_driver|cnt_v[6]~23\ = CARRY((\u_vga_driver|cnt_v\(6) & !\u_vga_driver|cnt_v[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(6),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[5]~21\,
	combout => \u_vga_driver|cnt_v[6]~22_combout\,
	cout => \u_vga_driver|cnt_v[6]~23\);

-- Location: FF_X26_Y9_N17
\u_vga_driver|cnt_v[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[6]~22_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(6));

-- Location: LCCOMB_X26_Y9_N18
\u_vga_driver|cnt_v[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|cnt_v[7]~24_combout\ = (\u_vga_driver|cnt_v\(7) & (!\u_vga_driver|cnt_v[6]~23\)) # (!\u_vga_driver|cnt_v\(7) & ((\u_vga_driver|cnt_v[6]~23\) # (GND)))
-- \u_vga_driver|cnt_v[7]~25\ = CARRY((!\u_vga_driver|cnt_v[6]~23\) # (!\u_vga_driver|cnt_v\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(7),
	datad => VCC,
	cin => \u_vga_driver|cnt_v[6]~23\,
	combout => \u_vga_driver|cnt_v[7]~24_combout\,
	cout => \u_vga_driver|cnt_v[7]~25\);

-- Location: FF_X26_Y9_N19
\u_vga_driver|cnt_v[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[7]~24_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(7));

-- Location: FF_X26_Y9_N21
\u_vga_driver|cnt_v[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_vga_driver|cnt_v[8]~26_combout\,
	clrn => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	sclr => \u_vga_driver|LessThan9~1_combout\,
	ena => \u_vga_driver|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_driver|cnt_v\(8));

-- Location: LCCOMB_X26_Y9_N2
\u_vga_driver|vga_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_en~2_combout\ = (!\u_vga_driver|cnt_v\(8) & (!\u_vga_driver|cnt_v\(7) & !\u_vga_driver|cnt_v\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_driver|cnt_v\(8),
	datac => \u_vga_driver|cnt_v\(7),
	datad => \u_vga_driver|cnt_v\(6),
	combout => \u_vga_driver|vga_en~2_combout\);

-- Location: LCCOMB_X26_Y9_N0
\u_vga_driver|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan4~0_combout\ = (!\u_vga_driver|cnt_v\(1)) # (!\u_vga_driver|cnt_v\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|cnt_v\(0),
	datad => \u_vga_driver|cnt_v\(1),
	combout => \u_vga_driver|LessThan4~0_combout\);

-- Location: LCCOMB_X26_Y9_N26
\u_vga_driver|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan4~1_combout\ = (!\u_vga_driver|cnt_v\(4) & (\u_vga_driver|LessThan4~0_combout\ & (!\u_vga_driver|cnt_v\(2) & !\u_vga_driver|cnt_v\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(4),
	datab => \u_vga_driver|LessThan4~0_combout\,
	datac => \u_vga_driver|cnt_v\(2),
	datad => \u_vga_driver|cnt_v\(3),
	combout => \u_vga_driver|LessThan4~1_combout\);

-- Location: LCCOMB_X25_Y9_N22
\u_vga_driver|vga_en~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_en~3_combout\ = (\u_vga_driver|vga_en~2_combout\ & ((\u_vga_driver|LessThan4~1_combout\ & ((\u_vga_driver|cnt_v\(5)) # (!\u_vga_driver|cnt_v\(9)))) # (!\u_vga_driver|LessThan4~1_combout\ & ((\u_vga_driver|cnt_v\(9)) # 
-- (!\u_vga_driver|cnt_v\(5)))))) # (!\u_vga_driver|vga_en~2_combout\ & (((\u_vga_driver|cnt_v\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|vga_en~2_combout\,
	datab => \u_vga_driver|LessThan4~1_combout\,
	datac => \u_vga_driver|cnt_v\(5),
	datad => \u_vga_driver|cnt_v\(9),
	combout => \u_vga_driver|vga_en~3_combout\);

-- Location: LCCOMB_X25_Y9_N18
\u_vga_driver|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan7~0_combout\ = ((!\u_vga_driver|cnt_h\(4) & (!\u_vga_driver|Equal0~2_combout\ & \u_vga_driver|Equal0~0_combout\))) # (!\u_vga_driver|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(4),
	datab => \u_vga_driver|Equal0~2_combout\,
	datac => \u_vga_driver|Equal0~0_combout\,
	datad => \u_vga_driver|Equal0~1_combout\,
	combout => \u_vga_driver|LessThan7~0_combout\);

-- Location: LCCOMB_X25_Y9_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty~combout\ & (!\u_vga_driver|LessThan6~0_combout\ & 
-- (!\u_vga_driver|vga_en~3_combout\ & \u_vga_driver|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty~combout\,
	datab => \u_vga_driver|LessThan6~0_combout\,
	datac => \u_vga_driver|vga_en~3_combout\,
	datad => \u_vga_driver|LessThan7~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X31_Y9_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X30_Y9_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X30_Y9_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X31_Y9_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X31_Y9_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X31_Y9_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X31_Y9_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X31_Y9_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X31_Y9_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X31_Y9_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X31_Y9_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X31_Y9_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X31_Y9_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X30_Y9_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X30_Y9_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X30_Y9_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X30_Y9_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X30_Y9_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X30_Y9_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X30_Y9_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X30_Y9_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X30_Y9_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X31_Y9_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X31_Y9_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: FF_X29_Y9_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: FF_X30_Y10_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9));

-- Location: LCCOMB_X30_Y10_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\);

-- Location: FF_X30_Y10_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10));

-- Location: LCCOMB_X29_Y10_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\);

-- Location: FF_X29_Y10_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(9));

-- Location: LCCOMB_X29_Y10_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(9) = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: FF_X29_Y10_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(9),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9));

-- Location: LCCOMB_X30_Y10_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout\);

-- Location: FF_X30_Y10_N3
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8));

-- Location: LCCOMB_X29_Y10_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: FF_X29_Y10_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8));

-- Location: LCCOMB_X29_Y10_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: FF_X29_Y10_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8));

-- Location: LCCOMB_X29_Y10_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: FF_X28_Y10_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7));

-- Location: FF_X30_Y10_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7));

-- Location: LCCOMB_X30_Y10_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: FF_X28_Y10_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7));

-- Location: LCCOMB_X30_Y10_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\);

-- Location: FF_X30_Y10_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6));

-- Location: LCCOMB_X29_Y10_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: FF_X29_Y10_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6));

-- Location: LCCOMB_X28_Y10_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: FF_X28_Y10_N21
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6));

-- Location: LCCOMB_X28_Y10_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: FF_X28_Y10_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5));

-- Location: LCCOMB_X30_Y10_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder_combout\);

-- Location: FF_X30_Y10_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5));

-- Location: LCCOMB_X30_Y10_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: FF_X30_Y10_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5));

-- Location: FF_X30_Y10_N7
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4));

-- Location: LCCOMB_X30_Y10_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: FF_X28_Y10_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4));

-- Location: LCCOMB_X28_Y8_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: FF_X29_Y10_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4));

-- Location: LCCOMB_X28_Y8_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: FF_X28_Y8_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3));

-- Location: LCCOMB_X28_Y8_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder_combout\);

-- Location: FF_X28_Y8_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3));

-- Location: LCCOMB_X28_Y10_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: FF_X28_Y10_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3));

-- Location: FF_X28_Y8_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2));

-- Location: LCCOMB_X28_Y10_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: FF_X28_Y10_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2));

-- Location: LCCOMB_X29_Y10_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: FF_X29_Y10_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2));

-- Location: LCCOMB_X28_Y8_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X28_Y8_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder_combout\);

-- Location: FF_X28_Y8_N19
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1));

-- Location: FF_X28_Y10_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1));

-- Location: LCCOMB_X28_Y10_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: FF_X28_Y10_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1));

-- Location: LCCOMB_X28_Y8_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: FF_X28_Y8_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0));

-- Location: LCCOMB_X30_Y9_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\);

-- Location: FF_X30_Y9_N11
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0));

-- Location: LCCOMB_X28_Y10_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: FF_X28_Y10_N29
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0));

-- Location: LCCOMB_X28_Y10_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0),
	datad => VCC,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X28_Y10_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X28_Y10_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X28_Y10_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X28_Y10_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X28_Y10_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X28_Y10_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X28_Y10_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X28_Y10_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17_cout\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8) & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8) & ((\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X28_Y10_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(9) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17_cout\ $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9),
	cin => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17_cout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X21_Y10_N16
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~q\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\ & !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~q\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0_combout\);

-- Location: FF_X21_Y10_N17
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~q\);

-- Location: LCCOMB_X21_Y10_N6
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\) # ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~q\) # 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y8_N18
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3_combout\);

-- Location: LCCOMB_X21_Y8_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2_combout\);

-- Location: LCCOMB_X21_Y8_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1_combout\) # ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) 
-- & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3_combout\);

-- Location: FF_X21_Y8_N1
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0));

-- Location: LCCOMB_X22_Y8_N26
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\ & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\);

-- Location: LCCOMB_X22_Y8_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1_combout\);

-- Location: LCCOMB_X22_Y8_N30
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1_combout\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14_combout\);

-- Location: LCCOMB_X22_Y8_N2
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13_combout\);

-- Location: LCCOMB_X22_Y8_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y8_N28
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12_combout\);

-- Location: LCCOMB_X22_Y8_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\)) 
-- # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12_combout\))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y8_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\);

-- Location: LCCOMB_X23_Y9_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\);

-- Location: FF_X23_Y9_N7
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0));

-- Location: LCCOMB_X23_Y9_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) 
-- & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~11\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\);

-- Location: FF_X23_Y9_N9
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1));

-- Location: LCCOMB_X23_Y9_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~13\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~15\);

-- Location: FF_X23_Y9_N11
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2));

-- Location: FF_X23_Y9_N13
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3));

-- Location: LCCOMB_X23_Y9_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(3),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(5),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(4),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\);

-- Location: LCCOMB_X22_Y9_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2_combout\);

-- Location: LCCOMB_X22_Y9_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\ & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2_combout\ & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\);

-- Location: LCCOMB_X22_Y8_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\ & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\);

-- Location: LCCOMB_X24_Y8_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8) 
-- & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0_combout\);

-- Location: LCCOMB_X24_Y8_N30
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0_combout\) # (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1_combout\);

-- Location: LCCOMB_X23_Y8_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\);

-- Location: LCCOMB_X23_Y8_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~36\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\);

-- Location: FF_X23_Y8_N25
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12));

-- Location: LCCOMB_X23_Y8_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~40\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~38\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~40\);

-- Location: FF_X23_Y8_N27
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13));

-- Location: LCCOMB_X23_Y8_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14) $ (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14),
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~40\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41_combout\);

-- Location: FF_X23_Y8_N29
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14));

-- Location: LCCOMB_X23_Y8_N30
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\ = ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\);

-- Location: LCCOMB_X24_Y8_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0) $ (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14_combout\);

-- Location: FF_X24_Y8_N7
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0));

-- Location: LCCOMB_X23_Y8_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1) $ (VCC))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1) & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1),
	datad => VCC,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\);

-- Location: FF_X23_Y8_N3
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1));

-- Location: LCCOMB_X23_Y8_N4
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~16\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\);

-- Location: FF_X23_Y8_N5
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2));

-- Location: LCCOMB_X23_Y8_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~18\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\);

-- Location: FF_X23_Y8_N7
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3));

-- Location: LCCOMB_X23_Y8_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~20\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\);

-- Location: FF_X23_Y8_N9
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4));

-- Location: LCCOMB_X23_Y8_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~22\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\);

-- Location: FF_X23_Y8_N11
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5));

-- Location: LCCOMB_X23_Y8_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~24\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\);

-- Location: FF_X23_Y8_N13
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6));

-- Location: LCCOMB_X23_Y8_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~26\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\);

-- Location: FF_X23_Y8_N15
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7));

-- Location: LCCOMB_X23_Y8_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~28\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\);

-- Location: FF_X23_Y8_N17
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8));

-- Location: LCCOMB_X23_Y8_N18
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\ $ (GND))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\ & VCC))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\ = CARRY((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~30\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\);

-- Location: FF_X23_Y8_N19
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9));

-- Location: LCCOMB_X23_Y8_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\) # (GND)))
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\ = CARRY((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~32\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33_combout\,
	cout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~34\);

-- Location: FF_X23_Y8_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10));

-- Location: FF_X23_Y8_N23
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11));

-- Location: LCCOMB_X24_Y8_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(11),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(10),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1_combout\);

-- Location: LCCOMB_X24_Y8_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(5),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(14),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(4),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3_combout\);

-- Location: LCCOMB_X23_Y8_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(13),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(12),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2_combout\);

-- Location: LCCOMB_X24_Y8_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(6),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(8),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us\(7),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y8_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2_combout\ & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4_combout\);

-- Location: LCCOMB_X24_Y8_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4_combout\) # ((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\ & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\);

-- Location: LCCOMB_X24_Y8_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\))) 
-- # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6_combout\);

-- Location: FF_X24_Y8_N23
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0));

-- Location: LCCOMB_X19_Y8_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)))) 
-- # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y8_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\);

-- Location: LCCOMB_X19_Y8_N20
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5_combout\);

-- Location: LCCOMB_X19_Y8_N2
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) $ 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\);

-- Location: FF_X19_Y8_N21
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0));

-- Location: LCCOMB_X19_Y8_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1) $ 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4_combout\);

-- Location: FF_X19_Y8_N11
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1));

-- Location: LCCOMB_X19_Y8_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2) $ 
-- (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3_combout\);

-- Location: FF_X19_Y8_N29
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2));

-- Location: LCCOMB_X19_Y8_N6
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(3) $ (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0_combout\);

-- Location: LCCOMB_X19_Y8_N30
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2)) # 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6_combout\);

-- Location: FF_X19_Y8_N31
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(3));

-- Location: LCCOMB_X19_Y8_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(3) 
-- & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y8_N22
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0_combout\) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\ & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\ & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1_combout\);

-- Location: FF_X19_Y8_N23
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1));

-- Location: LCCOMB_X19_Y8_N26
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\);

-- Location: LCCOMB_X19_Y8_N16
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2)) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\);

-- Location: LCCOMB_X19_Y8_N12
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\ & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2_combout\);

-- Location: FF_X19_Y8_N13
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2));

-- Location: LCCOMB_X19_Y8_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\);

-- Location: LCCOMB_X21_Y8_N12
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\ & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11_combout\);

-- Location: LCCOMB_X21_Y8_N10
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11_combout\ & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y8_N18
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\) # ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10_combout\);

-- Location: LCCOMB_X21_Y8_N30
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10_combout\ & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1_combout\);

-- Location: FF_X21_Y8_N31
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3));

-- Location: LCCOMB_X21_Y9_N28
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2_combout\);

-- Location: LCCOMB_X14_Y5_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X14_Y5_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X14_Y5_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X14_Y5_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X14_Y5_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X14_Y5_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0_combout\);

-- Location: LCCOMB_X14_Y5_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X14_Y5_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X13_Y5_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X13_Y5_N1
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X12_Y5_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X12_Y5_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X12_Y5_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X12_Y5_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X12_Y5_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X12_Y5_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X13_Y5_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\)))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X13_Y5_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X13_Y5_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X21_Y9_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\);

-- Location: LCCOMB_X22_Y9_N24
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4_combout\);

-- Location: LCCOMB_X22_Y9_N14
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\);

-- Location: LCCOMB_X13_Y5_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: LCCOMB_X13_Y5_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X12_Y3_N4
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X12_Y3_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X14_Y5_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X14_Y5_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X13_Y5_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X13_Y5_N15
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X12_Y5_N26
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X12_Y5_N27
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X13_Y5_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X13_Y5_N13
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X13_Y5_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: FF_X13_Y5_N23
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X13_Y5_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X13_Y5_N9
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X14_Y5_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X13_Y5_N24
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X13_Y5_N25
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X12_Y3_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X12_Y3_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X12_Y3_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: FF_X14_Y5_N5
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X14_Y5_N18
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X14_Y5_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X13_Y5_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X13_Y5_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X14_Y5_N14
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X13_Y5_N10
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X14_Y5_N20
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X14_Y5_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X14_Y5_N17
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: IOIBUF_X11_Y24_N15
\eth_rxdv~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rxdv,
	o => \eth_rxdv~input_o\);

-- Location: LCCOMB_X16_Y4_N10
\u_udp|u_ip_receive|rx_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_data[3]~0_combout\ = (\eth_rxdv~input_o\ & !\u_udp|u_ip_receive|rx_byte_sw~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \eth_rxdv~input_o\,
	datad => \u_udp|u_ip_receive|rx_byte_sw~q\,
	combout => \u_udp|u_ip_receive|rx_data[3]~0_combout\);

-- Location: LCCOMB_X16_Y4_N16
\u_udp|u_ip_receive|rx_byte_sw~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_byte_sw~feeder_combout\ = \u_udp|u_ip_receive|rx_data[3]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data[3]~0_combout\,
	combout => \u_udp|u_ip_receive|rx_byte_sw~feeder_combout\);

-- Location: FF_X16_Y4_N17
\u_udp|u_ip_receive|rx_byte_sw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rx_byte_sw~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_byte_sw~q\);

-- Location: FF_X17_Y4_N5
\u_udp|u_ip_receive|rx_byte_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_byte_sw~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_byte_val~q\);

-- Location: LCCOMB_X17_Y6_N0
\u_udp|u_ip_receive|data_cnt[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[0]~17_combout\ = \u_udp|u_ip_receive|data_cnt\(0) $ (VCC)
-- \u_udp|u_ip_receive|data_cnt[0]~18\ = CARRY(\u_udp|u_ip_receive|data_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(0),
	datad => VCC,
	combout => \u_udp|u_ip_receive|data_cnt[0]~17_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[0]~18\);

-- Location: IOIBUF_X9_Y0_N15
\eth_rx_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rx_data(3),
	o => \eth_rx_data[3]~input_o\);

-- Location: LCCOMB_X16_Y4_N24
\u_udp|u_ip_receive|rx_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_data[7]~1_combout\ = (\eth_rxdv~input_o\ & \u_udp|u_ip_receive|rx_byte_sw~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \eth_rxdv~input_o\,
	datad => \u_udp|u_ip_receive|rx_byte_sw~q\,
	combout => \u_udp|u_ip_receive|rx_data[7]~1_combout\);

-- Location: FF_X17_Y5_N1
\u_udp|u_ip_receive|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \eth_rx_data[3]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|rx_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(7));

-- Location: LCCOMB_X17_Y2_N20
\u_udp|u_ip_receive|udp_byte_num[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[7]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|udp_byte_num[7]~feeder_combout\);

-- Location: LCCOMB_X18_Y4_N18
\u_udp|u_ip_receive|cnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[0]~6_combout\ = \u_udp|u_ip_receive|cnt\(0) $ (VCC)
-- \u_udp|u_ip_receive|cnt[0]~7\ = CARRY(\u_udp|u_ip_receive|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(0),
	datad => VCC,
	combout => \u_udp|u_ip_receive|cnt[0]~6_combout\,
	cout => \u_udp|u_ip_receive|cnt[0]~7\);

-- Location: IOIBUF_X11_Y24_N22
\eth_rx_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rx_data(2),
	o => \eth_rx_data[2]~input_o\);

-- Location: LCCOMB_X17_Y5_N8
\u_udp|u_ip_receive|rx_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_data[6]~feeder_combout\ = \eth_rx_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \eth_rx_data[2]~input_o\,
	combout => \u_udp|u_ip_receive|rx_data[6]~feeder_combout\);

-- Location: FF_X17_Y5_N9
\u_udp|u_ip_receive|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rx_data[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rx_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(6));

-- Location: LCCOMB_X18_Y4_N22
\u_udp|u_ip_receive|cnt[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~20_combout\ = (\u_udp|u_ip_receive|cnt\(2) & (\u_udp|u_ip_receive|cnt[1]~19\ $ (GND))) # (!\u_udp|u_ip_receive|cnt\(2) & (!\u_udp|u_ip_receive|cnt[1]~19\ & VCC))
-- \u_udp|u_ip_receive|cnt[2]~21\ = CARRY((\u_udp|u_ip_receive|cnt\(2) & !\u_udp|u_ip_receive|cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(2),
	datad => VCC,
	cin => \u_udp|u_ip_receive|cnt[1]~19\,
	combout => \u_udp|u_ip_receive|cnt[2]~20_combout\,
	cout => \u_udp|u_ip_receive|cnt[2]~21\);

-- Location: LCCOMB_X18_Y4_N24
\u_udp|u_ip_receive|cnt[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[3]~22_combout\ = (\u_udp|u_ip_receive|cnt\(3) & (!\u_udp|u_ip_receive|cnt[2]~21\)) # (!\u_udp|u_ip_receive|cnt\(3) & ((\u_udp|u_ip_receive|cnt[2]~21\) # (GND)))
-- \u_udp|u_ip_receive|cnt[3]~23\ = CARRY((!\u_udp|u_ip_receive|cnt[2]~21\) # (!\u_udp|u_ip_receive|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(3),
	datad => VCC,
	cin => \u_udp|u_ip_receive|cnt[2]~21\,
	combout => \u_udp|u_ip_receive|cnt[3]~22_combout\,
	cout => \u_udp|u_ip_receive|cnt[3]~23\);

-- Location: LCCOMB_X18_Y4_N30
\u_udp|u_ip_receive|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal7~0_combout\ = (!\u_udp|u_ip_receive|cnt\(4) & !\u_udp|u_ip_receive|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cnt\(4),
	datad => \u_udp|u_ip_receive|cnt\(3),
	combout => \u_udp|u_ip_receive|Equal7~0_combout\);

-- Location: LCCOMB_X18_Y4_N2
\u_udp|u_ip_receive|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal1~0_combout\ = (\u_udp|u_ip_receive|cnt\(2) & (!\u_udp|u_ip_receive|cnt\(0) & (\u_udp|u_ip_receive|Equal7~0_combout\ & \u_udp|u_ip_receive|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(2),
	datab => \u_udp|u_ip_receive|cnt\(0),
	datac => \u_udp|u_ip_receive|Equal7~0_combout\,
	datad => \u_udp|u_ip_receive|cnt\(1),
	combout => \u_udp|u_ip_receive|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y4_N0
\u_udp|u_ip_receive|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|LessThan0~0_combout\ = (!\u_udp|u_ip_receive|cnt\(1)) # (!\u_udp|u_ip_receive|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cnt\(2),
	datad => \u_udp|u_ip_receive|cnt\(1),
	combout => \u_udp|u_ip_receive|LessThan0~0_combout\);

-- Location: FF_X18_Y5_N11
\u_udp|u_ip_receive|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \eth_rx_data[2]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|rx_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(2));

-- Location: IOIBUF_X0_Y19_N1
\eth_rx_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rx_data(1),
	o => \eth_rx_data[1]~input_o\);

-- Location: FF_X18_Y5_N25
\u_udp|u_ip_receive|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \eth_rx_data[1]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|rx_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(1));

-- Location: IOIBUF_X0_Y23_N15
\eth_rx_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_eth_rx_data(0),
	o => \eth_rx_data[0]~input_o\);

-- Location: LCCOMB_X17_Y5_N22
\u_udp|u_ip_receive|rx_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_data[4]~feeder_combout\ = \eth_rx_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \eth_rx_data[0]~input_o\,
	combout => \u_udp|u_ip_receive|rx_data[4]~feeder_combout\);

-- Location: FF_X17_Y5_N23
\u_udp|u_ip_receive|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rx_data[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rx_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(4));

-- Location: FF_X16_Y5_N7
\u_udp|u_ip_receive|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \eth_rx_data[1]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|rx_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(5));

-- Location: LCCOMB_X18_Y5_N16
\u_udp|u_ip_receive|rx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rx_data[0]~feeder_combout\ = \eth_rx_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \eth_rx_data[0]~input_o\,
	combout => \u_udp|u_ip_receive|rx_data[0]~feeder_combout\);

-- Location: FF_X18_Y5_N17
\u_udp|u_ip_receive|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rx_data[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rx_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(0));

-- Location: LCCOMB_X17_Y5_N4
\u_udp|u_ip_receive|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal0~0_combout\ = (\u_udp|u_ip_receive|rx_data\(4) & (!\u_udp|u_ip_receive|rx_data\(5) & (\u_udp|u_ip_receive|rx_data\(6) & \u_udp|u_ip_receive|rx_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(4),
	datab => \u_udp|u_ip_receive|rx_data\(5),
	datac => \u_udp|u_ip_receive|rx_data\(6),
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|Equal0~0_combout\);

-- Location: FF_X18_Y5_N3
\u_udp|u_ip_receive|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \eth_rx_data[3]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|rx_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rx_data\(3));

-- Location: LCCOMB_X18_Y5_N28
\u_udp|u_ip_receive|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal0~1_combout\ = (\u_udp|u_ip_receive|rx_data\(2) & (!\u_udp|u_ip_receive|rx_data\(1) & (\u_udp|u_ip_receive|Equal0~0_combout\ & !\u_udp|u_ip_receive|rx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(2),
	datab => \u_udp|u_ip_receive|rx_data\(1),
	datac => \u_udp|u_ip_receive|Equal0~0_combout\,
	datad => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y5_N0
\u_udp|u_ip_receive|always3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~11_combout\ = (\u_udp|u_ip_receive|Equal7~0_combout\ & (\u_udp|u_ip_receive|LessThan0~0_combout\ & ((\u_udp|u_ip_receive|rx_data\(7)) # (!\u_udp|u_ip_receive|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal7~0_combout\,
	datab => \u_udp|u_ip_receive|LessThan0~0_combout\,
	datac => \u_udp|u_ip_receive|rx_data\(7),
	datad => \u_udp|u_ip_receive|Equal0~1_combout\,
	combout => \u_udp|u_ip_receive|always3~11_combout\);

-- Location: LCCOMB_X16_Y4_N18
\u_udp|u_ip_receive|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector13~1_combout\ = (\u_udp|u_ip_receive|always3~11_combout\) # ((\u_udp|u_ip_receive|Equal1~0_combout\ & ((!\u_udp|u_ip_receive|Equal0~1_combout\) # (!\u_udp|u_ip_receive|rx_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(7),
	datab => \u_udp|u_ip_receive|Equal1~0_combout\,
	datac => \u_udp|u_ip_receive|always3~11_combout\,
	datad => \u_udp|u_ip_receive|Equal0~1_combout\,
	combout => \u_udp|u_ip_receive|Selector13~1_combout\);

-- Location: LCCOMB_X18_Y4_N8
\u_udp|u_ip_receive|cnt[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~5_combout\ = (!\u_udp|u_ip_receive|cnt\(4) & \u_udp|u_ip_receive|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(4),
	datac => \u_udp|u_ip_receive|cnt\(2),
	combout => \u_udp|u_ip_receive|cnt[2]~5_combout\);

-- Location: LCCOMB_X18_Y4_N14
\u_udp|u_ip_receive|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~7_combout\ = (\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & (\u_udp|u_ip_receive|cnt\(3) & (\u_udp|u_ip_receive|cnt[2]~5_combout\ & !\u_udp|u_ip_receive|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datab => \u_udp|u_ip_receive|cnt\(3),
	datac => \u_udp|u_ip_receive|cnt[2]~5_combout\,
	datad => \u_udp|u_ip_receive|cnt\(1),
	combout => \u_udp|u_ip_receive|Selector7~7_combout\);

-- Location: LCCOMB_X17_Y2_N8
\u_udp|u_ip_receive|des_mac[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[1]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|des_mac[1]~feeder_combout\);

-- Location: LCCOMB_X16_Y4_N30
\u_udp|u_ip_receive|des_mac[47]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[47]~0_combout\ = (\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & (\u_udp|u_ip_receive|Equal7~0_combout\ & (\u_udp|u_ip_receive|LessThan0~0_combout\ & \u_udp|u_ip_receive|rx_byte_val~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datab => \u_udp|u_ip_receive|Equal7~0_combout\,
	datac => \u_udp|u_ip_receive|LessThan0~0_combout\,
	datad => \u_udp|u_ip_receive|rx_byte_val~q\,
	combout => \u_udp|u_ip_receive|des_mac[47]~0_combout\);

-- Location: FF_X17_Y2_N9
\u_udp|u_ip_receive|des_mac[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(1));

-- Location: FF_X17_Y2_N17
\u_udp|u_ip_receive|des_mac[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(9));

-- Location: LCCOMB_X17_Y3_N4
\u_udp|u_ip_receive|des_mac[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[17]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(9),
	combout => \u_udp|u_ip_receive|des_mac[17]~feeder_combout\);

-- Location: FF_X17_Y3_N5
\u_udp|u_ip_receive|des_mac[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[17]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(17));

-- Location: FF_X17_Y3_N13
\u_udp|u_ip_receive|des_mac[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(17),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(25));

-- Location: LCCOMB_X17_Y3_N24
\u_udp|u_ip_receive|des_mac[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[4]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|des_mac[4]~feeder_combout\);

-- Location: FF_X17_Y3_N25
\u_udp|u_ip_receive|des_mac[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(4));

-- Location: LCCOMB_X16_Y2_N28
\u_udp|u_ip_receive|des_mac[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[12]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(4),
	combout => \u_udp|u_ip_receive|des_mac[12]~feeder_combout\);

-- Location: FF_X16_Y2_N29
\u_udp|u_ip_receive|des_mac[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[12]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(12));

-- Location: LCCOMB_X17_Y3_N6
\u_udp|u_ip_receive|des_mac[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[20]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|des_mac\(12),
	combout => \u_udp|u_ip_receive|des_mac[20]~feeder_combout\);

-- Location: FF_X17_Y3_N7
\u_udp|u_ip_receive|des_mac[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[20]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(20));

-- Location: FF_X16_Y2_N11
\u_udp|u_ip_receive|des_mac[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(20),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(28));

-- Location: FF_X17_Y3_N15
\u_udp|u_ip_receive|des_mac[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(28),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(36));

-- Location: LCCOMB_X17_Y3_N28
\u_udp|u_ip_receive|des_mac[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[0]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|des_mac[0]~feeder_combout\);

-- Location: FF_X17_Y3_N29
\u_udp|u_ip_receive|des_mac[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(0));

-- Location: LCCOMB_X17_Y2_N6
\u_udp|u_ip_receive|des_mac[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[8]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(0),
	combout => \u_udp|u_ip_receive|des_mac[8]~feeder_combout\);

-- Location: FF_X17_Y2_N7
\u_udp|u_ip_receive|des_mac[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(8));

-- Location: LCCOMB_X17_Y3_N10
\u_udp|u_ip_receive|des_mac[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[16]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(8),
	combout => \u_udp|u_ip_receive|des_mac[16]~feeder_combout\);

-- Location: FF_X17_Y3_N11
\u_udp|u_ip_receive|des_mac[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[16]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(16));

-- Location: FF_X16_Y2_N21
\u_udp|u_ip_receive|des_mac[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(16),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(24));

-- Location: FF_X17_Y3_N31
\u_udp|u_ip_receive|des_mac[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(24),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(32));

-- Location: FF_X16_Y2_N7
\u_udp|u_ip_receive|des_mac[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(5),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(5));

-- Location: FF_X16_Y2_N31
\u_udp|u_ip_receive|des_mac[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(5),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(13));

-- Location: LCCOMB_X17_Y3_N18
\u_udp|u_ip_receive|des_mac[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[21]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(13),
	combout => \u_udp|u_ip_receive|des_mac[21]~feeder_combout\);

-- Location: FF_X17_Y3_N19
\u_udp|u_ip_receive|des_mac[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[21]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(21));

-- Location: LCCOMB_X17_Y3_N20
\u_udp|u_ip_receive|des_mac[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[29]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(21),
	combout => \u_udp|u_ip_receive|des_mac[29]~feeder_combout\);

-- Location: FF_X17_Y3_N21
\u_udp|u_ip_receive|des_mac[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[29]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(29));

-- Location: LCCOMB_X17_Y3_N30
\u_udp|u_ip_receive|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~0_combout\ = (\u_udp|u_ip_receive|des_mac\(25) & (\u_udp|u_ip_receive|des_mac\(36) & (\u_udp|u_ip_receive|des_mac\(32) & \u_udp|u_ip_receive|des_mac\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(25),
	datab => \u_udp|u_ip_receive|des_mac\(36),
	datac => \u_udp|u_ip_receive|des_mac\(32),
	datad => \u_udp|u_ip_receive|des_mac\(29),
	combout => \u_udp|u_ip_receive|Equal5~0_combout\);

-- Location: LCCOMB_X17_Y3_N0
\u_udp|u_ip_receive|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~1_combout\ = (\u_udp|u_ip_receive|des_mac\(20) & (\u_udp|u_ip_receive|des_mac\(21) & (\u_udp|u_ip_receive|des_mac\(17) & \u_udp|u_ip_receive|des_mac\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(20),
	datab => \u_udp|u_ip_receive|des_mac\(21),
	datac => \u_udp|u_ip_receive|des_mac\(17),
	datad => \u_udp|u_ip_receive|des_mac\(16),
	combout => \u_udp|u_ip_receive|Equal5~1_combout\);

-- Location: LCCOMB_X17_Y3_N22
\u_udp|u_ip_receive|des_mac[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[6]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|des_mac[6]~feeder_combout\);

-- Location: FF_X17_Y3_N23
\u_udp|u_ip_receive|des_mac[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(6));

-- Location: LCCOMB_X17_Y3_N16
\u_udp|u_ip_receive|des_mac[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[2]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|des_mac[2]~feeder_combout\);

-- Location: FF_X17_Y3_N17
\u_udp|u_ip_receive|des_mac[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(2));

-- Location: LCCOMB_X17_Y3_N2
\u_udp|u_ip_receive|des_mac[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[10]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(2),
	combout => \u_udp|u_ip_receive|des_mac[10]~feeder_combout\);

-- Location: FF_X17_Y3_N3
\u_udp|u_ip_receive|des_mac[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[10]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(10));

-- Location: FF_X17_Y3_N27
\u_udp|u_ip_receive|des_mac[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(14));

-- Location: LCCOMB_X17_Y3_N26
\u_udp|u_ip_receive|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~2_combout\ = (\u_udp|u_ip_receive|des_mac\(6) & (\u_udp|u_ip_receive|des_mac\(10) & (\u_udp|u_ip_receive|des_mac\(14) & \u_udp|u_ip_receive|des_mac\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(6),
	datab => \u_udp|u_ip_receive|des_mac\(10),
	datac => \u_udp|u_ip_receive|des_mac\(14),
	datad => \u_udp|u_ip_receive|des_mac\(4),
	combout => \u_udp|u_ip_receive|Equal5~2_combout\);

-- Location: LCCOMB_X17_Y3_N14
\u_udp|u_ip_receive|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~3_combout\ = (\u_udp|u_ip_receive|des_mac\(2) & \u_udp|u_ip_receive|des_mac\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|des_mac\(2),
	datad => \u_udp|u_ip_receive|des_mac\(0),
	combout => \u_udp|u_ip_receive|Equal5~3_combout\);

-- Location: LCCOMB_X17_Y3_N8
\u_udp|u_ip_receive|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~4_combout\ = (\u_udp|u_ip_receive|Equal5~0_combout\ & (\u_udp|u_ip_receive|Equal5~1_combout\ & (\u_udp|u_ip_receive|Equal5~2_combout\ & \u_udp|u_ip_receive|Equal5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal5~0_combout\,
	datab => \u_udp|u_ip_receive|Equal5~1_combout\,
	datac => \u_udp|u_ip_receive|Equal5~2_combout\,
	datad => \u_udp|u_ip_receive|Equal5~3_combout\,
	combout => \u_udp|u_ip_receive|Equal5~4_combout\);

-- Location: FF_X14_Y4_N1
\u_udp|u_ip_receive|des_mac[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(36),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(44));

-- Location: LCCOMB_X17_Y2_N26
\u_udp|u_ip_receive|des_mac[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[22]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(14),
	combout => \u_udp|u_ip_receive|des_mac[22]~feeder_combout\);

-- Location: FF_X17_Y2_N27
\u_udp|u_ip_receive|des_mac[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[22]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(22));

-- Location: LCCOMB_X14_Y4_N6
\u_udp|u_ip_receive|des_mac[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[30]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(22),
	combout => \u_udp|u_ip_receive|des_mac[30]~feeder_combout\);

-- Location: FF_X14_Y4_N7
\u_udp|u_ip_receive|des_mac[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[30]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(30));

-- Location: LCCOMB_X14_Y4_N28
\u_udp|u_ip_receive|des_mac[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[38]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(30),
	combout => \u_udp|u_ip_receive|des_mac[38]~feeder_combout\);

-- Location: FF_X14_Y4_N29
\u_udp|u_ip_receive|des_mac[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[38]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(38));

-- Location: LCCOMB_X14_Y4_N10
\u_udp|u_ip_receive|des_mac[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[46]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(38),
	combout => \u_udp|u_ip_receive|des_mac[46]~feeder_combout\);

-- Location: FF_X14_Y4_N11
\u_udp|u_ip_receive|des_mac[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[46]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(46));

-- Location: FF_X14_Y4_N5
\u_udp|u_ip_receive|des_mac[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(29),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(37));

-- Location: FF_X14_Y4_N17
\u_udp|u_ip_receive|des_mac[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(37),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(45));

-- Location: LCCOMB_X16_Y2_N14
\u_udp|u_ip_receive|des_mac[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[7]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|des_mac[7]~feeder_combout\);

-- Location: FF_X16_Y2_N15
\u_udp|u_ip_receive|des_mac[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[7]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(7));

-- Location: FF_X16_Y2_N5
\u_udp|u_ip_receive|des_mac[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(15));

-- Location: FF_X16_Y2_N13
\u_udp|u_ip_receive|des_mac[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(15),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(23));

-- Location: FF_X14_Y4_N15
\u_udp|u_ip_receive|des_mac[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(23),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(31));

-- Location: FF_X14_Y4_N23
\u_udp|u_ip_receive|des_mac[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(31),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(39));

-- Location: FF_X14_Y4_N31
\u_udp|u_ip_receive|des_mac[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(39),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(47));

-- Location: LCCOMB_X14_Y4_N16
\u_udp|u_ip_receive|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~0_combout\ = (\u_udp|u_ip_receive|des_mac\(44) & (\u_udp|u_ip_receive|des_mac\(46) & (\u_udp|u_ip_receive|des_mac\(45) & \u_udp|u_ip_receive|des_mac\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(44),
	datab => \u_udp|u_ip_receive|des_mac\(46),
	datac => \u_udp|u_ip_receive|des_mac\(45),
	datad => \u_udp|u_ip_receive|des_mac\(47),
	combout => \u_udp|u_ip_receive|Equal6~0_combout\);

-- Location: FF_X14_Y4_N21
\u_udp|u_ip_receive|des_mac[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(32),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(40));

-- Location: LCCOMB_X16_Y2_N26
\u_udp|u_ip_receive|des_mac[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[3]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|des_mac[3]~feeder_combout\);

-- Location: FF_X16_Y2_N27
\u_udp|u_ip_receive|des_mac[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(3));

-- Location: FF_X16_Y2_N23
\u_udp|u_ip_receive|des_mac[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(3),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(11));

-- Location: FF_X16_Y2_N9
\u_udp|u_ip_receive|des_mac[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(11),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(19));

-- Location: FF_X16_Y2_N1
\u_udp|u_ip_receive|des_mac[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(19),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(27));

-- Location: LCCOMB_X14_Y4_N12
\u_udp|u_ip_receive|des_mac[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[35]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(27),
	combout => \u_udp|u_ip_receive|des_mac[35]~feeder_combout\);

-- Location: FF_X14_Y4_N13
\u_udp|u_ip_receive|des_mac[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[35]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(35));

-- Location: LCCOMB_X14_Y4_N24
\u_udp|u_ip_receive|des_mac[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[43]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(35),
	combout => \u_udp|u_ip_receive|des_mac[43]~feeder_combout\);

-- Location: FF_X14_Y4_N25
\u_udp|u_ip_receive|des_mac[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[43]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(43));

-- Location: LCCOMB_X14_Y4_N8
\u_udp|u_ip_receive|des_mac[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[33]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(25),
	combout => \u_udp|u_ip_receive|des_mac[33]~feeder_combout\);

-- Location: FF_X14_Y4_N9
\u_udp|u_ip_receive|des_mac[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[33]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(33));

-- Location: FF_X14_Y4_N19
\u_udp|u_ip_receive|des_mac[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(33),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(41));

-- Location: FF_X16_Y2_N19
\u_udp|u_ip_receive|des_mac[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(10),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(18));

-- Location: FF_X16_Y2_N25
\u_udp|u_ip_receive|des_mac[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_mac\(18),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(26));

-- Location: LCCOMB_X13_Y3_N0
\u_udp|u_ip_receive|des_mac[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[34]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(26),
	combout => \u_udp|u_ip_receive|des_mac[34]~feeder_combout\);

-- Location: FF_X13_Y3_N1
\u_udp|u_ip_receive|des_mac[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[34]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(34));

-- Location: LCCOMB_X13_Y3_N18
\u_udp|u_ip_receive|des_mac[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_mac[42]~feeder_combout\ = \u_udp|u_ip_receive|des_mac\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_mac\(34),
	combout => \u_udp|u_ip_receive|des_mac[42]~feeder_combout\);

-- Location: FF_X13_Y3_N19
\u_udp|u_ip_receive|des_mac[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_mac[42]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_mac[47]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_mac\(42));

-- Location: LCCOMB_X14_Y4_N18
\u_udp|u_ip_receive|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~1_combout\ = (\u_udp|u_ip_receive|des_mac\(40) & (\u_udp|u_ip_receive|des_mac\(43) & (\u_udp|u_ip_receive|des_mac\(41) & \u_udp|u_ip_receive|des_mac\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(40),
	datab => \u_udp|u_ip_receive|des_mac\(43),
	datac => \u_udp|u_ip_receive|des_mac\(41),
	datad => \u_udp|u_ip_receive|des_mac\(42),
	combout => \u_udp|u_ip_receive|Equal6~1_combout\);

-- Location: LCCOMB_X14_Y4_N4
\u_udp|u_ip_receive|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~2_combout\ = (\u_udp|u_ip_receive|des_mac\(35) & (\u_udp|u_ip_receive|des_mac\(39) & (\u_udp|u_ip_receive|des_mac\(37) & \u_udp|u_ip_receive|des_mac\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(35),
	datab => \u_udp|u_ip_receive|des_mac\(39),
	datac => \u_udp|u_ip_receive|des_mac\(37),
	datad => \u_udp|u_ip_receive|des_mac\(38),
	combout => \u_udp|u_ip_receive|Equal6~2_combout\);

-- Location: LCCOMB_X14_Y4_N14
\u_udp|u_ip_receive|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~3_combout\ = (\u_udp|u_ip_receive|des_mac\(34) & (\u_udp|u_ip_receive|des_mac\(33) & (\u_udp|u_ip_receive|des_mac\(31) & \u_udp|u_ip_receive|des_mac\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(34),
	datab => \u_udp|u_ip_receive|des_mac\(33),
	datac => \u_udp|u_ip_receive|des_mac\(31),
	datad => \u_udp|u_ip_receive|des_mac\(30),
	combout => \u_udp|u_ip_receive|Equal6~3_combout\);

-- Location: LCCOMB_X14_Y4_N2
\u_udp|u_ip_receive|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~4_combout\ = (\u_udp|u_ip_receive|Equal6~0_combout\ & (\u_udp|u_ip_receive|Equal6~1_combout\ & (\u_udp|u_ip_receive|Equal6~2_combout\ & \u_udp|u_ip_receive|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal6~0_combout\,
	datab => \u_udp|u_ip_receive|Equal6~1_combout\,
	datac => \u_udp|u_ip_receive|Equal6~2_combout\,
	datad => \u_udp|u_ip_receive|Equal6~3_combout\,
	combout => \u_udp|u_ip_receive|Equal6~4_combout\);

-- Location: LCCOMB_X16_Y2_N22
\u_udp|u_ip_receive|Equal6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~7_combout\ = (\u_udp|u_ip_receive|des_mac\(13) & (\u_udp|u_ip_receive|des_mac\(15) & (\u_udp|u_ip_receive|des_mac\(11) & \u_udp|u_ip_receive|des_mac\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(13),
	datab => \u_udp|u_ip_receive|des_mac\(15),
	datac => \u_udp|u_ip_receive|des_mac\(11),
	datad => \u_udp|u_ip_receive|des_mac\(12),
	combout => \u_udp|u_ip_receive|Equal6~7_combout\);

-- Location: LCCOMB_X16_Y2_N18
\u_udp|u_ip_receive|Equal6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~6_combout\ = (\u_udp|u_ip_receive|des_mac\(19) & (\u_udp|u_ip_receive|des_mac\(23) & (\u_udp|u_ip_receive|des_mac\(18) & \u_udp|u_ip_receive|des_mac\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(19),
	datab => \u_udp|u_ip_receive|des_mac\(23),
	datac => \u_udp|u_ip_receive|des_mac\(18),
	datad => \u_udp|u_ip_receive|des_mac\(22),
	combout => \u_udp|u_ip_receive|Equal6~6_combout\);

-- Location: LCCOMB_X16_Y2_N20
\u_udp|u_ip_receive|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~5_combout\ = (\u_udp|u_ip_receive|des_mac\(27) & (\u_udp|u_ip_receive|des_mac\(26) & (\u_udp|u_ip_receive|des_mac\(24) & \u_udp|u_ip_receive|des_mac\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(27),
	datab => \u_udp|u_ip_receive|des_mac\(26),
	datac => \u_udp|u_ip_receive|des_mac\(24),
	datad => \u_udp|u_ip_receive|des_mac\(28),
	combout => \u_udp|u_ip_receive|Equal6~5_combout\);

-- Location: LCCOMB_X16_Y2_N6
\u_udp|u_ip_receive|Equal6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~8_combout\ = (\u_udp|u_ip_receive|des_mac\(8) & (\u_udp|u_ip_receive|des_mac\(7) & (\u_udp|u_ip_receive|des_mac\(5) & \u_udp|u_ip_receive|des_mac\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(8),
	datab => \u_udp|u_ip_receive|des_mac\(7),
	datac => \u_udp|u_ip_receive|des_mac\(5),
	datad => \u_udp|u_ip_receive|des_mac\(9),
	combout => \u_udp|u_ip_receive|Equal6~8_combout\);

-- Location: LCCOMB_X16_Y2_N16
\u_udp|u_ip_receive|Equal6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~9_combout\ = (\u_udp|u_ip_receive|Equal6~7_combout\ & (\u_udp|u_ip_receive|Equal6~6_combout\ & (\u_udp|u_ip_receive|Equal6~5_combout\ & \u_udp|u_ip_receive|Equal6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal6~7_combout\,
	datab => \u_udp|u_ip_receive|Equal6~6_combout\,
	datac => \u_udp|u_ip_receive|Equal6~5_combout\,
	datad => \u_udp|u_ip_receive|Equal6~8_combout\,
	combout => \u_udp|u_ip_receive|Equal6~9_combout\);

-- Location: LCCOMB_X16_Y2_N10
\u_udp|u_ip_receive|Equal6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal6~10_combout\ = (\u_udp|u_ip_receive|des_mac\(3) & (\u_udp|u_ip_receive|des_mac\(1) & \u_udp|u_ip_receive|Equal6~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(3),
	datab => \u_udp|u_ip_receive|des_mac\(1),
	datad => \u_udp|u_ip_receive|Equal6~9_combout\,
	combout => \u_udp|u_ip_receive|Equal6~10_combout\);

-- Location: LCCOMB_X17_Y2_N14
\u_udp|u_ip_receive|Equal5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~10_combout\ = (!\u_udp|u_ip_receive|des_mac\(3) & !\u_udp|u_ip_receive|des_mac\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(3),
	datab => \u_udp|u_ip_receive|des_mac\(1),
	combout => \u_udp|u_ip_receive|Equal5~10_combout\);

-- Location: LCCOMB_X14_Y4_N30
\u_udp|u_ip_receive|Equal5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~7_combout\ = (!\u_udp|u_ip_receive|des_mac\(35) & (!\u_udp|u_ip_receive|des_mac\(37) & (!\u_udp|u_ip_receive|des_mac\(39) & !\u_udp|u_ip_receive|des_mac\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(35),
	datab => \u_udp|u_ip_receive|des_mac\(37),
	datac => \u_udp|u_ip_receive|des_mac\(39),
	datad => \u_udp|u_ip_receive|des_mac\(38),
	combout => \u_udp|u_ip_receive|Equal5~7_combout\);

-- Location: LCCOMB_X14_Y4_N0
\u_udp|u_ip_receive|Equal5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~5_combout\ = (!\u_udp|u_ip_receive|des_mac\(46) & (!\u_udp|u_ip_receive|des_mac\(45) & (!\u_udp|u_ip_receive|des_mac\(44) & !\u_udp|u_ip_receive|des_mac\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(46),
	datab => \u_udp|u_ip_receive|des_mac\(45),
	datac => \u_udp|u_ip_receive|des_mac\(44),
	datad => \u_udp|u_ip_receive|des_mac\(47),
	combout => \u_udp|u_ip_receive|Equal5~5_combout\);

-- Location: LCCOMB_X14_Y4_N22
\u_udp|u_ip_receive|Equal5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~8_combout\ = (!\u_udp|u_ip_receive|des_mac\(34) & (!\u_udp|u_ip_receive|des_mac\(33) & (!\u_udp|u_ip_receive|des_mac\(31) & !\u_udp|u_ip_receive|des_mac\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(34),
	datab => \u_udp|u_ip_receive|des_mac\(33),
	datac => \u_udp|u_ip_receive|des_mac\(31),
	datad => \u_udp|u_ip_receive|des_mac\(30),
	combout => \u_udp|u_ip_receive|Equal5~8_combout\);

-- Location: LCCOMB_X14_Y4_N20
\u_udp|u_ip_receive|Equal5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~6_combout\ = (!\u_udp|u_ip_receive|des_mac\(41) & (!\u_udp|u_ip_receive|des_mac\(43) & (!\u_udp|u_ip_receive|des_mac\(40) & !\u_udp|u_ip_receive|des_mac\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(41),
	datab => \u_udp|u_ip_receive|des_mac\(43),
	datac => \u_udp|u_ip_receive|des_mac\(40),
	datad => \u_udp|u_ip_receive|des_mac\(42),
	combout => \u_udp|u_ip_receive|Equal5~6_combout\);

-- Location: LCCOMB_X14_Y4_N26
\u_udp|u_ip_receive|Equal5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~9_combout\ = (\u_udp|u_ip_receive|Equal5~7_combout\ & (\u_udp|u_ip_receive|Equal5~5_combout\ & (\u_udp|u_ip_receive|Equal5~8_combout\ & \u_udp|u_ip_receive|Equal5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal5~7_combout\,
	datab => \u_udp|u_ip_receive|Equal5~5_combout\,
	datac => \u_udp|u_ip_receive|Equal5~8_combout\,
	datad => \u_udp|u_ip_receive|Equal5~6_combout\,
	combout => \u_udp|u_ip_receive|Equal5~9_combout\);

-- Location: LCCOMB_X16_Y2_N12
\u_udp|u_ip_receive|Equal5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~13_combout\ = (!\u_udp|u_ip_receive|des_mac\(13) & (!\u_udp|u_ip_receive|des_mac\(12) & (!\u_udp|u_ip_receive|des_mac\(15) & !\u_udp|u_ip_receive|des_mac\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(13),
	datab => \u_udp|u_ip_receive|des_mac\(12),
	datac => \u_udp|u_ip_receive|des_mac\(15),
	datad => \u_udp|u_ip_receive|des_mac\(11),
	combout => \u_udp|u_ip_receive|Equal5~13_combout\);

-- Location: LCCOMB_X16_Y2_N0
\u_udp|u_ip_receive|Equal5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~11_combout\ = (!\u_udp|u_ip_receive|des_mac\(28) & (!\u_udp|u_ip_receive|des_mac\(26) & (!\u_udp|u_ip_receive|des_mac\(27) & !\u_udp|u_ip_receive|des_mac\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(28),
	datab => \u_udp|u_ip_receive|des_mac\(26),
	datac => \u_udp|u_ip_receive|des_mac\(27),
	datad => \u_udp|u_ip_receive|des_mac\(24),
	combout => \u_udp|u_ip_receive|Equal5~11_combout\);

-- Location: LCCOMB_X16_Y2_N8
\u_udp|u_ip_receive|Equal5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~12_combout\ = (!\u_udp|u_ip_receive|des_mac\(18) & (!\u_udp|u_ip_receive|des_mac\(23) & (!\u_udp|u_ip_receive|des_mac\(19) & !\u_udp|u_ip_receive|des_mac\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(18),
	datab => \u_udp|u_ip_receive|des_mac\(23),
	datac => \u_udp|u_ip_receive|des_mac\(19),
	datad => \u_udp|u_ip_receive|des_mac\(22),
	combout => \u_udp|u_ip_receive|Equal5~12_combout\);

-- Location: LCCOMB_X16_Y2_N4
\u_udp|u_ip_receive|Equal5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~14_combout\ = (!\u_udp|u_ip_receive|des_mac\(8) & (!\u_udp|u_ip_receive|des_mac\(5) & (!\u_udp|u_ip_receive|des_mac\(7) & !\u_udp|u_ip_receive|des_mac\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_mac\(8),
	datab => \u_udp|u_ip_receive|des_mac\(5),
	datac => \u_udp|u_ip_receive|des_mac\(7),
	datad => \u_udp|u_ip_receive|des_mac\(9),
	combout => \u_udp|u_ip_receive|Equal5~14_combout\);

-- Location: LCCOMB_X16_Y2_N2
\u_udp|u_ip_receive|Equal5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~15_combout\ = (\u_udp|u_ip_receive|Equal5~13_combout\ & (\u_udp|u_ip_receive|Equal5~11_combout\ & (\u_udp|u_ip_receive|Equal5~12_combout\ & \u_udp|u_ip_receive|Equal5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal5~13_combout\,
	datab => \u_udp|u_ip_receive|Equal5~11_combout\,
	datac => \u_udp|u_ip_receive|Equal5~12_combout\,
	datad => \u_udp|u_ip_receive|Equal5~14_combout\,
	combout => \u_udp|u_ip_receive|Equal5~15_combout\);

-- Location: LCCOMB_X16_Y4_N20
\u_udp|u_ip_receive|Equal5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal5~16_combout\ = (\u_udp|u_ip_receive|Equal5~10_combout\ & (\u_udp|u_ip_receive|Equal5~9_combout\ & (\u_udp|u_ip_receive|Equal5~4_combout\ & \u_udp|u_ip_receive|Equal5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal5~10_combout\,
	datab => \u_udp|u_ip_receive|Equal5~9_combout\,
	datac => \u_udp|u_ip_receive|Equal5~4_combout\,
	datad => \u_udp|u_ip_receive|Equal5~15_combout\,
	combout => \u_udp|u_ip_receive|Equal5~16_combout\);

-- Location: LCCOMB_X17_Y4_N18
\u_udp|u_ip_receive|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~0_combout\ = (\u_udp|u_ip_receive|Equal5~16_combout\) # ((\u_udp|u_ip_receive|Equal5~4_combout\ & (\u_udp|u_ip_receive|Equal6~4_combout\ & \u_udp|u_ip_receive|Equal6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal5~4_combout\,
	datab => \u_udp|u_ip_receive|Equal6~4_combout\,
	datac => \u_udp|u_ip_receive|Equal6~10_combout\,
	datad => \u_udp|u_ip_receive|Equal5~16_combout\,
	combout => \u_udp|u_ip_receive|always3~0_combout\);

-- Location: LCCOMB_X17_Y4_N22
\u_udp|u_ip_receive|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector13~2_combout\ = (\u_udp|u_ip_receive|Selector13~0_combout\) # ((\u_udp|u_ip_receive|Selector7~7_combout\ & (!\u_udp|u_ip_receive|always3~0_combout\ & \u_udp|u_ip_receive|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector13~0_combout\,
	datab => \u_udp|u_ip_receive|Selector7~7_combout\,
	datac => \u_udp|u_ip_receive|always3~0_combout\,
	datad => \u_udp|u_ip_receive|cnt\(0),
	combout => \u_udp|u_ip_receive|Selector13~2_combout\);

-- Location: LCCOMB_X16_Y4_N4
\u_udp|u_ip_receive|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector13~3_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & ((\u_udp|u_ip_receive|Selector13~2_combout\) # ((\u_udp|u_ip_receive|Selector13~1_combout\ & \u_udp|u_ip_receive|cur_state.st_preamble~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_byte_val~q\,
	datab => \u_udp|u_ip_receive|Selector13~1_combout\,
	datac => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datad => \u_udp|u_ip_receive|Selector13~2_combout\,
	combout => \u_udp|u_ip_receive|Selector13~3_combout\);

-- Location: FF_X16_Y4_N5
\u_udp|u_ip_receive|error_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector13~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|error_en~q\);

-- Location: LCCOMB_X16_Y4_N12
\u_udp|u_ip_receive|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector6~0_combout\ = (\u_udp|u_ip_receive|error_en~q\ & ((\u_udp|u_ip_receive|cur_state.st_eth_head~q\) # ((\u_udp|u_ip_receive|cur_state.st_preamble~q\) # (\u_udp|u_ip_receive|cur_state.st_ip_head~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datab => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datac => \u_udp|u_ip_receive|error_en~q\,
	datad => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	combout => \u_udp|u_ip_receive|Selector6~0_combout\);

-- Location: LCCOMB_X13_Y4_N26
\u_udp|u_ip_receive|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector6~1_combout\ = (\u_udp|u_ip_receive|skip_en~q\ & (((\u_udp|u_ip_receive|cur_state.st_rx_data~q\)))) # (!\u_udp|u_ip_receive|skip_en~q\ & ((\u_udp|u_ip_receive|Selector6~0_combout\) # 
-- ((\u_udp|u_ip_receive|cur_state.st_rx_end~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector6~0_combout\,
	datab => \u_udp|u_ip_receive|skip_en~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_rx_end~q\,
	datad => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	combout => \u_udp|u_ip_receive|Selector6~1_combout\);

-- Location: FF_X13_Y4_N27
\u_udp|u_ip_receive|cur_state.st_rx_end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector6~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_rx_end~q\);

-- Location: LCCOMB_X18_Y5_N22
\u_udp|u_ip_receive|cur_state.st_idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cur_state.st_idle~0_combout\ = !\u_udp|u_ip_receive|cur_state.st_rx_end~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|cur_state.st_rx_end~q\,
	combout => \u_udp|u_ip_receive|cur_state.st_idle~0_combout\);

-- Location: FF_X18_Y5_N23
\u_udp|u_ip_receive|cur_state.st_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cur_state.st_idle~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|skip_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_idle~q\);

-- Location: LCCOMB_X18_Y5_N30
\u_udp|u_ip_receive|cnt[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~17_combout\ = (!\u_udp|u_ip_receive|cur_state.st_rx_end~q\ & (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_idle~q\ & !\u_udp|u_ip_receive|cur_state.st_rx_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_rx_end~q\,
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_idle~q\,
	datad => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	combout => \u_udp|u_ip_receive|cnt[2]~17_combout\);

-- Location: FF_X18_Y4_N25
\u_udp|u_ip_receive|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cnt[3]~22_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|cnt[2]~16_combout\,
	ena => \u_udp|u_ip_receive|cnt[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cnt\(3));

-- Location: LCCOMB_X18_Y4_N26
\u_udp|u_ip_receive|cnt[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[4]~24_combout\ = \u_udp|u_ip_receive|cnt\(4) $ (!\u_udp|u_ip_receive|cnt[3]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(4),
	cin => \u_udp|u_ip_receive|cnt[3]~23\,
	combout => \u_udp|u_ip_receive|cnt[4]~24_combout\);

-- Location: FF_X18_Y4_N27
\u_udp|u_ip_receive|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cnt[4]~24_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|cnt[2]~16_combout\,
	ena => \u_udp|u_ip_receive|cnt[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cnt\(4));

-- Location: LCCOMB_X18_Y4_N12
\u_udp|u_ip_receive|des_ip[23]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[23]~0_combout\ = (\u_udp|u_ip_receive|cnt\(4) & (!\u_udp|u_ip_receive|cnt\(2) & !\u_udp|u_ip_receive|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(4),
	datac => \u_udp|u_ip_receive|cnt\(2),
	datad => \u_udp|u_ip_receive|cnt\(3),
	combout => \u_udp|u_ip_receive|des_ip[23]~0_combout\);

-- Location: LCCOMB_X16_Y4_N0
\u_udp|u_ip_receive|des_ip[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[23]~1_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_ip_head~q\ & \u_udp|u_ip_receive|des_ip[23]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_byte_val~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	datad => \u_udp|u_ip_receive|des_ip[23]~0_combout\,
	combout => \u_udp|u_ip_receive|des_ip[23]~1_combout\);

-- Location: FF_X17_Y5_N5
\u_udp|u_ip_receive|des_ip[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(6));

-- Location: FF_X17_Y5_N7
\u_udp|u_ip_receive|des_ip[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(14));

-- Location: FF_X17_Y5_N13
\u_udp|u_ip_receive|des_ip[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(7),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(7));

-- Location: LCCOMB_X17_Y5_N16
\u_udp|u_ip_receive|des_ip[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[15]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(7),
	combout => \u_udp|u_ip_receive|des_ip[15]~feeder_combout\);

-- Location: FF_X17_Y5_N17
\u_udp|u_ip_receive|des_ip[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[15]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(15));

-- Location: LCCOMB_X17_Y5_N24
\u_udp|u_ip_receive|des_ip[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[4]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|des_ip[4]~feeder_combout\);

-- Location: FF_X17_Y5_N25
\u_udp|u_ip_receive|des_ip[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(4));

-- Location: FF_X17_Y5_N21
\u_udp|u_ip_receive|des_ip[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(4),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(12));

-- Location: LCCOMB_X17_Y5_N26
\u_udp|u_ip_receive|des_ip[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[5]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|des_ip[5]~feeder_combout\);

-- Location: FF_X17_Y5_N27
\u_udp|u_ip_receive|des_ip[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(5));

-- Location: FF_X17_Y5_N15
\u_udp|u_ip_receive|des_ip[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(5),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(13));

-- Location: LCCOMB_X17_Y5_N20
\u_udp|u_ip_receive|always3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~6_combout\ = (\u_udp|u_ip_receive|des_ip\(14)) # (((\u_udp|u_ip_receive|des_ip\(12)) # (!\u_udp|u_ip_receive|des_ip\(13))) # (!\u_udp|u_ip_receive|des_ip\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(14),
	datab => \u_udp|u_ip_receive|des_ip\(15),
	datac => \u_udp|u_ip_receive|des_ip\(12),
	datad => \u_udp|u_ip_receive|des_ip\(13),
	combout => \u_udp|u_ip_receive|always3~6_combout\);

-- Location: FF_X16_Y5_N29
\u_udp|u_ip_receive|des_ip[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(3),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(3));

-- Location: LCCOMB_X16_Y5_N16
\u_udp|u_ip_receive|des_ip[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[11]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(3),
	combout => \u_udp|u_ip_receive|des_ip[11]~feeder_combout\);

-- Location: FF_X16_Y5_N17
\u_udp|u_ip_receive|des_ip[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[11]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(11));

-- Location: LCCOMB_X16_Y5_N14
\u_udp|u_ip_receive|des_ip[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[0]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|des_ip[0]~feeder_combout\);

-- Location: FF_X16_Y5_N15
\u_udp|u_ip_receive|des_ip[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(0));

-- Location: FF_X16_Y5_N21
\u_udp|u_ip_receive|des_ip[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(0),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(8));

-- Location: LCCOMB_X16_Y5_N22
\u_udp|u_ip_receive|des_ip[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[1]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|des_ip[1]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\u_udp|u_ip_receive|des_ip[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(1));

-- Location: FF_X16_Y5_N5
\u_udp|u_ip_receive|des_ip[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(9));

-- Location: LCCOMB_X16_Y5_N26
\u_udp|u_ip_receive|des_ip[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[2]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|des_ip[2]~feeder_combout\);

-- Location: FF_X16_Y5_N27
\u_udp|u_ip_receive|des_ip[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(2));

-- Location: FF_X16_Y5_N1
\u_udp|u_ip_receive|des_ip[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(10));

-- Location: LCCOMB_X16_Y5_N4
\u_udp|u_ip_receive|always3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~7_combout\ = ((\u_udp|u_ip_receive|des_ip\(8)) # ((\u_udp|u_ip_receive|des_ip\(9)) # (\u_udp|u_ip_receive|des_ip\(10)))) # (!\u_udp|u_ip_receive|des_ip\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(11),
	datab => \u_udp|u_ip_receive|des_ip\(8),
	datac => \u_udp|u_ip_receive|des_ip\(9),
	datad => \u_udp|u_ip_receive|des_ip\(10),
	combout => \u_udp|u_ip_receive|always3~7_combout\);

-- Location: LCCOMB_X16_Y5_N0
\u_udp|u_ip_receive|always3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~9_combout\ = (\u_udp|u_ip_receive|des_ip\(1)) # (((\u_udp|u_ip_receive|des_ip\(2)) # (\u_udp|u_ip_receive|des_ip\(3))) # (!\u_udp|u_ip_receive|des_ip\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(1),
	datab => \u_udp|u_ip_receive|des_ip\(0),
	datac => \u_udp|u_ip_receive|des_ip\(2),
	datad => \u_udp|u_ip_receive|des_ip\(3),
	combout => \u_udp|u_ip_receive|always3~9_combout\);

-- Location: LCCOMB_X17_Y5_N6
\u_udp|u_ip_receive|always3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~8_combout\ = (\u_udp|u_ip_receive|des_ip\(5)) # ((\u_udp|u_ip_receive|des_ip\(4)) # ((\u_udp|u_ip_receive|des_ip\(6)) # (\u_udp|u_ip_receive|des_ip\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(5),
	datab => \u_udp|u_ip_receive|des_ip\(4),
	datac => \u_udp|u_ip_receive|des_ip\(6),
	datad => \u_udp|u_ip_receive|des_ip\(7),
	combout => \u_udp|u_ip_receive|always3~8_combout\);

-- Location: LCCOMB_X16_Y5_N30
\u_udp|u_ip_receive|always3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~10_combout\ = (\u_udp|u_ip_receive|always3~6_combout\) # ((\u_udp|u_ip_receive|always3~7_combout\) # ((\u_udp|u_ip_receive|always3~9_combout\) # (\u_udp|u_ip_receive|always3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|always3~6_combout\,
	datab => \u_udp|u_ip_receive|always3~7_combout\,
	datac => \u_udp|u_ip_receive|always3~9_combout\,
	datad => \u_udp|u_ip_receive|always3~8_combout\,
	combout => \u_udp|u_ip_receive|always3~10_combout\);

-- Location: LCCOMB_X18_Y4_N16
\u_udp|u_ip_receive|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|LessThan2~0_combout\ = (\u_udp|u_ip_receive|cnt\(1) & \u_udp|u_ip_receive|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(1),
	datad => \u_udp|u_ip_receive|cnt\(0),
	combout => \u_udp|u_ip_receive|LessThan2~0_combout\);

-- Location: LCCOMB_X16_Y5_N12
\u_udp|u_ip_receive|des_ip[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[16]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(8),
	combout => \u_udp|u_ip_receive|des_ip[16]~feeder_combout\);

-- Location: FF_X16_Y5_N13
\u_udp|u_ip_receive|des_ip[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[16]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(16));

-- Location: LCCOMB_X16_Y5_N18
\u_udp|u_ip_receive|des_ip[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[18]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(10),
	combout => \u_udp|u_ip_receive|des_ip[18]~feeder_combout\);

-- Location: FF_X16_Y5_N19
\u_udp|u_ip_receive|des_ip[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[18]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(18));

-- Location: FF_X16_Y5_N11
\u_udp|u_ip_receive|des_ip[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(9),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(17));

-- Location: LCCOMB_X16_Y5_N2
\u_udp|u_ip_receive|des_ip[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[19]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(11),
	combout => \u_udp|u_ip_receive|des_ip[19]~feeder_combout\);

-- Location: FF_X16_Y5_N3
\u_udp|u_ip_receive|des_ip[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[19]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(19));

-- Location: LCCOMB_X16_Y5_N10
\u_udp|u_ip_receive|always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~4_combout\ = (\u_udp|u_ip_receive|des_ip\(16)) # ((\u_udp|u_ip_receive|des_ip\(18)) # ((\u_udp|u_ip_receive|des_ip\(17)) # (\u_udp|u_ip_receive|des_ip\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(16),
	datab => \u_udp|u_ip_receive|des_ip\(18),
	datac => \u_udp|u_ip_receive|des_ip\(17),
	datad => \u_udp|u_ip_receive|des_ip\(19),
	combout => \u_udp|u_ip_receive|always3~4_combout\);

-- Location: LCCOMB_X17_Y5_N2
\u_udp|u_ip_receive|des_ip[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[21]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(13),
	combout => \u_udp|u_ip_receive|des_ip[21]~feeder_combout\);

-- Location: FF_X17_Y5_N3
\u_udp|u_ip_receive|des_ip[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[21]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(21));

-- Location: LCCOMB_X17_Y5_N28
\u_udp|u_ip_receive|des_ip[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[23]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(15),
	combout => \u_udp|u_ip_receive|des_ip[23]~feeder_combout\);

-- Location: FF_X17_Y5_N29
\u_udp|u_ip_receive|des_ip[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[23]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(23));

-- Location: FF_X16_Y5_N25
\u_udp|u_ip_receive|des_ip[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|des_ip\(14),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(22));

-- Location: LCCOMB_X17_Y5_N18
\u_udp|u_ip_receive|des_ip[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|des_ip[20]~feeder_combout\ = \u_udp|u_ip_receive|des_ip\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|des_ip\(12),
	combout => \u_udp|u_ip_receive|des_ip[20]~feeder_combout\);

-- Location: FF_X17_Y5_N19
\u_udp|u_ip_receive|des_ip[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|des_ip[20]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|des_ip[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|des_ip\(20));

-- Location: LCCOMB_X16_Y5_N24
\u_udp|u_ip_receive|always3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~3_combout\ = (\u_udp|u_ip_receive|des_ip\(21)) # (((\u_udp|u_ip_receive|des_ip\(20)) # (!\u_udp|u_ip_receive|des_ip\(22))) # (!\u_udp|u_ip_receive|des_ip\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|des_ip\(21),
	datab => \u_udp|u_ip_receive|des_ip\(23),
	datac => \u_udp|u_ip_receive|des_ip\(22),
	datad => \u_udp|u_ip_receive|des_ip\(20),
	combout => \u_udp|u_ip_receive|always3~3_combout\);

-- Location: LCCOMB_X17_Y5_N12
\u_udp|u_ip_receive|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~1_combout\ = (((\u_udp|u_ip_receive|rx_data\(7)) # (!\u_udp|u_ip_receive|rx_data\(0))) # (!\u_udp|u_ip_receive|rx_data\(6))) # (!\u_udp|u_ip_receive|rx_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(4),
	datab => \u_udp|u_ip_receive|rx_data\(6),
	datac => \u_udp|u_ip_receive|rx_data\(7),
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|always3~1_combout\);

-- Location: LCCOMB_X16_Y5_N28
\u_udp|u_ip_receive|always3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~2_combout\ = ((\u_udp|u_ip_receive|rx_data\(2)) # ((!\u_udp|u_ip_receive|rx_data\(1)) # (!\u_udp|u_ip_receive|rx_data\(3)))) # (!\u_udp|u_ip_receive|rx_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(5),
	datab => \u_udp|u_ip_receive|rx_data\(2),
	datac => \u_udp|u_ip_receive|rx_data\(3),
	datad => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|always3~2_combout\);

-- Location: LCCOMB_X16_Y5_N8
\u_udp|u_ip_receive|always3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|always3~5_combout\ = (\u_udp|u_ip_receive|always3~4_combout\) # ((\u_udp|u_ip_receive|always3~3_combout\) # ((\u_udp|u_ip_receive|always3~1_combout\) # (\u_udp|u_ip_receive|always3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|always3~4_combout\,
	datab => \u_udp|u_ip_receive|always3~3_combout\,
	datac => \u_udp|u_ip_receive|always3~1_combout\,
	datad => \u_udp|u_ip_receive|always3~2_combout\,
	combout => \u_udp|u_ip_receive|always3~5_combout\);

-- Location: LCCOMB_X17_Y4_N20
\u_udp|u_ip_receive|skip_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|skip_en~0_combout\ = (\u_udp|u_ip_receive|LessThan2~0_combout\ & (\u_udp|u_ip_receive|des_ip[23]~0_combout\ & ((\u_udp|u_ip_receive|always3~10_combout\) # (\u_udp|u_ip_receive|always3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|always3~10_combout\,
	datab => \u_udp|u_ip_receive|LessThan2~0_combout\,
	datac => \u_udp|u_ip_receive|des_ip[23]~0_combout\,
	datad => \u_udp|u_ip_receive|always3~5_combout\,
	combout => \u_udp|u_ip_receive|skip_en~0_combout\);

-- Location: LCCOMB_X17_Y4_N10
\u_udp|u_ip_receive|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector13~0_combout\ = (\u_udp|u_ip_receive|cur_state.st_ip_head~q\ & \u_udp|u_ip_receive|skip_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	datad => \u_udp|u_ip_receive|skip_en~0_combout\,
	combout => \u_udp|u_ip_receive|Selector13~0_combout\);

-- Location: LCCOMB_X18_Y4_N10
\u_udp|u_ip_receive|cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~9_combout\ = (\u_udp|u_ip_receive|cur_state.st_udp_head~q\ & (((\u_udp|u_ip_receive|cnt\(1)) # (!\u_udp|u_ip_receive|cnt\(2))) # (!\u_udp|u_ip_receive|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal7~0_combout\,
	datab => \u_udp|u_ip_receive|cnt\(1),
	datac => \u_udp|u_ip_receive|cnt\(2),
	datad => \u_udp|u_ip_receive|cur_state.st_udp_head~q\,
	combout => \u_udp|u_ip_receive|cnt[2]~9_combout\);

-- Location: LCCOMB_X19_Y4_N28
\u_udp|u_ip_receive|cnt[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~10_combout\ = (\u_udp|u_ip_receive|cnt\(3) & ((\u_udp|u_ip_receive|cnt\(0)) # (!\u_udp|u_ip_receive|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(3),
	datac => \u_udp|u_ip_receive|cnt\(0),
	datad => \u_udp|u_ip_receive|cnt\(2),
	combout => \u_udp|u_ip_receive|cnt[2]~10_combout\);

-- Location: LCCOMB_X16_Y4_N6
\u_udp|u_ip_receive|cnt[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~11_combout\ = (\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & ((\u_udp|u_ip_receive|cnt\(4)) # ((\u_udp|u_ip_receive|cnt[2]~10_combout\) # (!\u_udp|u_ip_receive|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datab => \u_udp|u_ip_receive|cnt\(4),
	datac => \u_udp|u_ip_receive|LessThan0~0_combout\,
	datad => \u_udp|u_ip_receive|cnt[2]~10_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~11_combout\);

-- Location: LCCOMB_X17_Y4_N28
\u_udp|u_ip_receive|cnt[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~12_combout\ = (\u_udp|u_ip_receive|cur_state.st_preamble~q\ & (((!\u_udp|u_ip_receive|always3~11_combout\)))) # (!\u_udp|u_ip_receive|cur_state.st_preamble~q\ & ((\u_udp|u_ip_receive|cnt[2]~9_combout\) # 
-- ((\u_udp|u_ip_receive|cnt[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datab => \u_udp|u_ip_receive|cnt[2]~9_combout\,
	datac => \u_udp|u_ip_receive|cnt[2]~11_combout\,
	datad => \u_udp|u_ip_receive|always3~11_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~12_combout\);

-- Location: LCCOMB_X19_Y4_N26
\u_udp|u_ip_receive|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal7~1_combout\ = (!\u_udp|u_ip_receive|cnt\(1) & (\u_udp|u_ip_receive|Equal7~0_combout\ & (!\u_udp|u_ip_receive|cnt\(0) & !\u_udp|u_ip_receive|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(1),
	datab => \u_udp|u_ip_receive|Equal7~0_combout\,
	datac => \u_udp|u_ip_receive|cnt\(0),
	datad => \u_udp|u_ip_receive|cnt\(2),
	combout => \u_udp|u_ip_receive|Equal7~1_combout\);

-- Location: LCCOMB_X17_Y4_N2
\u_udp|u_ip_receive|Selector7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~8_combout\ = (\u_udp|u_ip_receive|cur_state.st_ip_head~q\ & (!\u_udp|u_ip_receive|skip_en~0_combout\ & ((\u_udp|u_ip_receive|LessThan2~0_combout\) # (!\u_udp|u_ip_receive|des_ip[23]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	datab => \u_udp|u_ip_receive|LessThan2~0_combout\,
	datac => \u_udp|u_ip_receive|des_ip[23]~0_combout\,
	datad => \u_udp|u_ip_receive|skip_en~0_combout\,
	combout => \u_udp|u_ip_receive|Selector7~8_combout\);

-- Location: LCCOMB_X17_Y4_N30
\u_udp|u_ip_receive|cnt[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~8_combout\ = (!\u_udp|u_ip_receive|Equal7~1_combout\ & \u_udp|u_ip_receive|Selector7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|Equal7~1_combout\,
	datad => \u_udp|u_ip_receive|Selector7~8_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~8_combout\);

-- Location: LCCOMB_X18_Y4_N28
\u_udp|u_ip_receive|cnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~13_combout\ = (\u_udp|u_ip_receive|cnt[2]~5_combout\ & ((\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & (!\u_udp|u_ip_receive|cnt\(1) & \u_udp|u_ip_receive|cnt\(3))) # (!\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & 
-- (\u_udp|u_ip_receive|cnt\(1) & !\u_udp|u_ip_receive|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datab => \u_udp|u_ip_receive|cnt\(1),
	datac => \u_udp|u_ip_receive|cnt[2]~5_combout\,
	datad => \u_udp|u_ip_receive|cnt\(3),
	combout => \u_udp|u_ip_receive|cnt[2]~13_combout\);

-- Location: LCCOMB_X19_Y4_N30
\u_udp|u_ip_receive|ip_head_byte_num[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|ip_head_byte_num[3]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|ip_head_byte_num[3]~feeder_combout\);

-- Location: LCCOMB_X19_Y4_N0
\u_udp|u_ip_receive|ip_head_byte_num[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_ip_head~q\ & \u_udp|u_ip_receive|Equal7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_byte_val~q\,
	datab => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	datad => \u_udp|u_ip_receive|Equal7~1_combout\,
	combout => \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\);

-- Location: FF_X19_Y4_N31
\u_udp|u_ip_receive|ip_head_byte_num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|ip_head_byte_num[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|ip_head_byte_num\(3));

-- Location: FF_X19_Y4_N1
\u_udp|u_ip_receive|ip_head_byte_num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(0),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|ip_head_byte_num\(2));

-- Location: LCCOMB_X19_Y4_N22
\u_udp|u_ip_receive|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~5_combout\ = (\u_udp|u_ip_receive|cnt\(1) & (\u_udp|u_ip_receive|ip_head_byte_num\(3) $ (\u_udp|u_ip_receive|ip_head_byte_num\(2) $ (\u_udp|u_ip_receive|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|ip_head_byte_num\(3),
	datab => \u_udp|u_ip_receive|ip_head_byte_num\(2),
	datac => \u_udp|u_ip_receive|cnt\(1),
	datad => \u_udp|u_ip_receive|cnt\(3),
	combout => \u_udp|u_ip_receive|Selector7~5_combout\);

-- Location: LCCOMB_X19_Y4_N12
\u_udp|u_ip_receive|ip_head_byte_num[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|ip_head_byte_num[4]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|ip_head_byte_num[4]~feeder_combout\);

-- Location: FF_X19_Y4_N13
\u_udp|u_ip_receive|ip_head_byte_num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|ip_head_byte_num[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|ip_head_byte_num\(4));

-- Location: LCCOMB_X19_Y4_N14
\u_udp|u_ip_receive|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add1~0_combout\ = (\u_udp|u_ip_receive|ip_head_byte_num\(3)) # (\u_udp|u_ip_receive|ip_head_byte_num\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|ip_head_byte_num\(3),
	datad => \u_udp|u_ip_receive|ip_head_byte_num\(2),
	combout => \u_udp|u_ip_receive|Add1~0_combout\);

-- Location: FF_X19_Y4_N9
\u_udp|u_ip_receive|ip_head_byte_num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(3),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|ip_head_byte_num[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|ip_head_byte_num\(5));

-- Location: LCCOMB_X19_Y4_N8
\u_udp|u_ip_receive|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~4_combout\ = (\u_udp|u_ip_receive|ip_head_byte_num\(4) & (!\u_udp|u_ip_receive|ip_head_byte_num\(5) & (\u_udp|u_ip_receive|Add1~0_combout\ $ (!\u_udp|u_ip_receive|cnt\(4))))) # (!\u_udp|u_ip_receive|ip_head_byte_num\(4) & 
-- ((\u_udp|u_ip_receive|Add1~0_combout\ & (!\u_udp|u_ip_receive|ip_head_byte_num\(5) & !\u_udp|u_ip_receive|cnt\(4))) # (!\u_udp|u_ip_receive|Add1~0_combout\ & (\u_udp|u_ip_receive|ip_head_byte_num\(5) & \u_udp|u_ip_receive|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|ip_head_byte_num\(4),
	datab => \u_udp|u_ip_receive|Add1~0_combout\,
	datac => \u_udp|u_ip_receive|ip_head_byte_num\(5),
	datad => \u_udp|u_ip_receive|cnt\(4),
	combout => \u_udp|u_ip_receive|Selector7~4_combout\);

-- Location: LCCOMB_X19_Y4_N24
\u_udp|u_ip_receive|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~6_combout\ = (\u_udp|u_ip_receive|Selector7~5_combout\ & (\u_udp|u_ip_receive|Selector7~4_combout\ & (\u_udp|u_ip_receive|ip_head_byte_num\(2) $ (\u_udp|u_ip_receive|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~5_combout\,
	datab => \u_udp|u_ip_receive|ip_head_byte_num\(2),
	datac => \u_udp|u_ip_receive|Selector7~4_combout\,
	datad => \u_udp|u_ip_receive|cnt\(2),
	combout => \u_udp|u_ip_receive|Selector7~6_combout\);

-- Location: LCCOMB_X18_Y4_N4
\u_udp|u_ip_receive|cnt[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~14_combout\ = (\u_udp|u_ip_receive|cur_state.st_udp_head~q\ & (\u_udp|u_ip_receive|cnt[2]~13_combout\)) # (!\u_udp|u_ip_receive|cur_state.st_udp_head~q\ & ((\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & 
-- (\u_udp|u_ip_receive|cnt[2]~13_combout\)) # (!\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & ((\u_udp|u_ip_receive|Selector7~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_udp_head~q\,
	datab => \u_udp|u_ip_receive|cnt[2]~13_combout\,
	datac => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datad => \u_udp|u_ip_receive|Selector7~6_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~14_combout\);

-- Location: LCCOMB_X18_Y4_N6
\u_udp|u_ip_receive|cnt[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~15_combout\ = (\u_udp|u_ip_receive|cur_state.st_preamble~q\ & (((\u_udp|u_ip_receive|Equal1~0_combout\)))) # (!\u_udp|u_ip_receive|cur_state.st_preamble~q\ & (\u_udp|u_ip_receive|cnt\(0) & 
-- (\u_udp|u_ip_receive|cnt[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cnt\(0),
	datab => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datac => \u_udp|u_ip_receive|cnt[2]~14_combout\,
	datad => \u_udp|u_ip_receive|Equal1~0_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~15_combout\);

-- Location: LCCOMB_X17_Y4_N24
\u_udp|u_ip_receive|cnt[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[2]~16_combout\ = (\u_udp|u_ip_receive|Selector13~0_combout\) # ((\u_udp|u_ip_receive|cnt[2]~15_combout\ & ((\u_udp|u_ip_receive|cnt[2]~12_combout\) # (\u_udp|u_ip_receive|cnt[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector13~0_combout\,
	datab => \u_udp|u_ip_receive|cnt[2]~12_combout\,
	datac => \u_udp|u_ip_receive|cnt[2]~8_combout\,
	datad => \u_udp|u_ip_receive|cnt[2]~15_combout\,
	combout => \u_udp|u_ip_receive|cnt[2]~16_combout\);

-- Location: FF_X18_Y4_N19
\u_udp|u_ip_receive|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cnt[0]~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|cnt[2]~16_combout\,
	ena => \u_udp|u_ip_receive|cnt[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cnt\(0));

-- Location: LCCOMB_X18_Y4_N20
\u_udp|u_ip_receive|cnt[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cnt[1]~18_combout\ = (\u_udp|u_ip_receive|cnt\(1) & (!\u_udp|u_ip_receive|cnt[0]~7\)) # (!\u_udp|u_ip_receive|cnt\(1) & ((\u_udp|u_ip_receive|cnt[0]~7\) # (GND)))
-- \u_udp|u_ip_receive|cnt[1]~19\ = CARRY((!\u_udp|u_ip_receive|cnt[0]~7\) # (!\u_udp|u_ip_receive|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(1),
	datad => VCC,
	cin => \u_udp|u_ip_receive|cnt[0]~7\,
	combout => \u_udp|u_ip_receive|cnt[1]~18_combout\,
	cout => \u_udp|u_ip_receive|cnt[1]~19\);

-- Location: FF_X18_Y4_N21
\u_udp|u_ip_receive|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cnt[1]~18_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|cnt[2]~16_combout\,
	ena => \u_udp|u_ip_receive|cnt[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cnt\(1));

-- Location: FF_X18_Y4_N23
\u_udp|u_ip_receive|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cnt[2]~20_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|cnt[2]~16_combout\,
	ena => \u_udp|u_ip_receive|cnt[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cnt\(2));

-- Location: LCCOMB_X19_Y4_N2
\u_udp|u_ip_receive|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~2_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cnt\(2) & (\u_udp|u_ip_receive|cur_state.st_udp_head~q\ & \u_udp|u_ip_receive|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_byte_val~q\,
	datab => \u_udp|u_ip_receive|cnt\(2),
	datac => \u_udp|u_ip_receive|cur_state.st_udp_head~q\,
	datad => \u_udp|u_ip_receive|Equal7~0_combout\,
	combout => \u_udp|u_ip_receive|Selector7~2_combout\);

-- Location: LCCOMB_X17_Y2_N4
\u_udp|u_ip_receive|udp_byte_num[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\ = (\u_udp|u_ip_receive|Selector7~2_combout\ & (\u_udp|u_ip_receive|cnt\(0) & !\u_udp|u_ip_receive|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~2_combout\,
	datab => \u_udp|u_ip_receive|cnt\(0),
	datad => \u_udp|u_ip_receive|cnt\(1),
	combout => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\);

-- Location: FF_X17_Y2_N21
\u_udp|u_ip_receive|udp_byte_num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[7]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(7));

-- Location: FF_X17_Y2_N15
\u_udp|u_ip_receive|udp_byte_num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(6),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(6));

-- Location: FF_X17_Y2_N5
\u_udp|u_ip_receive|udp_byte_num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(5),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(5));

-- Location: LCCOMB_X17_Y2_N30
\u_udp|u_ip_receive|udp_byte_num[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[4]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|udp_byte_num[4]~feeder_combout\);

-- Location: FF_X17_Y2_N31
\u_udp|u_ip_receive|udp_byte_num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(4));

-- Location: LCCOMB_X17_Y2_N12
\u_udp|u_ip_receive|udp_byte_num[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[3]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|udp_byte_num[3]~feeder_combout\);

-- Location: FF_X17_Y2_N13
\u_udp|u_ip_receive|udp_byte_num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(3));

-- Location: LCCOMB_X18_Y2_N2
\u_udp|u_ip_receive|data_byte_num[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[4]~13_cout\ = CARRY(\u_udp|u_ip_receive|udp_byte_num\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(3),
	datad => VCC,
	cout => \u_udp|u_ip_receive|data_byte_num[4]~13_cout\);

-- Location: LCCOMB_X18_Y2_N4
\u_udp|u_ip_receive|data_byte_num[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[4]~14_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(4) & (\u_udp|u_ip_receive|data_byte_num[4]~13_cout\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(4) & (!\u_udp|u_ip_receive|data_byte_num[4]~13_cout\))
-- \u_udp|u_ip_receive|data_byte_num[4]~15\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(4) & !\u_udp|u_ip_receive|data_byte_num[4]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(4),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[4]~13_cout\,
	combout => \u_udp|u_ip_receive|data_byte_num[4]~14_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[4]~15\);

-- Location: LCCOMB_X18_Y2_N6
\u_udp|u_ip_receive|data_byte_num[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[5]~16_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(5) & ((GND) # (!\u_udp|u_ip_receive|data_byte_num[4]~15\))) # (!\u_udp|u_ip_receive|udp_byte_num\(5) & (\u_udp|u_ip_receive|data_byte_num[4]~15\ $ (GND)))
-- \u_udp|u_ip_receive|data_byte_num[5]~17\ = CARRY((\u_udp|u_ip_receive|udp_byte_num\(5)) # (!\u_udp|u_ip_receive|data_byte_num[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(5),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[4]~15\,
	combout => \u_udp|u_ip_receive|data_byte_num[5]~16_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[5]~17\);

-- Location: LCCOMB_X18_Y2_N8
\u_udp|u_ip_receive|data_byte_num[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[6]~18_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(6) & (\u_udp|u_ip_receive|data_byte_num[5]~17\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(6) & (!\u_udp|u_ip_receive|data_byte_num[5]~17\))
-- \u_udp|u_ip_receive|data_byte_num[6]~19\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(6) & !\u_udp|u_ip_receive|data_byte_num[5]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(6),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[5]~17\,
	combout => \u_udp|u_ip_receive|data_byte_num[6]~18_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[6]~19\);

-- Location: LCCOMB_X18_Y2_N10
\u_udp|u_ip_receive|data_byte_num[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[7]~20_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(7) & ((GND) # (!\u_udp|u_ip_receive|data_byte_num[6]~19\))) # (!\u_udp|u_ip_receive|udp_byte_num\(7) & (\u_udp|u_ip_receive|data_byte_num[6]~19\ $ (GND)))
-- \u_udp|u_ip_receive|data_byte_num[7]~21\ = CARRY((\u_udp|u_ip_receive|udp_byte_num\(7)) # (!\u_udp|u_ip_receive|data_byte_num[6]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(7),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[6]~19\,
	combout => \u_udp|u_ip_receive|data_byte_num[7]~20_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[7]~21\);

-- Location: LCCOMB_X18_Y2_N0
\u_udp|u_ip_receive|Selector7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~19_combout\ = (\u_udp|u_ip_receive|cnt\(1) & (\u_udp|u_ip_receive|cnt\(0) & \u_udp|u_ip_receive|Selector7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cnt\(1),
	datac => \u_udp|u_ip_receive|cnt\(0),
	datad => \u_udp|u_ip_receive|Selector7~2_combout\,
	combout => \u_udp|u_ip_receive|Selector7~19_combout\);

-- Location: FF_X18_Y2_N11
\u_udp|u_ip_receive|data_byte_num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[7]~20_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(7));

-- Location: FF_X18_Y2_N9
\u_udp|u_ip_receive|data_byte_num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[6]~18_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(6));

-- Location: FF_X18_Y2_N7
\u_udp|u_ip_receive|data_byte_num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[5]~16_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(5));

-- Location: FF_X18_Y2_N5
\u_udp|u_ip_receive|data_byte_num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[4]~14_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(4));

-- Location: LCCOMB_X18_Y2_N30
\u_udp|u_ip_receive|data_byte_num[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[3]~38_combout\ = !\u_udp|u_ip_receive|udp_byte_num\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|udp_byte_num\(3),
	combout => \u_udp|u_ip_receive|data_byte_num[3]~38_combout\);

-- Location: FF_X19_Y2_N15
\u_udp|u_ip_receive|data_byte_num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|data_byte_num[3]~38_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(3));

-- Location: LCCOMB_X17_Y2_N18
\u_udp|u_ip_receive|udp_byte_num[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[2]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|udp_byte_num[2]~feeder_combout\);

-- Location: FF_X17_Y2_N19
\u_udp|u_ip_receive|udp_byte_num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(2));

-- Location: FF_X19_Y2_N5
\u_udp|u_ip_receive|data_byte_num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|udp_byte_num\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(2));

-- Location: LCCOMB_X17_Y2_N24
\u_udp|u_ip_receive|udp_byte_num[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[1]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|udp_byte_num[1]~feeder_combout\);

-- Location: FF_X17_Y2_N25
\u_udp|u_ip_receive|udp_byte_num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(1));

-- Location: FF_X19_Y2_N3
\u_udp|u_ip_receive|data_byte_num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|udp_byte_num\(1),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(1));

-- Location: LCCOMB_X17_Y2_N22
\u_udp|u_ip_receive|udp_byte_num[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[0]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|udp_byte_num[0]~feeder_combout\);

-- Location: FF_X17_Y2_N23
\u_udp|u_ip_receive|udp_byte_num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(0));

-- Location: FF_X19_Y2_N1
\u_udp|u_ip_receive|data_byte_num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|udp_byte_num\(0),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(0));

-- Location: LCCOMB_X19_Y2_N0
\u_udp|u_ip_receive|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~0_combout\ = \u_udp|u_ip_receive|data_byte_num\(0) $ (VCC)
-- \u_udp|u_ip_receive|Add5~1\ = CARRY(\u_udp|u_ip_receive|data_byte_num\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(0),
	datad => VCC,
	combout => \u_udp|u_ip_receive|Add5~0_combout\,
	cout => \u_udp|u_ip_receive|Add5~1\);

-- Location: LCCOMB_X19_Y2_N2
\u_udp|u_ip_receive|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~2_combout\ = (\u_udp|u_ip_receive|data_byte_num\(1) & (\u_udp|u_ip_receive|Add5~1\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(1) & (!\u_udp|u_ip_receive|Add5~1\))
-- \u_udp|u_ip_receive|Add5~3\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(1) & !\u_udp|u_ip_receive|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(1),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~1\,
	combout => \u_udp|u_ip_receive|Add5~2_combout\,
	cout => \u_udp|u_ip_receive|Add5~3\);

-- Location: LCCOMB_X19_Y2_N4
\u_udp|u_ip_receive|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~4_combout\ = (\u_udp|u_ip_receive|data_byte_num\(2) & ((GND) # (!\u_udp|u_ip_receive|Add5~3\))) # (!\u_udp|u_ip_receive|data_byte_num\(2) & (\u_udp|u_ip_receive|Add5~3\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~5\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(2)) # (!\u_udp|u_ip_receive|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(2),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~3\,
	combout => \u_udp|u_ip_receive|Add5~4_combout\,
	cout => \u_udp|u_ip_receive|Add5~5\);

-- Location: LCCOMB_X19_Y2_N6
\u_udp|u_ip_receive|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~6_combout\ = (\u_udp|u_ip_receive|data_byte_num\(3) & (\u_udp|u_ip_receive|Add5~5\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(3) & (!\u_udp|u_ip_receive|Add5~5\))
-- \u_udp|u_ip_receive|Add5~7\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(3) & !\u_udp|u_ip_receive|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(3),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~5\,
	combout => \u_udp|u_ip_receive|Add5~6_combout\,
	cout => \u_udp|u_ip_receive|Add5~7\);

-- Location: LCCOMB_X19_Y2_N8
\u_udp|u_ip_receive|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~8_combout\ = (\u_udp|u_ip_receive|data_byte_num\(4) & ((GND) # (!\u_udp|u_ip_receive|Add5~7\))) # (!\u_udp|u_ip_receive|data_byte_num\(4) & (\u_udp|u_ip_receive|Add5~7\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~9\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(4)) # (!\u_udp|u_ip_receive|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(4),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~7\,
	combout => \u_udp|u_ip_receive|Add5~8_combout\,
	cout => \u_udp|u_ip_receive|Add5~9\);

-- Location: LCCOMB_X19_Y2_N10
\u_udp|u_ip_receive|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~10_combout\ = (\u_udp|u_ip_receive|data_byte_num\(5) & (\u_udp|u_ip_receive|Add5~9\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(5) & (!\u_udp|u_ip_receive|Add5~9\))
-- \u_udp|u_ip_receive|Add5~11\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(5) & !\u_udp|u_ip_receive|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(5),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~9\,
	combout => \u_udp|u_ip_receive|Add5~10_combout\,
	cout => \u_udp|u_ip_receive|Add5~11\);

-- Location: LCCOMB_X19_Y2_N12
\u_udp|u_ip_receive|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~12_combout\ = (\u_udp|u_ip_receive|data_byte_num\(6) & ((GND) # (!\u_udp|u_ip_receive|Add5~11\))) # (!\u_udp|u_ip_receive|data_byte_num\(6) & (\u_udp|u_ip_receive|Add5~11\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~13\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(6)) # (!\u_udp|u_ip_receive|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(6),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~11\,
	combout => \u_udp|u_ip_receive|Add5~12_combout\,
	cout => \u_udp|u_ip_receive|Add5~13\);

-- Location: LCCOMB_X19_Y2_N14
\u_udp|u_ip_receive|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~14_combout\ = (\u_udp|u_ip_receive|data_byte_num\(7) & (\u_udp|u_ip_receive|Add5~13\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(7) & (!\u_udp|u_ip_receive|Add5~13\))
-- \u_udp|u_ip_receive|Add5~15\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(7) & !\u_udp|u_ip_receive|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(7),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~13\,
	combout => \u_udp|u_ip_receive|Add5~14_combout\,
	cout => \u_udp|u_ip_receive|Add5~15\);

-- Location: LCCOMB_X18_Y2_N28
\u_udp|u_ip_receive|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~0_combout\ = (\u_udp|u_ip_receive|data_cnt\(5) & (\u_udp|u_ip_receive|Add5~10_combout\ & (\u_udp|u_ip_receive|Add5~8_combout\ $ (!\u_udp|u_ip_receive|data_cnt\(4))))) # (!\u_udp|u_ip_receive|data_cnt\(5) & 
-- (!\u_udp|u_ip_receive|Add5~10_combout\ & (\u_udp|u_ip_receive|Add5~8_combout\ $ (!\u_udp|u_ip_receive|data_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(5),
	datab => \u_udp|u_ip_receive|Add5~8_combout\,
	datac => \u_udp|u_ip_receive|Add5~10_combout\,
	datad => \u_udp|u_ip_receive|data_cnt\(4),
	combout => \u_udp|u_ip_receive|Equal15~0_combout\);

-- Location: LCCOMB_X18_Y6_N30
\u_udp|u_ip_receive|Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~1_combout\ = (\u_udp|u_ip_receive|data_cnt\(1) & (\u_udp|u_ip_receive|Add5~2_combout\ & (\u_udp|u_ip_receive|data_cnt\(0) $ (!\u_udp|u_ip_receive|Add5~0_combout\)))) # (!\u_udp|u_ip_receive|data_cnt\(1) & 
-- (!\u_udp|u_ip_receive|Add5~2_combout\ & (\u_udp|u_ip_receive|data_cnt\(0) $ (!\u_udp|u_ip_receive|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(1),
	datab => \u_udp|u_ip_receive|data_cnt\(0),
	datac => \u_udp|u_ip_receive|Add5~0_combout\,
	datad => \u_udp|u_ip_receive|Add5~2_combout\,
	combout => \u_udp|u_ip_receive|Equal15~1_combout\);

-- Location: LCCOMB_X18_Y6_N20
\u_udp|u_ip_receive|Equal15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~2_combout\ = (\u_udp|u_ip_receive|Add5~4_combout\ & (\u_udp|u_ip_receive|data_cnt\(2) & (\u_udp|u_ip_receive|data_cnt\(3) $ (!\u_udp|u_ip_receive|Add5~6_combout\)))) # (!\u_udp|u_ip_receive|Add5~4_combout\ & 
-- (!\u_udp|u_ip_receive|data_cnt\(2) & (\u_udp|u_ip_receive|data_cnt\(3) $ (!\u_udp|u_ip_receive|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Add5~4_combout\,
	datab => \u_udp|u_ip_receive|data_cnt\(3),
	datac => \u_udp|u_ip_receive|data_cnt\(2),
	datad => \u_udp|u_ip_receive|Add5~6_combout\,
	combout => \u_udp|u_ip_receive|Equal15~2_combout\);

-- Location: LCCOMB_X18_Y6_N10
\u_udp|u_ip_receive|Equal15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~3_combout\ = (\u_udp|u_ip_receive|Equal15~1_combout\ & (\u_udp|u_ip_receive|Equal15~2_combout\ & (\u_udp|u_ip_receive|data_cnt\(6) $ (!\u_udp|u_ip_receive|Add5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(6),
	datab => \u_udp|u_ip_receive|Add5~12_combout\,
	datac => \u_udp|u_ip_receive|Equal15~1_combout\,
	datad => \u_udp|u_ip_receive|Equal15~2_combout\,
	combout => \u_udp|u_ip_receive|Equal15~3_combout\);

-- Location: LCCOMB_X18_Y6_N12
\u_udp|u_ip_receive|Equal15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~4_combout\ = (\u_udp|u_ip_receive|Equal15~0_combout\ & (\u_udp|u_ip_receive|Equal15~3_combout\ & (\u_udp|u_ip_receive|data_cnt\(7) $ (!\u_udp|u_ip_receive|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(7),
	datab => \u_udp|u_ip_receive|Add5~14_combout\,
	datac => \u_udp|u_ip_receive|Equal15~0_combout\,
	datad => \u_udp|u_ip_receive|Equal15~3_combout\,
	combout => \u_udp|u_ip_receive|Equal15~4_combout\);

-- Location: LCCOMB_X14_Y2_N12
\u_udp|u_ip_receive|udp_byte_num[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[12]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|udp_byte_num[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y2_N2
\u_udp|u_ip_receive|udp_byte_num[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\ = (\u_udp|u_ip_receive|Selector7~2_combout\ & (!\u_udp|u_ip_receive|cnt\(0) & !\u_udp|u_ip_receive|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~2_combout\,
	datab => \u_udp|u_ip_receive|cnt\(0),
	datad => \u_udp|u_ip_receive|cnt\(1),
	combout => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\);

-- Location: FF_X14_Y2_N13
\u_udp|u_ip_receive|udp_byte_num[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[12]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(12));

-- Location: LCCOMB_X14_Y2_N20
\u_udp|u_ip_receive|udp_byte_num[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[11]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|udp_byte_num[11]~feeder_combout\);

-- Location: FF_X14_Y2_N21
\u_udp|u_ip_receive|udp_byte_num[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[11]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(11));

-- Location: FF_X14_Y2_N3
\u_udp|u_ip_receive|udp_byte_num[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rx_data\(2),
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(10));

-- Location: LCCOMB_X14_Y2_N26
\u_udp|u_ip_receive|udp_byte_num[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[9]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|udp_byte_num[9]~feeder_combout\);

-- Location: FF_X14_Y2_N27
\u_udp|u_ip_receive|udp_byte_num[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(9));

-- Location: LCCOMB_X14_Y2_N4
\u_udp|u_ip_receive|udp_byte_num[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[8]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|udp_byte_num[8]~feeder_combout\);

-- Location: FF_X14_Y2_N5
\u_udp|u_ip_receive|udp_byte_num[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(8));

-- Location: LCCOMB_X18_Y2_N12
\u_udp|u_ip_receive|data_byte_num[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[8]~22_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(8) & (\u_udp|u_ip_receive|data_byte_num[7]~21\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(8) & (!\u_udp|u_ip_receive|data_byte_num[7]~21\))
-- \u_udp|u_ip_receive|data_byte_num[8]~23\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(8) & !\u_udp|u_ip_receive|data_byte_num[7]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(8),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[7]~21\,
	combout => \u_udp|u_ip_receive|data_byte_num[8]~22_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[8]~23\);

-- Location: LCCOMB_X18_Y2_N14
\u_udp|u_ip_receive|data_byte_num[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[9]~24_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(9) & ((GND) # (!\u_udp|u_ip_receive|data_byte_num[8]~23\))) # (!\u_udp|u_ip_receive|udp_byte_num\(9) & (\u_udp|u_ip_receive|data_byte_num[8]~23\ $ (GND)))
-- \u_udp|u_ip_receive|data_byte_num[9]~25\ = CARRY((\u_udp|u_ip_receive|udp_byte_num\(9)) # (!\u_udp|u_ip_receive|data_byte_num[8]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(9),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[8]~23\,
	combout => \u_udp|u_ip_receive|data_byte_num[9]~24_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[9]~25\);

-- Location: LCCOMB_X18_Y2_N16
\u_udp|u_ip_receive|data_byte_num[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[10]~26_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(10) & (\u_udp|u_ip_receive|data_byte_num[9]~25\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(10) & (!\u_udp|u_ip_receive|data_byte_num[9]~25\))
-- \u_udp|u_ip_receive|data_byte_num[10]~27\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(10) & !\u_udp|u_ip_receive|data_byte_num[9]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(10),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[9]~25\,
	combout => \u_udp|u_ip_receive|data_byte_num[10]~26_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[10]~27\);

-- Location: LCCOMB_X18_Y2_N18
\u_udp|u_ip_receive|data_byte_num[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[11]~28_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(11) & ((GND) # (!\u_udp|u_ip_receive|data_byte_num[10]~27\))) # (!\u_udp|u_ip_receive|udp_byte_num\(11) & (\u_udp|u_ip_receive|data_byte_num[10]~27\ $ (GND)))
-- \u_udp|u_ip_receive|data_byte_num[11]~29\ = CARRY((\u_udp|u_ip_receive|udp_byte_num\(11)) # (!\u_udp|u_ip_receive|data_byte_num[10]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|udp_byte_num\(11),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[10]~27\,
	combout => \u_udp|u_ip_receive|data_byte_num[11]~28_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[11]~29\);

-- Location: LCCOMB_X18_Y2_N20
\u_udp|u_ip_receive|data_byte_num[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[12]~30_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(12) & (\u_udp|u_ip_receive|data_byte_num[11]~29\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(12) & (!\u_udp|u_ip_receive|data_byte_num[11]~29\))
-- \u_udp|u_ip_receive|data_byte_num[12]~31\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(12) & !\u_udp|u_ip_receive|data_byte_num[11]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(12),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[11]~29\,
	combout => \u_udp|u_ip_receive|data_byte_num[12]~30_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[12]~31\);

-- Location: FF_X18_Y2_N21
\u_udp|u_ip_receive|data_byte_num[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[12]~30_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(12));

-- Location: FF_X18_Y2_N19
\u_udp|u_ip_receive|data_byte_num[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[11]~28_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(11));

-- Location: FF_X18_Y2_N17
\u_udp|u_ip_receive|data_byte_num[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[10]~26_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(10));

-- Location: FF_X18_Y2_N15
\u_udp|u_ip_receive|data_byte_num[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[9]~24_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(9));

-- Location: FF_X18_Y2_N13
\u_udp|u_ip_receive|data_byte_num[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[8]~22_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(8));

-- Location: LCCOMB_X19_Y2_N16
\u_udp|u_ip_receive|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~16_combout\ = (\u_udp|u_ip_receive|data_byte_num\(8) & ((GND) # (!\u_udp|u_ip_receive|Add5~15\))) # (!\u_udp|u_ip_receive|data_byte_num\(8) & (\u_udp|u_ip_receive|Add5~15\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~17\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(8)) # (!\u_udp|u_ip_receive|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(8),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~15\,
	combout => \u_udp|u_ip_receive|Add5~16_combout\,
	cout => \u_udp|u_ip_receive|Add5~17\);

-- Location: LCCOMB_X19_Y2_N18
\u_udp|u_ip_receive|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~18_combout\ = (\u_udp|u_ip_receive|data_byte_num\(9) & (\u_udp|u_ip_receive|Add5~17\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(9) & (!\u_udp|u_ip_receive|Add5~17\))
-- \u_udp|u_ip_receive|Add5~19\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(9) & !\u_udp|u_ip_receive|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(9),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~17\,
	combout => \u_udp|u_ip_receive|Add5~18_combout\,
	cout => \u_udp|u_ip_receive|Add5~19\);

-- Location: LCCOMB_X19_Y2_N20
\u_udp|u_ip_receive|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~20_combout\ = (\u_udp|u_ip_receive|data_byte_num\(10) & ((GND) # (!\u_udp|u_ip_receive|Add5~19\))) # (!\u_udp|u_ip_receive|data_byte_num\(10) & (\u_udp|u_ip_receive|Add5~19\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~21\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(10)) # (!\u_udp|u_ip_receive|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(10),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~19\,
	combout => \u_udp|u_ip_receive|Add5~20_combout\,
	cout => \u_udp|u_ip_receive|Add5~21\);

-- Location: LCCOMB_X19_Y2_N22
\u_udp|u_ip_receive|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~22_combout\ = (\u_udp|u_ip_receive|data_byte_num\(11) & (\u_udp|u_ip_receive|Add5~21\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(11) & (!\u_udp|u_ip_receive|Add5~21\))
-- \u_udp|u_ip_receive|Add5~23\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(11) & !\u_udp|u_ip_receive|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(11),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~21\,
	combout => \u_udp|u_ip_receive|Add5~22_combout\,
	cout => \u_udp|u_ip_receive|Add5~23\);

-- Location: LCCOMB_X19_Y2_N24
\u_udp|u_ip_receive|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~24_combout\ = (\u_udp|u_ip_receive|data_byte_num\(12) & ((GND) # (!\u_udp|u_ip_receive|Add5~23\))) # (!\u_udp|u_ip_receive|data_byte_num\(12) & (\u_udp|u_ip_receive|Add5~23\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~25\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(12)) # (!\u_udp|u_ip_receive|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(12),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~23\,
	combout => \u_udp|u_ip_receive|Add5~24_combout\,
	cout => \u_udp|u_ip_receive|Add5~25\);

-- Location: LCCOMB_X14_Y2_N10
\u_udp|u_ip_receive|udp_byte_num[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[13]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|udp_byte_num[13]~feeder_combout\);

-- Location: FF_X14_Y2_N11
\u_udp|u_ip_receive|udp_byte_num[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[13]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(13));

-- Location: LCCOMB_X18_Y2_N22
\u_udp|u_ip_receive|data_byte_num[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[13]~32_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(13) & ((GND) # (!\u_udp|u_ip_receive|data_byte_num[12]~31\))) # (!\u_udp|u_ip_receive|udp_byte_num\(13) & (\u_udp|u_ip_receive|data_byte_num[12]~31\ $ (GND)))
-- \u_udp|u_ip_receive|data_byte_num[13]~33\ = CARRY((\u_udp|u_ip_receive|udp_byte_num\(13)) # (!\u_udp|u_ip_receive|data_byte_num[12]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(13),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[12]~31\,
	combout => \u_udp|u_ip_receive|data_byte_num[13]~32_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[13]~33\);

-- Location: FF_X18_Y2_N23
\u_udp|u_ip_receive|data_byte_num[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[13]~32_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(13));

-- Location: LCCOMB_X19_Y2_N26
\u_udp|u_ip_receive|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~26_combout\ = (\u_udp|u_ip_receive|data_byte_num\(13) & (\u_udp|u_ip_receive|Add5~25\ & VCC)) # (!\u_udp|u_ip_receive|data_byte_num\(13) & (!\u_udp|u_ip_receive|Add5~25\))
-- \u_udp|u_ip_receive|Add5~27\ = CARRY((!\u_udp|u_ip_receive|data_byte_num\(13) & !\u_udp|u_ip_receive|Add5~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(13),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~25\,
	combout => \u_udp|u_ip_receive|Add5~26_combout\,
	cout => \u_udp|u_ip_receive|Add5~27\);

-- Location: LCCOMB_X18_Y6_N8
\u_udp|u_ip_receive|Equal15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~8_combout\ = (\u_udp|u_ip_receive|data_cnt\(13) & (\u_udp|u_ip_receive|Add5~26_combout\ & (\u_udp|u_ip_receive|data_cnt\(12) $ (!\u_udp|u_ip_receive|Add5~24_combout\)))) # (!\u_udp|u_ip_receive|data_cnt\(13) & 
-- (!\u_udp|u_ip_receive|Add5~26_combout\ & (\u_udp|u_ip_receive|data_cnt\(12) $ (!\u_udp|u_ip_receive|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(13),
	datab => \u_udp|u_ip_receive|data_cnt\(12),
	datac => \u_udp|u_ip_receive|Add5~24_combout\,
	datad => \u_udp|u_ip_receive|Add5~26_combout\,
	combout => \u_udp|u_ip_receive|Equal15~8_combout\);

-- Location: LCCOMB_X18_Y6_N14
\u_udp|u_ip_receive|Equal15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~5_combout\ = (\u_udp|u_ip_receive|data_cnt\(8) & (\u_udp|u_ip_receive|Add5~16_combout\ & (\u_udp|u_ip_receive|data_cnt\(9) $ (!\u_udp|u_ip_receive|Add5~18_combout\)))) # (!\u_udp|u_ip_receive|data_cnt\(8) & 
-- (!\u_udp|u_ip_receive|Add5~16_combout\ & (\u_udp|u_ip_receive|data_cnt\(9) $ (!\u_udp|u_ip_receive|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(8),
	datab => \u_udp|u_ip_receive|data_cnt\(9),
	datac => \u_udp|u_ip_receive|Add5~18_combout\,
	datad => \u_udp|u_ip_receive|Add5~16_combout\,
	combout => \u_udp|u_ip_receive|Equal15~5_combout\);

-- Location: LCCOMB_X18_Y6_N24
\u_udp|u_ip_receive|Equal15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~6_combout\ = \u_udp|u_ip_receive|Add5~20_combout\ $ (\u_udp|u_ip_receive|data_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|Add5~20_combout\,
	datad => \u_udp|u_ip_receive|data_cnt\(10),
	combout => \u_udp|u_ip_receive|Equal15~6_combout\);

-- Location: LCCOMB_X18_Y6_N18
\u_udp|u_ip_receive|Equal15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~7_combout\ = (\u_udp|u_ip_receive|Equal15~5_combout\ & (!\u_udp|u_ip_receive|Equal15~6_combout\ & (\u_udp|u_ip_receive|data_cnt\(11) $ (!\u_udp|u_ip_receive|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(11),
	datab => \u_udp|u_ip_receive|Add5~22_combout\,
	datac => \u_udp|u_ip_receive|Equal15~5_combout\,
	datad => \u_udp|u_ip_receive|Equal15~6_combout\,
	combout => \u_udp|u_ip_receive|Equal15~7_combout\);

-- Location: LCCOMB_X18_Y6_N16
\u_udp|u_ip_receive|Equal15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~10_combout\ = (\u_udp|u_ip_receive|Equal15~4_combout\ & (\u_udp|u_ip_receive|Equal15~8_combout\ & (\u_udp|u_ip_receive|Equal15~9_combout\ & \u_udp|u_ip_receive|Equal15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal15~4_combout\,
	datab => \u_udp|u_ip_receive|Equal15~8_combout\,
	datac => \u_udp|u_ip_receive|Equal15~9_combout\,
	datad => \u_udp|u_ip_receive|Equal15~7_combout\,
	combout => \u_udp|u_ip_receive|Equal15~10_combout\);

-- Location: FF_X17_Y6_N1
\u_udp|u_ip_receive|data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[0]~17_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(0));

-- Location: LCCOMB_X17_Y6_N2
\u_udp|u_ip_receive|data_cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[1]~19_combout\ = (\u_udp|u_ip_receive|data_cnt\(1) & (!\u_udp|u_ip_receive|data_cnt[0]~18\)) # (!\u_udp|u_ip_receive|data_cnt\(1) & ((\u_udp|u_ip_receive|data_cnt[0]~18\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[1]~20\ = CARRY((!\u_udp|u_ip_receive|data_cnt[0]~18\) # (!\u_udp|u_ip_receive|data_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(1),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[0]~18\,
	combout => \u_udp|u_ip_receive|data_cnt[1]~19_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[1]~20\);

-- Location: FF_X17_Y6_N3
\u_udp|u_ip_receive|data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[1]~19_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(1));

-- Location: LCCOMB_X17_Y6_N4
\u_udp|u_ip_receive|data_cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[2]~21_combout\ = (\u_udp|u_ip_receive|data_cnt\(2) & (\u_udp|u_ip_receive|data_cnt[1]~20\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(2) & (!\u_udp|u_ip_receive|data_cnt[1]~20\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[2]~22\ = CARRY((\u_udp|u_ip_receive|data_cnt\(2) & !\u_udp|u_ip_receive|data_cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(2),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[1]~20\,
	combout => \u_udp|u_ip_receive|data_cnt[2]~21_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[2]~22\);

-- Location: FF_X17_Y6_N5
\u_udp|u_ip_receive|data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[2]~21_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(2));

-- Location: LCCOMB_X17_Y6_N6
\u_udp|u_ip_receive|data_cnt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[3]~23_combout\ = (\u_udp|u_ip_receive|data_cnt\(3) & (!\u_udp|u_ip_receive|data_cnt[2]~22\)) # (!\u_udp|u_ip_receive|data_cnt\(3) & ((\u_udp|u_ip_receive|data_cnt[2]~22\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[3]~24\ = CARRY((!\u_udp|u_ip_receive|data_cnt[2]~22\) # (!\u_udp|u_ip_receive|data_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(3),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[2]~22\,
	combout => \u_udp|u_ip_receive|data_cnt[3]~23_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[3]~24\);

-- Location: FF_X17_Y6_N7
\u_udp|u_ip_receive|data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[3]~23_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(3));

-- Location: LCCOMB_X17_Y6_N8
\u_udp|u_ip_receive|data_cnt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[4]~25_combout\ = (\u_udp|u_ip_receive|data_cnt\(4) & (\u_udp|u_ip_receive|data_cnt[3]~24\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(4) & (!\u_udp|u_ip_receive|data_cnt[3]~24\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[4]~26\ = CARRY((\u_udp|u_ip_receive|data_cnt\(4) & !\u_udp|u_ip_receive|data_cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(4),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[3]~24\,
	combout => \u_udp|u_ip_receive|data_cnt[4]~25_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[4]~26\);

-- Location: FF_X17_Y6_N9
\u_udp|u_ip_receive|data_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[4]~25_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(4));

-- Location: LCCOMB_X17_Y6_N10
\u_udp|u_ip_receive|data_cnt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[5]~27_combout\ = (\u_udp|u_ip_receive|data_cnt\(5) & (!\u_udp|u_ip_receive|data_cnt[4]~26\)) # (!\u_udp|u_ip_receive|data_cnt\(5) & ((\u_udp|u_ip_receive|data_cnt[4]~26\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[5]~28\ = CARRY((!\u_udp|u_ip_receive|data_cnt[4]~26\) # (!\u_udp|u_ip_receive|data_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(5),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[4]~26\,
	combout => \u_udp|u_ip_receive|data_cnt[5]~27_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[5]~28\);

-- Location: FF_X17_Y6_N11
\u_udp|u_ip_receive|data_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[5]~27_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(5));

-- Location: LCCOMB_X17_Y6_N12
\u_udp|u_ip_receive|data_cnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[6]~29_combout\ = (\u_udp|u_ip_receive|data_cnt\(6) & (\u_udp|u_ip_receive|data_cnt[5]~28\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(6) & (!\u_udp|u_ip_receive|data_cnt[5]~28\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[6]~30\ = CARRY((\u_udp|u_ip_receive|data_cnt\(6) & !\u_udp|u_ip_receive|data_cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(6),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[5]~28\,
	combout => \u_udp|u_ip_receive|data_cnt[6]~29_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[6]~30\);

-- Location: FF_X17_Y6_N13
\u_udp|u_ip_receive|data_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[6]~29_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(6));

-- Location: LCCOMB_X17_Y6_N14
\u_udp|u_ip_receive|data_cnt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[7]~31_combout\ = (\u_udp|u_ip_receive|data_cnt\(7) & (!\u_udp|u_ip_receive|data_cnt[6]~30\)) # (!\u_udp|u_ip_receive|data_cnt\(7) & ((\u_udp|u_ip_receive|data_cnt[6]~30\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[7]~32\ = CARRY((!\u_udp|u_ip_receive|data_cnt[6]~30\) # (!\u_udp|u_ip_receive|data_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(7),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[6]~30\,
	combout => \u_udp|u_ip_receive|data_cnt[7]~31_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[7]~32\);

-- Location: FF_X17_Y6_N15
\u_udp|u_ip_receive|data_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[7]~31_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(7));

-- Location: LCCOMB_X17_Y6_N16
\u_udp|u_ip_receive|data_cnt[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[8]~33_combout\ = (\u_udp|u_ip_receive|data_cnt\(8) & (\u_udp|u_ip_receive|data_cnt[7]~32\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(8) & (!\u_udp|u_ip_receive|data_cnt[7]~32\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[8]~34\ = CARRY((\u_udp|u_ip_receive|data_cnt\(8) & !\u_udp|u_ip_receive|data_cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(8),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[7]~32\,
	combout => \u_udp|u_ip_receive|data_cnt[8]~33_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[8]~34\);

-- Location: FF_X17_Y6_N17
\u_udp|u_ip_receive|data_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[8]~33_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(8));

-- Location: LCCOMB_X17_Y6_N18
\u_udp|u_ip_receive|data_cnt[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[9]~35_combout\ = (\u_udp|u_ip_receive|data_cnt\(9) & (!\u_udp|u_ip_receive|data_cnt[8]~34\)) # (!\u_udp|u_ip_receive|data_cnt\(9) & ((\u_udp|u_ip_receive|data_cnt[8]~34\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[9]~36\ = CARRY((!\u_udp|u_ip_receive|data_cnt[8]~34\) # (!\u_udp|u_ip_receive|data_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(9),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[8]~34\,
	combout => \u_udp|u_ip_receive|data_cnt[9]~35_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[9]~36\);

-- Location: FF_X17_Y6_N19
\u_udp|u_ip_receive|data_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[9]~35_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(9));

-- Location: LCCOMB_X17_Y6_N20
\u_udp|u_ip_receive|data_cnt[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[10]~37_combout\ = (\u_udp|u_ip_receive|data_cnt\(10) & (\u_udp|u_ip_receive|data_cnt[9]~36\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(10) & (!\u_udp|u_ip_receive|data_cnt[9]~36\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[10]~38\ = CARRY((\u_udp|u_ip_receive|data_cnt\(10) & !\u_udp|u_ip_receive|data_cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(10),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[9]~36\,
	combout => \u_udp|u_ip_receive|data_cnt[10]~37_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[10]~38\);

-- Location: FF_X17_Y6_N21
\u_udp|u_ip_receive|data_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[10]~37_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(10));

-- Location: LCCOMB_X17_Y6_N22
\u_udp|u_ip_receive|data_cnt[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[11]~39_combout\ = (\u_udp|u_ip_receive|data_cnt\(11) & (!\u_udp|u_ip_receive|data_cnt[10]~38\)) # (!\u_udp|u_ip_receive|data_cnt\(11) & ((\u_udp|u_ip_receive|data_cnt[10]~38\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[11]~40\ = CARRY((!\u_udp|u_ip_receive|data_cnt[10]~38\) # (!\u_udp|u_ip_receive|data_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(11),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[10]~38\,
	combout => \u_udp|u_ip_receive|data_cnt[11]~39_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[11]~40\);

-- Location: FF_X17_Y6_N23
\u_udp|u_ip_receive|data_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[11]~39_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(11));

-- Location: LCCOMB_X17_Y6_N24
\u_udp|u_ip_receive|data_cnt[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[12]~41_combout\ = (\u_udp|u_ip_receive|data_cnt\(12) & (\u_udp|u_ip_receive|data_cnt[11]~40\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(12) & (!\u_udp|u_ip_receive|data_cnt[11]~40\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[12]~42\ = CARRY((\u_udp|u_ip_receive|data_cnt\(12) & !\u_udp|u_ip_receive|data_cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(12),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[11]~40\,
	combout => \u_udp|u_ip_receive|data_cnt[12]~41_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[12]~42\);

-- Location: FF_X17_Y6_N25
\u_udp|u_ip_receive|data_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[12]~41_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(12));

-- Location: LCCOMB_X17_Y6_N26
\u_udp|u_ip_receive|data_cnt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[13]~43_combout\ = (\u_udp|u_ip_receive|data_cnt\(13) & (!\u_udp|u_ip_receive|data_cnt[12]~42\)) # (!\u_udp|u_ip_receive|data_cnt\(13) & ((\u_udp|u_ip_receive|data_cnt[12]~42\) # (GND)))
-- \u_udp|u_ip_receive|data_cnt[13]~44\ = CARRY((!\u_udp|u_ip_receive|data_cnt[12]~42\) # (!\u_udp|u_ip_receive|data_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(13),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[12]~42\,
	combout => \u_udp|u_ip_receive|data_cnt[13]~43_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[13]~44\);

-- Location: FF_X17_Y6_N27
\u_udp|u_ip_receive|data_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[13]~43_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(13));

-- Location: LCCOMB_X17_Y6_N28
\u_udp|u_ip_receive|data_cnt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[14]~45_combout\ = (\u_udp|u_ip_receive|data_cnt\(14) & (\u_udp|u_ip_receive|data_cnt[13]~44\ $ (GND))) # (!\u_udp|u_ip_receive|data_cnt\(14) & (!\u_udp|u_ip_receive|data_cnt[13]~44\ & VCC))
-- \u_udp|u_ip_receive|data_cnt[14]~46\ = CARRY((\u_udp|u_ip_receive|data_cnt\(14) & !\u_udp|u_ip_receive|data_cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_cnt\(14),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_cnt[13]~44\,
	combout => \u_udp|u_ip_receive|data_cnt[14]~45_combout\,
	cout => \u_udp|u_ip_receive|data_cnt[14]~46\);

-- Location: FF_X17_Y6_N29
\u_udp|u_ip_receive|data_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[14]~45_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(14));

-- Location: LCCOMB_X17_Y6_N30
\u_udp|u_ip_receive|data_cnt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[15]~47_combout\ = \u_udp|u_ip_receive|data_cnt\(15) $ (\u_udp|u_ip_receive|data_cnt[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(15),
	cin => \u_udp|u_ip_receive|data_cnt[14]~46\,
	combout => \u_udp|u_ip_receive|data_cnt[15]~47_combout\);

-- Location: FF_X17_Y6_N31
\u_udp|u_ip_receive|data_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_cnt[15]~47_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_udp|u_ip_receive|Equal15~10_combout\,
	ena => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_cnt\(15));

-- Location: LCCOMB_X14_Y2_N24
\u_udp|u_ip_receive|udp_byte_num[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[14]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|udp_byte_num[14]~feeder_combout\);

-- Location: FF_X14_Y2_N25
\u_udp|u_ip_receive|udp_byte_num[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[14]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(14));

-- Location: LCCOMB_X18_Y2_N24
\u_udp|u_ip_receive|data_byte_num[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[14]~34_combout\ = (\u_udp|u_ip_receive|udp_byte_num\(14) & (\u_udp|u_ip_receive|data_byte_num[13]~33\ & VCC)) # (!\u_udp|u_ip_receive|udp_byte_num\(14) & (!\u_udp|u_ip_receive|data_byte_num[13]~33\))
-- \u_udp|u_ip_receive|data_byte_num[14]~35\ = CARRY((!\u_udp|u_ip_receive|udp_byte_num\(14) & !\u_udp|u_ip_receive|data_byte_num[13]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|udp_byte_num\(14),
	datad => VCC,
	cin => \u_udp|u_ip_receive|data_byte_num[13]~33\,
	combout => \u_udp|u_ip_receive|data_byte_num[14]~34_combout\,
	cout => \u_udp|u_ip_receive|data_byte_num[14]~35\);

-- Location: FF_X18_Y2_N25
\u_udp|u_ip_receive|data_byte_num[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[14]~34_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(14));

-- Location: LCCOMB_X19_Y2_N28
\u_udp|u_ip_receive|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~28_combout\ = (\u_udp|u_ip_receive|data_byte_num\(14) & ((GND) # (!\u_udp|u_ip_receive|Add5~27\))) # (!\u_udp|u_ip_receive|data_byte_num\(14) & (\u_udp|u_ip_receive|Add5~27\ $ (GND)))
-- \u_udp|u_ip_receive|Add5~29\ = CARRY((\u_udp|u_ip_receive|data_byte_num\(14)) # (!\u_udp|u_ip_receive|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|data_byte_num\(14),
	datad => VCC,
	cin => \u_udp|u_ip_receive|Add5~27\,
	combout => \u_udp|u_ip_receive|Add5~28_combout\,
	cout => \u_udp|u_ip_receive|Add5~29\);

-- Location: LCCOMB_X14_Y2_N6
\u_udp|u_ip_receive|udp_byte_num[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|udp_byte_num[15]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|udp_byte_num[15]~feeder_combout\);

-- Location: FF_X14_Y2_N7
\u_udp|u_ip_receive|udp_byte_num[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|udp_byte_num[15]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|udp_byte_num[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|udp_byte_num\(15));

-- Location: LCCOMB_X18_Y2_N26
\u_udp|u_ip_receive|data_byte_num[15]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_byte_num[15]~36_combout\ = \u_udp|u_ip_receive|data_byte_num[14]~35\ $ (\u_udp|u_ip_receive|udp_byte_num\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|udp_byte_num\(15),
	cin => \u_udp|u_ip_receive|data_byte_num[14]~35\,
	combout => \u_udp|u_ip_receive|data_byte_num[15]~36_combout\);

-- Location: FF_X18_Y2_N27
\u_udp|u_ip_receive|data_byte_num[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|data_byte_num[15]~36_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|data_byte_num\(15));

-- Location: LCCOMB_X19_Y2_N30
\u_udp|u_ip_receive|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Add5~30_combout\ = \u_udp|u_ip_receive|data_byte_num\(15) $ (!\u_udp|u_ip_receive|Add5~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_byte_num\(15),
	cin => \u_udp|u_ip_receive|Add5~29\,
	combout => \u_udp|u_ip_receive|Add5~30_combout\);

-- Location: LCCOMB_X18_Y6_N22
\u_udp|u_ip_receive|Equal15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Equal15~9_combout\ = (\u_udp|u_ip_receive|data_cnt\(14) & (\u_udp|u_ip_receive|Add5~28_combout\ & (\u_udp|u_ip_receive|data_cnt\(15) $ (!\u_udp|u_ip_receive|Add5~30_combout\)))) # (!\u_udp|u_ip_receive|data_cnt\(14) & 
-- (!\u_udp|u_ip_receive|Add5~28_combout\ & (\u_udp|u_ip_receive|data_cnt\(15) $ (!\u_udp|u_ip_receive|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(14),
	datab => \u_udp|u_ip_receive|data_cnt\(15),
	datac => \u_udp|u_ip_receive|Add5~28_combout\,
	datad => \u_udp|u_ip_receive|Add5~30_combout\,
	combout => \u_udp|u_ip_receive|Equal15~9_combout\);

-- Location: LCCOMB_X17_Y5_N10
\u_udp|u_ip_receive|Selector7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~14_combout\ = (\u_udp|u_ip_receive|cur_state.st_preamble~q\ & (!\u_udp|u_ip_receive|always3~11_combout\ & \u_udp|u_ip_receive|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datab => \u_udp|u_ip_receive|always3~11_combout\,
	datad => \u_udp|u_ip_receive|Equal1~0_combout\,
	combout => \u_udp|u_ip_receive|Selector7~14_combout\);

-- Location: LCCOMB_X17_Y5_N30
\u_udp|u_ip_receive|Selector7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~15_combout\ = (\u_udp|u_ip_receive|rx_data\(7) & ((!\u_udp|u_ip_receive|Selector7~14_combout\))) # (!\u_udp|u_ip_receive|rx_data\(7) & (\u_udp|u_ip_receive|cur_state.st_idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|cur_state.st_idle~q\,
	datac => \u_udp|u_ip_receive|rx_data\(7),
	datad => \u_udp|u_ip_receive|Selector7~14_combout\,
	combout => \u_udp|u_ip_receive|Selector7~15_combout\);

-- Location: LCCOMB_X17_Y4_N0
\u_udp|u_ip_receive|Selector7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~9_combout\ = (\u_udp|u_ip_receive|Selector7~6_combout\ & ((\u_udp|u_ip_receive|Selector7~8_combout\) # ((\u_udp|u_ip_receive|always3~0_combout\ & \u_udp|u_ip_receive|Selector7~7_combout\)))) # 
-- (!\u_udp|u_ip_receive|Selector7~6_combout\ & (\u_udp|u_ip_receive|always3~0_combout\ & (\u_udp|u_ip_receive|Selector7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~6_combout\,
	datab => \u_udp|u_ip_receive|always3~0_combout\,
	datac => \u_udp|u_ip_receive|Selector7~7_combout\,
	datad => \u_udp|u_ip_receive|Selector7~8_combout\,
	combout => \u_udp|u_ip_receive|Selector7~9_combout\);

-- Location: LCCOMB_X17_Y4_N6
\u_udp|u_ip_receive|Selector7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~16_combout\ = (\u_udp|u_ip_receive|Selector7~15_combout\ & (\u_udp|u_ip_receive|cnt\(0) & ((\u_udp|u_ip_receive|Selector7~9_combout\)))) # (!\u_udp|u_ip_receive|Selector7~15_combout\ & ((\u_udp|u_ip_receive|Equal0~1_combout\) 
-- # ((\u_udp|u_ip_receive|cnt\(0) & \u_udp|u_ip_receive|Selector7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~15_combout\,
	datab => \u_udp|u_ip_receive|cnt\(0),
	datac => \u_udp|u_ip_receive|Equal0~1_combout\,
	datad => \u_udp|u_ip_receive|Selector7~9_combout\,
	combout => \u_udp|u_ip_receive|Selector7~16_combout\);

-- Location: LCCOMB_X17_Y4_N16
\u_udp|u_ip_receive|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~3_combout\ = (\u_udp|u_ip_receive|Selector7~19_combout\) # ((!\eth_rxdv~input_o\ & (\u_udp|u_ip_receive|cur_state.st_rx_end~q\ & !\u_udp|u_ip_receive|skip_en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \eth_rxdv~input_o\,
	datab => \u_udp|u_ip_receive|cur_state.st_rx_end~q\,
	datac => \u_udp|u_ip_receive|skip_en~q\,
	datad => \u_udp|u_ip_receive|Selector7~19_combout\,
	combout => \u_udp|u_ip_receive|Selector7~3_combout\);

-- Location: LCCOMB_X17_Y4_N8
\u_udp|u_ip_receive|Selector7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~17_combout\ = (\u_udp|u_ip_receive|Selector7~3_combout\) # ((\u_udp|u_ip_receive|Selector7~16_combout\ & \u_udp|u_ip_receive|rx_byte_val~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~16_combout\,
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datad => \u_udp|u_ip_receive|Selector7~3_combout\,
	combout => \u_udp|u_ip_receive|Selector7~17_combout\);

-- Location: LCCOMB_X18_Y5_N8
\u_udp|u_ip_receive|Selector7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~10_combout\ = (!\u_udp|u_ip_receive|rx_data\(7) & (!\u_udp|u_ip_receive|cur_state.st_idle~q\ & \u_udp|u_ip_receive|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rx_data\(7),
	datac => \u_udp|u_ip_receive|cur_state.st_idle~q\,
	datad => \u_udp|u_ip_receive|Equal0~1_combout\,
	combout => \u_udp|u_ip_receive|Selector7~10_combout\);

-- Location: LCCOMB_X17_Y4_N4
\u_udp|u_ip_receive|Selector7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~11_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & ((\u_udp|u_ip_receive|Selector7~10_combout\) # ((\u_udp|u_ip_receive|cnt\(0) & \u_udp|u_ip_receive|Selector7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~10_combout\,
	datab => \u_udp|u_ip_receive|cnt\(0),
	datac => \u_udp|u_ip_receive|rx_byte_val~q\,
	datad => \u_udp|u_ip_receive|Selector7~9_combout\,
	combout => \u_udp|u_ip_receive|Selector7~11_combout\);

-- Location: LCCOMB_X17_Y4_N14
\u_udp|u_ip_receive|Selector7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~12_combout\ = (\u_udp|u_ip_receive|Selector7~3_combout\) # ((\u_udp|u_ip_receive|Selector7~11_combout\) # ((\u_udp|u_ip_receive|data_cnt[15]~16_combout\ & \u_udp|u_ip_receive|Equal15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	datab => \u_udp|u_ip_receive|Selector7~3_combout\,
	datac => \u_udp|u_ip_receive|Selector7~11_combout\,
	datad => \u_udp|u_ip_receive|Equal15~4_combout\,
	combout => \u_udp|u_ip_receive|Selector7~12_combout\);

-- Location: LCCOMB_X17_Y4_N12
\u_udp|u_ip_receive|Selector7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~13_combout\ = (\u_udp|u_ip_receive|Selector7~3_combout\) # ((\u_udp|u_ip_receive|Selector7~11_combout\) # ((\u_udp|u_ip_receive|Equal15~8_combout\ & \u_udp|u_ip_receive|Equal15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Selector7~3_combout\,
	datab => \u_udp|u_ip_receive|Selector7~11_combout\,
	datac => \u_udp|u_ip_receive|Equal15~8_combout\,
	datad => \u_udp|u_ip_receive|Equal15~7_combout\,
	combout => \u_udp|u_ip_receive|Selector7~13_combout\);

-- Location: LCCOMB_X17_Y4_N26
\u_udp|u_ip_receive|Selector7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector7~18_combout\ = (\u_udp|u_ip_receive|Selector7~17_combout\) # ((\u_udp|u_ip_receive|Equal15~9_combout\ & (\u_udp|u_ip_receive|Selector7~12_combout\ & \u_udp|u_ip_receive|Selector7~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|Equal15~9_combout\,
	datab => \u_udp|u_ip_receive|Selector7~17_combout\,
	datac => \u_udp|u_ip_receive|Selector7~12_combout\,
	datad => \u_udp|u_ip_receive|Selector7~13_combout\,
	combout => \u_udp|u_ip_receive|Selector7~18_combout\);

-- Location: FF_X17_Y4_N27
\u_udp|u_ip_receive|skip_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector7~18_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|skip_en~q\);

-- Location: LCCOMB_X16_Y4_N8
\u_udp|u_ip_receive|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector1~1_combout\ = (\u_udp|u_ip_receive|skip_en~q\ & !\u_udp|u_ip_receive|cur_state.st_idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|skip_en~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_idle~q\,
	combout => \u_udp|u_ip_receive|Selector1~1_combout\);

-- Location: LCCOMB_X16_Y4_N14
\u_udp|u_ip_receive|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector1~0_combout\ = (\u_udp|u_ip_receive|skip_en~q\) # (\u_udp|u_ip_receive|error_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|skip_en~q\,
	datac => \u_udp|u_ip_receive|error_en~q\,
	combout => \u_udp|u_ip_receive|Selector1~0_combout\);

-- Location: FF_X16_Y4_N9
\u_udp|u_ip_receive|cur_state.st_preamble\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector1~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_preamble~q\);

-- Location: LCCOMB_X16_Y4_N22
\u_udp|u_ip_receive|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector2~0_combout\ = (\u_udp|u_ip_receive|cur_state.st_preamble~q\ & \u_udp|u_ip_receive|skip_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cur_state.st_preamble~q\,
	datad => \u_udp|u_ip_receive|skip_en~q\,
	combout => \u_udp|u_ip_receive|Selector2~0_combout\);

-- Location: FF_X16_Y4_N23
\u_udp|u_ip_receive|cur_state.st_eth_head\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector2~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_eth_head~q\);

-- Location: LCCOMB_X16_Y4_N26
\u_udp|u_ip_receive|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|Selector3~0_combout\ = (\u_udp|u_ip_receive|cur_state.st_eth_head~q\ & \u_udp|u_ip_receive|skip_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cur_state.st_eth_head~q\,
	datad => \u_udp|u_ip_receive|skip_en~q\,
	combout => \u_udp|u_ip_receive|Selector3~0_combout\);

-- Location: FF_X16_Y4_N27
\u_udp|u_ip_receive|cur_state.st_ip_head\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|Selector3~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_ip_head~q\);

-- Location: LCCOMB_X19_Y4_N4
\u_udp|u_ip_receive|cur_state.st_udp_head~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cur_state.st_udp_head~feeder_combout\ = \u_udp|u_ip_receive|cur_state.st_ip_head~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|cur_state.st_ip_head~q\,
	combout => \u_udp|u_ip_receive|cur_state.st_udp_head~feeder_combout\);

-- Location: FF_X19_Y4_N5
\u_udp|u_ip_receive|cur_state.st_udp_head\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cur_state.st_udp_head~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|skip_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_udp_head~q\);

-- Location: LCCOMB_X18_Y5_N20
\u_udp|u_ip_receive|cur_state.st_rx_data~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|cur_state.st_rx_data~feeder_combout\ = \u_udp|u_ip_receive|cur_state.st_udp_head~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|cur_state.st_udp_head~q\,
	combout => \u_udp|u_ip_receive|cur_state.st_rx_data~feeder_combout\);

-- Location: FF_X18_Y5_N21
\u_udp|u_ip_receive|cur_state.st_rx_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|cur_state.st_rx_data~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|skip_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|cur_state.st_rx_data~q\);

-- Location: LCCOMB_X18_Y5_N2
\u_udp|u_ip_receive|data_cnt[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|data_cnt[15]~16_combout\ = (\u_udp|u_ip_receive|rx_byte_val~q\ & \u_udp|u_ip_receive|cur_state.st_rx_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datad => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	combout => \u_udp|u_ip_receive|data_cnt[15]~16_combout\);

-- Location: LCCOMB_X18_Y6_N28
\u_udp|u_ip_receive|rec_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_en~0_combout\ = (\u_udp|u_ip_receive|data_cnt[15]~16_combout\ & ((\u_udp|u_ip_receive|Equal15~10_combout\) # ((\u_udp|u_ip_receive|data_cnt\(0) & \u_udp|u_ip_receive|data_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt[15]~16_combout\,
	datab => \u_udp|u_ip_receive|Equal15~10_combout\,
	datac => \u_udp|u_ip_receive|data_cnt\(0),
	datad => \u_udp|u_ip_receive|data_cnt\(1),
	combout => \u_udp|u_ip_receive|rec_en~0_combout\);

-- Location: FF_X18_Y6_N29
\u_udp|u_ip_receive|rec_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_en~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_en~q\);

-- Location: FF_X14_Y1_N11
\comb_5|rec_en_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	asdata => \u_udp|u_ip_receive|rec_en~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|rec_en_flag~q\);

-- Location: LCCOMB_X14_Y1_N10
\comb_5|udp_rec_en_16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_en_16~0_combout\ = (\u_udp|u_ip_receive|rec_en~q\) # (\comb_5|rec_en_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_en~q\,
	datac => \comb_5|rec_en_flag~q\,
	combout => \comb_5|udp_rec_en_16~0_combout\);

-- Location: LCCOMB_X14_Y1_N8
\comb_5|udp_rec_en_16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_en_16~feeder_combout\ = \comb_5|udp_rec_en_16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comb_5|udp_rec_en_16~0_combout\,
	combout => \comb_5|udp_rec_en_16~feeder_combout\);

-- Location: FF_X14_Y1_N9
\comb_5|udp_rec_en_16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_en_16~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_en_16~q\);

-- Location: LCCOMB_X12_Y5_N12
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X12_Y5_N16
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10))))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X12_Y5_N28
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\)))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X12_Y5_N2
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\))) # (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X12_Y5_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X12_Y5_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (((\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\)) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X12_Y5_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ & (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X12_Y5_N31
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X13_Y5_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\comb_5|udp_rec_en_16~q\ & ((!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datac => \comb_5|udp_rec_en_16~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X12_Y1_N30
\u_udp|u_ip_receive|rec_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[0]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|rec_data[0]~feeder_combout\);

-- Location: LCCOMB_X18_Y5_N26
\u_udp|u_ip_receive|rec_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[0]~1_combout\ = (\u_udp|u_ip_receive|data_cnt\(0) & (\u_udp|u_ip_receive|cur_state.st_rx_data~q\ & (\u_udp|u_ip_receive|rx_byte_val~q\ & \u_udp|u_ip_receive|data_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(0),
	datab => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	datac => \u_udp|u_ip_receive|rx_byte_val~q\,
	datad => \u_udp|u_ip_receive|data_cnt\(1),
	combout => \u_udp|u_ip_receive|rec_data[0]~1_combout\);

-- Location: FF_X12_Y1_N31
\u_udp|u_ip_receive|rec_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(0));

-- Location: LCCOMB_X12_Y1_N16
\u_udp|u_ip_receive|rec_data[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[16]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|rec_data[16]~feeder_combout\);

-- Location: LCCOMB_X12_Y1_N22
\u_udp|u_ip_receive|rec_data[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[16]~0_combout\ = (\u_udp|u_ip_receive|data_cnt\(0) & (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_rx_data~q\ & !\u_udp|u_ip_receive|data_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(0),
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	datad => \u_udp|u_ip_receive|data_cnt\(1),
	combout => \u_udp|u_ip_receive|rec_data[16]~0_combout\);

-- Location: FF_X12_Y1_N17
\u_udp|u_ip_receive|rec_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[16]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(16));

-- Location: LCCOMB_X14_Y1_N2
\comb_5|udp_rec_data_16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~0_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(16)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(0),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(16),
	combout => \comb_5|udp_rec_data_16~0_combout\);

-- Location: FF_X14_Y1_N3
\comb_5|udp_rec_data_16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(0));

-- Location: LCCOMB_X12_Y4_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(9) = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(10),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: LCCOMB_X14_Y5_N6
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X12_Y5_N8
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X12_Y1_N24
\u_udp|u_ip_receive|rec_data[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[17]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|rec_data[17]~feeder_combout\);

-- Location: FF_X12_Y1_N25
\u_udp|u_ip_receive|rec_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[17]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(17));

-- Location: LCCOMB_X12_Y1_N6
\u_udp|u_ip_receive|rec_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[1]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|rec_data[1]~feeder_combout\);

-- Location: FF_X12_Y1_N7
\u_udp|u_ip_receive|rec_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(1));

-- Location: LCCOMB_X14_Y1_N20
\comb_5|udp_rec_data_16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~1_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(17))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(17),
	datab => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(1),
	combout => \comb_5|udp_rec_data_16~1_combout\);

-- Location: FF_X14_Y1_N21
\comb_5|udp_rec_data_16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(1));

-- Location: LCCOMB_X12_Y1_N2
\u_udp|u_ip_receive|rec_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[2]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|rec_data[2]~feeder_combout\);

-- Location: FF_X12_Y1_N3
\u_udp|u_ip_receive|rec_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(2));

-- Location: LCCOMB_X12_Y1_N4
\u_udp|u_ip_receive|rec_data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[18]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|rec_data[18]~feeder_combout\);

-- Location: FF_X12_Y1_N5
\u_udp|u_ip_receive|rec_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[18]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(18));

-- Location: LCCOMB_X14_Y1_N30
\comb_5|udp_rec_data_16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~2_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(18)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(2),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(18),
	combout => \comb_5|udp_rec_data_16~2_combout\);

-- Location: FF_X14_Y1_N31
\comb_5|udp_rec_data_16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~2_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(2));

-- Location: LCCOMB_X12_Y1_N8
\u_udp|u_ip_receive|rec_data[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[19]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|rec_data[19]~feeder_combout\);

-- Location: FF_X12_Y1_N9
\u_udp|u_ip_receive|rec_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[19]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(19));

-- Location: LCCOMB_X12_Y1_N14
\u_udp|u_ip_receive|rec_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[3]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|rec_data[3]~feeder_combout\);

-- Location: FF_X12_Y1_N15
\u_udp|u_ip_receive|rec_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(3));

-- Location: LCCOMB_X14_Y1_N12
\comb_5|udp_rec_data_16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~3_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(19))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(19),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(3),
	combout => \comb_5|udp_rec_data_16~3_combout\);

-- Location: FF_X14_Y1_N13
\comb_5|udp_rec_data_16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~3_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(3));

-- Location: LCCOMB_X12_Y1_N10
\u_udp|u_ip_receive|rec_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[4]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|rec_data[4]~feeder_combout\);

-- Location: FF_X12_Y1_N11
\u_udp|u_ip_receive|rec_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(4));

-- Location: LCCOMB_X12_Y1_N12
\u_udp|u_ip_receive|rec_data[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[20]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|rec_data[20]~feeder_combout\);

-- Location: FF_X12_Y1_N13
\u_udp|u_ip_receive|rec_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[20]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(20));

-- Location: LCCOMB_X14_Y1_N26
\comb_5|udp_rec_data_16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~4_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(20)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(4),
	datab => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(20),
	combout => \comb_5|udp_rec_data_16~4_combout\);

-- Location: FF_X14_Y1_N27
\comb_5|udp_rec_data_16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~4_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(4));

-- Location: LCCOMB_X12_Y1_N18
\u_udp|u_ip_receive|rec_data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[5]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|rec_data[5]~feeder_combout\);

-- Location: FF_X12_Y1_N19
\u_udp|u_ip_receive|rec_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(5));

-- Location: LCCOMB_X12_Y1_N20
\u_udp|u_ip_receive|rec_data[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[21]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|rec_data[21]~feeder_combout\);

-- Location: FF_X12_Y1_N21
\u_udp|u_ip_receive|rec_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[21]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(21));

-- Location: LCCOMB_X14_Y1_N4
\comb_5|udp_rec_data_16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~5_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(21)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_en~q\,
	datac => \u_udp|u_ip_receive|rec_data\(5),
	datad => \u_udp|u_ip_receive|rec_data\(21),
	combout => \comb_5|udp_rec_data_16~5_combout\);

-- Location: FF_X14_Y1_N5
\comb_5|udp_rec_data_16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~5_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(5));

-- Location: LCCOMB_X14_Y3_N0
\u_udp|u_ip_receive|rec_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[6]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|rec_data[6]~feeder_combout\);

-- Location: FF_X14_Y3_N1
\u_udp|u_ip_receive|rec_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(6));

-- Location: LCCOMB_X12_Y1_N0
\u_udp|u_ip_receive|rec_data[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[22]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|rec_data[22]~feeder_combout\);

-- Location: FF_X12_Y1_N1
\u_udp|u_ip_receive|rec_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[22]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(22));

-- Location: LCCOMB_X14_Y3_N28
\comb_5|udp_rec_data_16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~6_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(22)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(6),
	datac => \u_udp|u_ip_receive|rec_data\(22),
	datad => \u_udp|u_ip_receive|rec_en~q\,
	combout => \comb_5|udp_rec_data_16~6_combout\);

-- Location: FF_X14_Y3_N29
\comb_5|udp_rec_data_16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(6));

-- Location: LCCOMB_X13_Y3_N28
\u_udp|u_ip_receive|rec_data[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[23]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|rec_data[23]~feeder_combout\);

-- Location: FF_X13_Y3_N29
\u_udp|u_ip_receive|rec_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[23]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(23));

-- Location: LCCOMB_X14_Y3_N2
\u_udp|u_ip_receive|rec_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[7]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|rec_data[7]~feeder_combout\);

-- Location: FF_X14_Y3_N3
\u_udp|u_ip_receive|rec_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[7]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(7));

-- Location: LCCOMB_X14_Y1_N14
\comb_5|udp_rec_data_16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~7_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(23))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(23),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(7),
	combout => \comb_5|udp_rec_data_16~7_combout\);

-- Location: FF_X14_Y1_N15
\comb_5|udp_rec_data_16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~7_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(7));

-- Location: LCCOMB_X13_Y1_N16
\u_udp|u_ip_receive|rec_data[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[24]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|rec_data[24]~feeder_combout\);

-- Location: LCCOMB_X12_Y1_N28
\u_udp|u_ip_receive|rec_data[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[24]~2_combout\ = (!\u_udp|u_ip_receive|data_cnt\(0) & (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_rx_data~q\ & !\u_udp|u_ip_receive|data_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(0),
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	datad => \u_udp|u_ip_receive|data_cnt\(1),
	combout => \u_udp|u_ip_receive|rec_data[24]~2_combout\);

-- Location: FF_X13_Y1_N17
\u_udp|u_ip_receive|rec_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[24]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(24));

-- Location: LCCOMB_X13_Y1_N30
\u_udp|u_ip_receive|rec_data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[8]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(0),
	combout => \u_udp|u_ip_receive|rec_data[8]~feeder_combout\);

-- Location: LCCOMB_X12_Y1_N26
\u_udp|u_ip_receive|rec_data[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[8]~3_combout\ = (!\u_udp|u_ip_receive|data_cnt\(0) & (\u_udp|u_ip_receive|rx_byte_val~q\ & (\u_udp|u_ip_receive|cur_state.st_rx_data~q\ & \u_udp|u_ip_receive|data_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|data_cnt\(0),
	datab => \u_udp|u_ip_receive|rx_byte_val~q\,
	datac => \u_udp|u_ip_receive|cur_state.st_rx_data~q\,
	datad => \u_udp|u_ip_receive|data_cnt\(1),
	combout => \u_udp|u_ip_receive|rec_data[8]~3_combout\);

-- Location: FF_X13_Y1_N31
\u_udp|u_ip_receive|rec_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(8));

-- Location: LCCOMB_X14_Y1_N16
\comb_5|udp_rec_data_16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~8_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(24))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(24),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(8),
	combout => \comb_5|udp_rec_data_16~8_combout\);

-- Location: FF_X14_Y1_N17
\comb_5|udp_rec_data_16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(8));

-- Location: M9K_X15_Y5_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \eth_rx_clk~input_o\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \sys_rst_n~0clkctrl_outclk\,
	portadatain => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y5_N12
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N28
\u_sdram_top|u_sdram_controller|u_sdram_data|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\);

-- Location: FF_X23_Y5_N13
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(0));

-- Location: LCCOMB_X33_Y10_N16
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder_combout\ = \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder_combout\);

-- Location: FF_X33_Y10_N17
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~q\);

-- Location: LCCOMB_X23_Y5_N30
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder_combout\);

-- Location: FF_X23_Y5_N31
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(1));

-- Location: LCCOMB_X23_Y5_N28
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder_combout\);

-- Location: FF_X23_Y5_N29
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(2));

-- Location: LCCOMB_X23_Y5_N6
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder_combout\);

-- Location: FF_X23_Y5_N7
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(3));

-- Location: LCCOMB_X23_Y5_N8
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder_combout\);

-- Location: FF_X23_Y5_N9
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(4));

-- Location: LCCOMB_X23_Y5_N18
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder_combout\);

-- Location: FF_X23_Y5_N19
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(5));

-- Location: LCCOMB_X23_Y5_N4
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder_combout\);

-- Location: FF_X23_Y5_N5
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(6));

-- Location: LCCOMB_X23_Y5_N2
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder_combout\);

-- Location: FF_X23_Y5_N3
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(7));

-- Location: LCCOMB_X23_Y5_N20
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder_combout\);

-- Location: FF_X23_Y5_N21
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(8));

-- Location: LCCOMB_X13_Y1_N2
\u_udp|u_ip_receive|rec_data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[9]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|rec_data[9]~feeder_combout\);

-- Location: FF_X13_Y1_N3
\u_udp|u_ip_receive|rec_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(9));

-- Location: LCCOMB_X13_Y1_N8
\u_udp|u_ip_receive|rec_data[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[25]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(1),
	combout => \u_udp|u_ip_receive|rec_data[25]~feeder_combout\);

-- Location: FF_X13_Y1_N9
\u_udp|u_ip_receive|rec_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[25]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(25));

-- Location: LCCOMB_X14_Y1_N22
\comb_5|udp_rec_data_16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~9_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(25)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(9),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(25),
	combout => \comb_5|udp_rec_data_16~9_combout\);

-- Location: FF_X14_Y1_N23
\comb_5|udp_rec_data_16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~9_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(9));

-- Location: LCCOMB_X13_Y1_N0
\u_udp|u_ip_receive|rec_data[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[26]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|rec_data[26]~feeder_combout\);

-- Location: FF_X13_Y1_N1
\u_udp|u_ip_receive|rec_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[26]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(26));

-- Location: LCCOMB_X13_Y1_N26
\u_udp|u_ip_receive|rec_data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[10]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(2),
	combout => \u_udp|u_ip_receive|rec_data[10]~feeder_combout\);

-- Location: FF_X13_Y1_N27
\u_udp|u_ip_receive|rec_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[10]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(10));

-- Location: LCCOMB_X14_Y3_N18
\comb_5|udp_rec_data_16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~10_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(26))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(26),
	datac => \u_udp|u_ip_receive|rec_data\(10),
	datad => \u_udp|u_ip_receive|rec_en~q\,
	combout => \comb_5|udp_rec_data_16~10_combout\);

-- Location: FF_X14_Y3_N19
\comb_5|udp_rec_data_16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(10));

-- Location: LCCOMB_X13_Y1_N12
\u_udp|u_ip_receive|rec_data[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[27]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|rec_data[27]~feeder_combout\);

-- Location: FF_X13_Y1_N13
\u_udp|u_ip_receive|rec_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[27]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(27));

-- Location: LCCOMB_X13_Y1_N14
\u_udp|u_ip_receive|rec_data[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[11]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(3),
	combout => \u_udp|u_ip_receive|rec_data[11]~feeder_combout\);

-- Location: FF_X13_Y1_N15
\u_udp|u_ip_receive|rec_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[11]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(11));

-- Location: LCCOMB_X14_Y1_N28
\comb_5|udp_rec_data_16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~11_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(27))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(27),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(11),
	combout => \comb_5|udp_rec_data_16~11_combout\);

-- Location: FF_X14_Y1_N29
\comb_5|udp_rec_data_16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~11_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(11));

-- Location: LCCOMB_X13_Y1_N4
\u_udp|u_ip_receive|rec_data[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[28]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|rec_data[28]~feeder_combout\);

-- Location: FF_X13_Y1_N5
\u_udp|u_ip_receive|rec_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[28]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(28));

-- Location: LCCOMB_X13_Y1_N22
\u_udp|u_ip_receive|rec_data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[12]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(4),
	combout => \u_udp|u_ip_receive|rec_data[12]~feeder_combout\);

-- Location: FF_X13_Y1_N23
\u_udp|u_ip_receive|rec_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[12]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(12));

-- Location: LCCOMB_X14_Y1_N6
\comb_5|udp_rec_data_16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~12_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(28))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(28),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(12),
	combout => \comb_5|udp_rec_data_16~12_combout\);

-- Location: FF_X14_Y1_N7
\comb_5|udp_rec_data_16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~12_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(12));

-- Location: LCCOMB_X13_Y1_N10
\u_udp|u_ip_receive|rec_data[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[13]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|rec_data[13]~feeder_combout\);

-- Location: FF_X13_Y1_N11
\u_udp|u_ip_receive|rec_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[13]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(13));

-- Location: LCCOMB_X13_Y1_N24
\u_udp|u_ip_receive|rec_data[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[29]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(5),
	combout => \u_udp|u_ip_receive|rec_data[29]~feeder_combout\);

-- Location: FF_X13_Y1_N25
\u_udp|u_ip_receive|rec_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[29]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(29));

-- Location: LCCOMB_X14_Y1_N24
\comb_5|udp_rec_data_16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~13_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(29)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_udp|u_ip_receive|rec_data\(13),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(29),
	combout => \comb_5|udp_rec_data_16~13_combout\);

-- Location: FF_X14_Y1_N25
\comb_5|udp_rec_data_16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~13_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(13));

-- Location: LCCOMB_X13_Y1_N6
\u_udp|u_ip_receive|rec_data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[14]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|rec_data[14]~feeder_combout\);

-- Location: FF_X13_Y1_N7
\u_udp|u_ip_receive|rec_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[14]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(14));

-- Location: LCCOMB_X13_Y1_N28
\u_udp|u_ip_receive|rec_data[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[30]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_udp|u_ip_receive|rx_data\(6),
	combout => \u_udp|u_ip_receive|rec_data[30]~feeder_combout\);

-- Location: FF_X13_Y1_N29
\u_udp|u_ip_receive|rec_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[30]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(30));

-- Location: LCCOMB_X14_Y1_N18
\comb_5|udp_rec_data_16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~14_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(30)))) # (!\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(14),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(30),
	combout => \comb_5|udp_rec_data_16~14_combout\);

-- Location: FF_X14_Y1_N19
\comb_5|udp_rec_data_16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~14_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(14));

-- Location: LCCOMB_X13_Y1_N20
\u_udp|u_ip_receive|rec_data[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[31]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|rec_data[31]~feeder_combout\);

-- Location: FF_X13_Y1_N21
\u_udp|u_ip_receive|rec_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[31]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(31));

-- Location: LCCOMB_X13_Y1_N18
\u_udp|u_ip_receive|rec_data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_udp|u_ip_receive|rec_data[15]~feeder_combout\ = \u_udp|u_ip_receive|rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_udp|u_ip_receive|rx_data\(7),
	combout => \u_udp|u_ip_receive|rec_data[15]~feeder_combout\);

-- Location: FF_X13_Y1_N19
\u_udp|u_ip_receive|rec_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \u_udp|u_ip_receive|rec_data[15]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_udp|u_ip_receive|rec_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_udp|u_ip_receive|rec_data\(15));

-- Location: LCCOMB_X14_Y1_N0
\comb_5|udp_rec_data_16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_5|udp_rec_data_16~15_combout\ = (\u_udp|u_ip_receive|rec_en~q\ & (\u_udp|u_ip_receive|rec_data\(31))) # (!\u_udp|u_ip_receive|rec_en~q\ & ((\u_udp|u_ip_receive|rec_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_udp|u_ip_receive|rec_data\(31),
	datac => \u_udp|u_ip_receive|rec_en~q\,
	datad => \u_udp|u_ip_receive|rec_data\(15),
	combout => \comb_5|udp_rec_data_16~15_combout\);

-- Location: FF_X14_Y1_N1
\comb_5|udp_rec_data_16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \eth_rx_clk~input_o\,
	d => \comb_5|udp_rec_data_16~15_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \comb_5|udp_rec_en_16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_5|udp_rec_data_16\(15));

-- Location: M9K_X15_Y4_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \eth_rx_clk~input_o\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \sys_rst_n~0clkctrl_outclk\,
	portadatain => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\,
	portaaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\,
	portbaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y5_N14
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder_combout\);

-- Location: FF_X23_Y5_N15
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(9));

-- Location: LCCOMB_X23_Y5_N0
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder_combout\);

-- Location: FF_X23_Y5_N1
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(10));

-- Location: LCCOMB_X23_Y5_N22
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder_combout\);

-- Location: FF_X23_Y5_N23
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(11));

-- Location: LCCOMB_X23_Y5_N16
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder_combout\);

-- Location: FF_X23_Y5_N17
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(12));

-- Location: LCCOMB_X23_Y5_N26
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder_combout\);

-- Location: FF_X23_Y5_N27
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(13));

-- Location: LCCOMB_X23_Y5_N24
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder_combout\);

-- Location: FF_X23_Y5_N25
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(14));

-- Location: LCCOMB_X23_Y5_N10
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder_combout\);

-- Location: FF_X23_Y5_N11
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r\(15));

-- Location: CLKCTRL_G2
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y11_N16
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\);

-- Location: FF_X30_Y11_N17
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(4));

-- Location: LCCOMB_X25_Y1_N28
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\);

-- Location: FF_X25_Y1_N29
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(3));

-- Location: LCCOMB_X21_Y9_N2
\u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3)) 
-- # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0_combout\);

-- Location: LCCOMB_X21_Y9_N6
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0_combout\);

-- Location: FF_X21_Y9_N7
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(2));

-- Location: LCCOMB_X21_Y9_N30
\u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0_combout\);

-- Location: LCCOMB_X24_Y8_N28
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0_combout\) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0_combout\);

-- Location: FF_X24_Y8_N29
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(1));

-- Location: LCCOMB_X23_Y10_N2
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) $ 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0_combout\);

-- Location: LCCOMB_X22_Y9_N12
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1) & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\);

-- Location: LCCOMB_X23_Y9_N30
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8) & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(7),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(8),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(6),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y9_N6
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\ & ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1_combout\) # ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\ 
-- & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\ & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y10_N24
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & ((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\))))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1_combout\);

-- Location: LCCOMB_X23_Y10_N0
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0) & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0_combout\ & 
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2_combout\);

-- Location: FF_X23_Y10_N1
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r\(0));

-- Location: LCCOMB_X21_Y9_N22
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) $ (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (((!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\);

-- Location: LCCOMB_X24_Y8_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\);

-- Location: LCCOMB_X25_Y8_N2
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9) $ (VCC)
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\ = CARRY(\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9),
	datad => VCC,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\);

-- Location: LCCOMB_X25_Y8_N28
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~42\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~42\);

-- Location: LCCOMB_X25_Y8_N30
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23) $ (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23),
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~42\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43_combout\);

-- Location: LCCOMB_X21_Y9_N8
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\) # (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6_combout\);

-- Location: FF_X21_Y9_N9
\u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~q\);

-- Location: FF_X21_Y9_N17
\u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~q\);

-- Location: LCCOMB_X21_Y9_N16
\u_sdram_top|u_sdram_fifo_ctrl|write_done_flag\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~q\ & \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\);

-- Location: FF_X25_Y8_N31
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23));

-- Location: LCCOMB_X24_Y8_N2
\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3_combout\);

-- Location: LCCOMB_X25_Y8_N0
\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12) & (((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y10_N28
\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1_combout\ = ((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14) & ((\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0_combout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13))))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1_combout\);

-- Location: LCCOMB_X24_Y10_N6
\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2_combout\ = ((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17) & \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1_combout\))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2_combout\);

-- Location: LCCOMB_X24_Y10_N8
\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21)) # ((!\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2_combout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\);

-- Location: FF_X25_Y8_N3
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9));

-- Location: LCCOMB_X25_Y8_N4
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~16\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\);

-- Location: FF_X25_Y8_N5
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10));

-- Location: LCCOMB_X25_Y8_N6
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~18\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\);

-- Location: FF_X25_Y8_N7
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11));

-- Location: LCCOMB_X25_Y8_N8
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~20\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\);

-- Location: FF_X25_Y8_N9
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12));

-- Location: LCCOMB_X25_Y8_N10
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~22\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\);

-- Location: FF_X25_Y8_N11
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13));

-- Location: LCCOMB_X25_Y8_N12
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~24\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\);

-- Location: FF_X25_Y8_N13
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14));

-- Location: LCCOMB_X25_Y8_N14
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~26\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\);

-- Location: FF_X25_Y8_N15
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15));

-- Location: LCCOMB_X25_Y8_N16
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~28\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\);

-- Location: FF_X25_Y8_N17
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16));

-- Location: LCCOMB_X25_Y8_N18
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~30\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\);

-- Location: FF_X25_Y8_N19
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17));

-- Location: LCCOMB_X25_Y8_N20
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~32\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\);

-- Location: FF_X25_Y8_N21
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18));

-- Location: LCCOMB_X25_Y8_N22
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~34\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\);

-- Location: FF_X25_Y8_N23
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19));

-- Location: LCCOMB_X25_Y8_N24
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~36\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\);

-- Location: FF_X25_Y8_N25
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20));

-- Location: LCCOMB_X25_Y8_N26
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~38\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~40\);

-- Location: FF_X25_Y8_N27
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21));

-- Location: FF_X25_Y8_N29
\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22));

-- Location: LCCOMB_X24_Y7_N2
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9) $ (VCC)
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\ = CARRY(\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9),
	datad => VCC,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\);

-- Location: LCCOMB_X24_Y7_N28
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~42\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~42\);

-- Location: LCCOMB_X24_Y7_N30
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23) $ (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23),
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~42\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43_combout\);

-- Location: LCCOMB_X25_Y9_N0
\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9) $ 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk\(9),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0_combout\);

-- Location: FF_X25_Y9_N1
\u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1~q\);

-- Location: FF_X26_Y10_N7
\u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1~q\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2~q\);

-- Location: LCCOMB_X26_Y10_N6
\u_sdram_top|u_sdram_fifo_ctrl|read_done_flag\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1~q\ & \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\);

-- Location: FF_X24_Y7_N31
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23));

-- Location: LCCOMB_X24_Y10_N12
\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22) & 
-- !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3_combout\);

-- Location: LCCOMB_X24_Y7_N0
\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0_combout\ = (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12) & (((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0_combout\);

-- Location: LCCOMB_X24_Y10_N20
\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1_combout\ = ((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14) & ((\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0_combout\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13))))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15),
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y10_N2
\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2_combout\ = ((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17) & \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1_combout\))) # 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16),
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2_combout\);

-- Location: LCCOMB_X24_Y10_N18
\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\ = ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21)) # (!\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2_combout\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2_combout\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\);

-- Location: FF_X24_Y7_N3
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9));

-- Location: LCCOMB_X24_Y7_N4
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~16\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\);

-- Location: FF_X24_Y7_N5
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10));

-- Location: LCCOMB_X24_Y7_N6
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~18\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\);

-- Location: FF_X24_Y7_N7
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11));

-- Location: LCCOMB_X24_Y7_N8
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~20\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\);

-- Location: FF_X24_Y7_N9
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12));

-- Location: LCCOMB_X24_Y7_N10
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~22\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\);

-- Location: FF_X24_Y7_N11
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13));

-- Location: LCCOMB_X24_Y7_N12
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~24\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\);

-- Location: FF_X24_Y7_N13
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14));

-- Location: LCCOMB_X24_Y7_N14
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~26\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\);

-- Location: FF_X24_Y7_N15
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15));

-- Location: LCCOMB_X24_Y7_N16
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~28\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\);

-- Location: FF_X24_Y7_N17
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16));

-- Location: LCCOMB_X24_Y7_N18
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~30\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\);

-- Location: FF_X24_Y7_N19
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17));

-- Location: LCCOMB_X24_Y7_N20
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~32\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\);

-- Location: FF_X24_Y7_N21
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18));

-- Location: LCCOMB_X24_Y7_N22
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~34\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\);

-- Location: FF_X24_Y7_N23
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19));

-- Location: LCCOMB_X24_Y7_N24
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20) & (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\)) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20) & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\) # (GND)))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\ = CARRY((!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~36\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\);

-- Location: FF_X24_Y7_N25
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20));

-- Location: LCCOMB_X24_Y7_N26
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39_combout\ = (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21) & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\ $ (GND))) # (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21) & 
-- (!\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\ & VCC))
-- \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\ = CARRY((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21) & !\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21),
	datad => VCC,
	cin => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~38\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39_combout\,
	cout => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~40\);

-- Location: FF_X24_Y7_N27
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21));

-- Location: FF_X24_Y7_N29
\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sclr => \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4_combout\,
	ena => \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22));

-- Location: LCCOMB_X24_Y10_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(22),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(22),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0_combout\);

-- Location: LCCOMB_X24_Y8_N14
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\ & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1_combout\);

-- Location: LCCOMB_X21_Y9_N12
\u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) & (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3) & \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y9_N26
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\ = ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\);

-- Location: FF_X24_Y8_N15
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba\(0));

-- Location: LCCOMB_X24_Y8_N18
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(23),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(23),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0_combout\);

-- Location: LCCOMB_X24_Y8_N0
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\ & 
-- !\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0_combout\)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1_combout\);

-- Location: FF_X24_Y8_N1
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba\(1));

-- Location: LCCOMB_X21_Y9_N24
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0) & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\);

-- Location: LCCOMB_X21_Y9_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & ((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3)) # 
-- (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2) $ (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0))))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1) & 
-- (((\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2)) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(1),
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(3),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(2),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state\(0),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\);

-- Location: LCCOMB_X25_Y10_N0
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(9),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(9),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1_combout\);

-- Location: LCCOMB_X25_Y10_N12
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4_combout\);

-- Location: FF_X25_Y10_N13
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(0));

-- Location: LCCOMB_X24_Y8_N8
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(10),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(10),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5_combout\);

-- Location: LCCOMB_X25_Y10_N26
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6_combout\);

-- Location: FF_X25_Y10_N27
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(1));

-- Location: LCCOMB_X22_Y10_N26
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(11),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(11),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7_combout\);

-- Location: LCCOMB_X25_Y10_N16
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8_combout\);

-- Location: FF_X25_Y10_N17
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(2));

-- Location: LCCOMB_X25_Y10_N28
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(12),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(12),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1_combout\);

-- Location: LCCOMB_X25_Y10_N2
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ & 
-- \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1))) # (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state\(1),
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\);

-- Location: LCCOMB_X25_Y10_N10
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2_combout\);

-- Location: FF_X25_Y10_N11
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(3));

-- Location: LCCOMB_X24_Y10_N14
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(13),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(13),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9_combout\);

-- Location: LCCOMB_X25_Y10_N8
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9_combout\)))) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10_combout\);

-- Location: FF_X25_Y10_N9
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(4));

-- Location: LCCOMB_X21_Y9_N20
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(14),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(14),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11_combout\);

-- Location: LCCOMB_X21_Y9_N0
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11_combout\)) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\ & (((\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\ & !\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11_combout\,
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12_combout\);

-- Location: FF_X21_Y9_N1
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(5));

-- Location: LCCOMB_X24_Y10_N24
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(15),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(15),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0_combout\);

-- Location: LCCOMB_X25_Y10_N14
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1_combout\);

-- Location: FF_X25_Y10_N15
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(6));

-- Location: LCCOMB_X24_Y10_N22
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(16),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(16),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0_combout\);

-- Location: LCCOMB_X25_Y10_N24
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1_combout\);

-- Location: FF_X25_Y10_N25
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(7));

-- Location: LCCOMB_X25_Y10_N22
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(17),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(17),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0_combout\);

-- Location: LCCOMB_X25_Y10_N30
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1_combout\);

-- Location: FF_X25_Y10_N31
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(8));

-- Location: LCCOMB_X24_Y10_N0
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(18),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(18),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0_combout\);

-- Location: LCCOMB_X25_Y10_N20
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1_combout\);

-- Location: FF_X25_Y10_N21
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(9));

-- Location: LCCOMB_X24_Y10_N26
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datab => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(19),
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(19),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0_combout\);

-- Location: LCCOMB_X25_Y10_N18
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1_combout\);

-- Location: FF_X25_Y10_N19
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(10));

-- Location: LCCOMB_X24_Y10_N16
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20)))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(20),
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(20),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0_combout\);

-- Location: LCCOMB_X25_Y10_N4
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1_combout\);

-- Location: FF_X25_Y10_N5
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(11));

-- Location: LCCOMB_X24_Y10_N10
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0_combout\ = (\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21))) # (!\u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr\(21),
	datac => \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr\(21),
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0_combout\);

-- Location: LCCOMB_X25_Y10_N6
\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1_combout\ = (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\) # 
-- (!\u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0_combout\,
	datac => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3_combout\,
	datad => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1_combout\);

-- Location: FF_X25_Y10_N7
\u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr\(12));

-- Location: LCCOMB_X24_Y9_N20
\u_vga_driver|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan0~0_combout\ = (\u_vga_driver|cnt_h\(7)) # (((\u_vga_driver|cnt_h\(5) & \u_vga_driver|cnt_h\(6))) # (!\u_vga_driver|LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(5),
	datab => \u_vga_driver|cnt_h\(6),
	datac => \u_vga_driver|cnt_h\(7),
	datad => \u_vga_driver|LessThan2~0_combout\,
	combout => \u_vga_driver|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y9_N24
\u_vga_driver|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan1~0_combout\ = (\u_vga_driver|cnt_v\(3)) # ((\u_vga_driver|cnt_v\(4)) # ((\u_vga_driver|cnt_v\(2)) # (\u_vga_driver|cnt_v\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_v\(3),
	datab => \u_vga_driver|cnt_v\(4),
	datac => \u_vga_driver|cnt_v\(2),
	datad => \u_vga_driver|cnt_v\(1),
	combout => \u_vga_driver|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y9_N10
\u_vga_driver|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan1~1_combout\ = ((\u_vga_driver|cnt_v\(9)) # ((\u_vga_driver|cnt_v\(5)) # (\u_vga_driver|LessThan1~0_combout\))) # (!\u_vga_driver|vga_en~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|vga_en~2_combout\,
	datab => \u_vga_driver|cnt_v\(9),
	datac => \u_vga_driver|cnt_v\(5),
	datad => \u_vga_driver|LessThan1~0_combout\,
	combout => \u_vga_driver|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y9_N24
\u_vga_driver|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|LessThan2~1_combout\ = ((!\u_vga_driver|cnt_h\(6) & (!\u_vga_driver|cnt_h\(4) & !\u_vga_driver|cnt_h\(5)))) # (!\u_vga_driver|cnt_h\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|cnt_h\(6),
	datab => \u_vga_driver|cnt_h\(7),
	datac => \u_vga_driver|cnt_h\(4),
	datad => \u_vga_driver|cnt_h\(5),
	combout => \u_vga_driver|LessThan2~1_combout\);

-- Location: LCCOMB_X25_Y9_N2
\u_vga_driver|vga_en~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_en~5_combout\ = (((\u_vga_driver|Equal0~0_combout\ & !\u_vga_driver|cnt_h\(4))) # (!\u_vga_driver|cnt_h\(8))) # (!\u_vga_driver|cnt_h\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|Equal0~0_combout\,
	datab => \u_vga_driver|cnt_h\(9),
	datac => \u_vga_driver|cnt_h\(8),
	datad => \u_vga_driver|cnt_h\(4),
	combout => \u_vga_driver|vga_en~5_combout\);

-- Location: LCCOMB_X25_Y9_N12
\u_vga_driver|vga_en~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_en~4_combout\ = (!\u_vga_driver|vga_en~3_combout\ & (\u_vga_driver|vga_en~5_combout\ & ((!\u_vga_driver|LessThan2~0_combout\) # (!\u_vga_driver|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|vga_en~3_combout\,
	datab => \u_vga_driver|LessThan2~1_combout\,
	datac => \u_vga_driver|LessThan2~0_combout\,
	datad => \u_vga_driver|vga_en~5_combout\,
	combout => \u_vga_driver|vga_en~4_combout\);

-- Location: IOIBUF_X32_Y0_N22
\sdram_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(0),
	o => \sdram_data[0]~input_o\);

-- Location: FF_X28_Y10_N3
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[0]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(0));

-- Location: LCCOMB_X30_Y9_N30
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X29_Y9_N22
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: IOIBUF_X34_Y2_N15
\sdram_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(1),
	o => \sdram_data[1]~input_o\);

-- Location: LCCOMB_X26_Y10_N2
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder_combout\ = \sdram_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[1]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder_combout\);

-- Location: FF_X26_Y10_N3
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(1));

-- Location: IOIBUF_X34_Y4_N22
\sdram_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(2),
	o => \sdram_data[2]~input_o\);

-- Location: FF_X28_Y10_N15
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[2]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(2));

-- Location: IOIBUF_X34_Y3_N22
\sdram_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(3),
	o => \sdram_data[3]~input_o\);

-- Location: FF_X28_Y10_N17
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[3]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(3));

-- Location: IOIBUF_X34_Y8_N22
\sdram_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(4),
	o => \sdram_data[4]~input_o\);

-- Location: LCCOMB_X33_Y9_N0
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\ = \sdram_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[4]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\);

-- Location: FF_X33_Y9_N1
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(4));

-- Location: IOIBUF_X34_Y7_N8
\sdram_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(5),
	o => \sdram_data[5]~input_o\);

-- Location: FF_X28_Y10_N7
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[5]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(5));

-- Location: IOIBUF_X32_Y0_N15
\sdram_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(6),
	o => \sdram_data[6]~input_o\);

-- Location: FF_X28_Y10_N9
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[6]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(6));

-- Location: IOIBUF_X34_Y3_N15
\sdram_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(7),
	o => \sdram_data[7]~input_o\);

-- Location: FF_X26_Y10_N17
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[7]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(7));

-- Location: IOIBUF_X34_Y17_N22
\sdram_data[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(8),
	o => \sdram_data[8]~input_o\);

-- Location: FF_X28_Y10_N11
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[8]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(8));

-- Location: M9K_X27_Y10_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \sys_rst_n~0clkctrl_outclk\,
	portadatain => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N12
\u_vga_driver|vga_rgb[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[0]~0_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u_vga_driver|vga_rgb[0]~0_combout\);

-- Location: LCCOMB_X23_Y13_N14
\u_vga_driver|vga_rgb[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[1]~1_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \u_vga_driver|vga_rgb[1]~1_combout\);

-- Location: LCCOMB_X26_Y10_N4
\u_vga_driver|vga_rgb[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[2]~2_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u_vga_driver|vga_rgb[2]~2_combout\);

-- Location: LCCOMB_X23_Y13_N4
\u_vga_driver|vga_rgb[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[3]~3_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \u_vga_driver|vga_rgb[3]~3_combout\);

-- Location: LCCOMB_X23_Y13_N22
\u_vga_driver|vga_rgb[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[4]~4_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u_vga_driver|vga_rgb[4]~4_combout\);

-- Location: LCCOMB_X23_Y13_N24
\u_vga_driver|vga_rgb[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[5]~5_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \u_vga_driver|vga_rgb[5]~5_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u_vga_driver|vga_rgb[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[6]~6_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|vga_en~4_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u_vga_driver|vga_rgb[6]~6_combout\);

-- Location: LCCOMB_X23_Y13_N0
\u_vga_driver|vga_rgb[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[7]~7_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u_vga_driver|vga_rgb[7]~7_combout\);

-- Location: LCCOMB_X23_Y13_N26
\u_vga_driver|vga_rgb[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[8]~8_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u_vga_driver|vga_rgb[8]~8_combout\);

-- Location: IOIBUF_X34_Y9_N22
\sdram_data[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(9),
	o => \sdram_data[9]~input_o\);

-- Location: LCCOMB_X26_Y10_N30
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\ = \sdram_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[9]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\);

-- Location: FF_X26_Y10_N31
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(9));

-- Location: IOIBUF_X34_Y9_N1
\sdram_data[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(10),
	o => \sdram_data[10]~input_o\);

-- Location: FF_X25_Y9_N27
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[10]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(10));

-- Location: IOIBUF_X34_Y10_N8
\sdram_data[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(11),
	o => \sdram_data[11]~input_o\);

-- Location: LCCOMB_X26_Y10_N28
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\ = \sdram_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[11]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\);

-- Location: FF_X26_Y10_N29
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(11));

-- Location: IOIBUF_X34_Y9_N15
\sdram_data[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(12),
	o => \sdram_data[12]~input_o\);

-- Location: LCCOMB_X32_Y9_N4
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\ = \sdram_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[12]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\);

-- Location: FF_X32_Y9_N5
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(12));

-- Location: IOIBUF_X34_Y9_N8
\sdram_data[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(13),
	o => \sdram_data[13]~input_o\);

-- Location: LCCOMB_X33_Y9_N6
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder_combout\ = \sdram_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[13]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder_combout\);

-- Location: FF_X33_Y9_N7
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(13));

-- Location: IOIBUF_X34_Y8_N15
\sdram_data[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(14),
	o => \sdram_data[14]~input_o\);

-- Location: LCCOMB_X28_Y9_N30
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\ = \sdram_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[14]~input_o\,
	combout => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\);

-- Location: FF_X28_Y9_N31
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(14));

-- Location: IOIBUF_X34_Y8_N8
\sdram_data[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_data(15),
	o => \sdram_data[15]~input_o\);

-- Location: FF_X28_Y9_N21
\u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \sdram_data[15]~input_o\,
	clrn => \ALT_INV_sys_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r\(15));

-- Location: M9K_X27_Y9_N0
\u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \sys_rst_n~0clkctrl_outclk\,
	portadatain => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\,
	portaaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\,
	portbaddr => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N28
\u_vga_driver|vga_rgb[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[9]~9_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_driver|vga_en~4_combout\,
	datac => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u_vga_driver|vga_rgb[9]~9_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u_vga_driver|vga_rgb[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[10]~10_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u_vga_driver|vga_rgb[10]~10_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u_vga_driver|vga_rgb[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[11]~11_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u_vga_driver|vga_rgb[11]~11_combout\);

-- Location: LCCOMB_X23_Y13_N6
\u_vga_driver|vga_rgb[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[12]~12_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u_vga_driver|vga_rgb[12]~12_combout\);

-- Location: LCCOMB_X23_Y13_N16
\u_vga_driver|vga_rgb[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[13]~13_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u_vga_driver|vga_rgb[13]~13_combout\);

-- Location: LCCOMB_X23_Y13_N18
\u_vga_driver|vga_rgb[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[14]~14_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u_vga_driver|vga_rgb[14]~14_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u_vga_driver|vga_rgb[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_driver|vga_rgb[15]~15_combout\ = (\u_vga_driver|vga_en~4_combout\ & \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_driver|vga_en~4_combout\,
	datad => \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u_vga_driver|vga_rgb[15]~15_combout\);
END structure;


