

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:30:38 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    440|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    445|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |sum_0_4_fu_468_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_1_4_fu_524_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_2_4_fu_594_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_3_4_fu_660_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_4_4_fu_730_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_5_4_fu_822_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_6_4_fu_914_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_7_4_fu_980_p2                            |     +    |      0|  0|   9|           9|           9|
    |sum_8_4_fu_1050_p2                           |     +    |      0|  0|   9|           9|           9|
    |sum_9_4_fu_1138_p2                           |     +    |      0|  0|   9|           9|           9|
    |tmp10_fu_640_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp11_fu_650_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp12_fu_700_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp13_fu_710_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp14_fu_720_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp15_fu_792_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp16_fu_802_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp17_fu_812_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp18_fu_884_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp19_fu_894_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp1_fu_574_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp20_fu_904_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp21_fu_950_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp22_fu_960_p2                              |     +    |      0|  0|   7|           7|           7|
    |tmp23_fu_970_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp24_fu_1020_p2                             |     +    |      0|  0|   7|           7|           7|
    |tmp25_fu_1030_p2                             |     +    |      0|  0|   7|           7|           7|
    |tmp26_fu_1040_p2                             |     +    |      0|  0|   8|           8|           8|
    |tmp27_fu_1108_p2                             |     +    |      0|  0|   7|           7|           7|
    |tmp28_fu_1118_p2                             |     +    |      0|  0|   7|           7|           7|
    |tmp29_fu_1128_p2                             |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_438_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp3_fu_458_p2                               |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_448_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp5_fu_584_p2                               |     +    |      0|  0|   8|           8|           8|
    |tmp6_fu_630_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp7_fu_494_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp8_fu_514_p2                               |     +    |      0|  0|   8|           8|           8|
    |tmp9_fu_504_p2                               |     +    |      0|  0|   7|           7|           7|
    |tmp_fu_564_p2                                |     +    |      0|  0|   7|           7|           7|
    |tmp_6_1_fu_530_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_2_fu_600_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_3_fu_666_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_4_fu_762_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_5_fu_828_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_6_fu_920_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_7_fu_986_p2                            |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_8_fu_1078_p2                           |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_9_fu_1144_p2                           |   icmp   |      0|  0|   3|           9|           9|
    |tmp_6_fu_842_p2                              |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_1063_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_1158_p2                             |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_746_p2                              |    or    |      0|  0|   1|           1|           1|
    |agg_result_V_0_agg_result_V_02_2_fu_739_p3   |  select  |      0|  0|   3|           1|           2|
    |agg_result_V_0_agg_result_V_02_3_fu_750_p3   |  select  |      0|  0|   2|           1|           2|
    |agg_result_V_0_agg_result_V_02_4_fu_834_p3   |  select  |      0|  0|   4|           1|           3|
    |agg_result_V_0_agg_result_V_02_5_fu_848_p3   |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_7_fu_1067_p3  |  select  |      0|  0|   3|           1|           3|
    |agg_result_V_0_agg_result_V_02_8_fu_1150_p3  |  select  |      0|  0|   5|           1|           4|
    |agg_result_V_0_agg_result_V_02_9_fu_1164_p3  |  select  |      0|  0|   4|           1|           4|
    |agg_result_V_0_agg_result_V_02_fu_1056_p3    |  select  |      0|  0|   3|           1|           2|
    |min_2_min_1_fu_536_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_2_fu_604_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_3_fu_672_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_4_fu_766_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_5_fu_856_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_6_fu_924_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_7_fu_992_p3                        |  select  |      0|  0|   9|           1|           9|
    |min_2_min_8_fu_1082_p3                       |  select  |      0|  0|   9|           1|           9|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0| 440|         411|         490|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          6|    1|          6|
    |ap_return  |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   5|          8|    5|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |agg_result_V_0_agg_result_V_02_5_reg_1212  |  3|   0|    3|          0|
    |ap_CS_fsm                                  |  5|   0|    5|          0|
    |ap_return_preg                             |  4|   0|    4|          0|
    |min_2_min_1_reg_1177                       |  9|   0|    9|          0|
    |min_2_min_3_reg_1200                       |  9|   0|    9|          0|
    |min_2_min_5_reg_1217                       |  9|   0|    9|          0|
    |min_2_min_7_reg_1240                       |  9|   0|    9|          0|
    |sum_2_4_reg_1183                           |  9|   0|    9|          0|
    |sum_4_4_reg_1206                           |  9|   0|    9|          0|
    |sum_6_4_reg_1223                           |  9|   0|    9|          0|
    |sum_8_4_reg_1246                           |  9|   0|    9|          0|
    |tmp_6_1_reg_1172                           |  1|   0|    1|          0|
    |tmp_6_2_reg_1189                           |  1|   0|    1|          0|
    |tmp_6_3_reg_1194                           |  1|   0|    1|          0|
    |tmp_6_6_reg_1229                           |  1|   0|    1|          0|
    |tmp_6_7_reg_1234                           |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 89|   0|   89|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_done             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  digitrec_knn_vote | return value |
|ap_return           | out |    4| ap_ctrl_hs |  digitrec_knn_vote | return value |
|knn_set_0_0_V_read  |  in |    6|   ap_none  | knn_set_0_0_V_read |    scalar    |
|knn_set_0_1_V_read  |  in |    6|   ap_none  | knn_set_0_1_V_read |    scalar    |
|knn_set_0_2_V_read  |  in |    6|   ap_none  | knn_set_0_2_V_read |    scalar    |
|knn_set_0_3_V_read  |  in |    6|   ap_none  | knn_set_0_3_V_read |    scalar    |
|knn_set_0_4_V_read  |  in |    6|   ap_none  | knn_set_0_4_V_read |    scalar    |
|knn_set_1_0_V_read  |  in |    6|   ap_none  | knn_set_1_0_V_read |    scalar    |
|knn_set_1_1_V_read  |  in |    6|   ap_none  | knn_set_1_1_V_read |    scalar    |
|knn_set_1_2_V_read  |  in |    6|   ap_none  | knn_set_1_2_V_read |    scalar    |
|knn_set_1_3_V_read  |  in |    6|   ap_none  | knn_set_1_3_V_read |    scalar    |
|knn_set_1_4_V_read  |  in |    6|   ap_none  | knn_set_1_4_V_read |    scalar    |
|knn_set_2_0_V_read  |  in |    6|   ap_none  | knn_set_2_0_V_read |    scalar    |
|knn_set_2_1_V_read  |  in |    6|   ap_none  | knn_set_2_1_V_read |    scalar    |
|knn_set_2_2_V_read  |  in |    6|   ap_none  | knn_set_2_2_V_read |    scalar    |
|knn_set_2_3_V_read  |  in |    6|   ap_none  | knn_set_2_3_V_read |    scalar    |
|knn_set_2_4_V_read  |  in |    6|   ap_none  | knn_set_2_4_V_read |    scalar    |
|knn_set_3_0_V_read  |  in |    6|   ap_none  | knn_set_3_0_V_read |    scalar    |
|knn_set_3_1_V_read  |  in |    6|   ap_none  | knn_set_3_1_V_read |    scalar    |
|knn_set_3_2_V_read  |  in |    6|   ap_none  | knn_set_3_2_V_read |    scalar    |
|knn_set_3_3_V_read  |  in |    6|   ap_none  | knn_set_3_3_V_read |    scalar    |
|knn_set_3_4_V_read  |  in |    6|   ap_none  | knn_set_3_4_V_read |    scalar    |
|knn_set_4_0_V_read  |  in |    6|   ap_none  | knn_set_4_0_V_read |    scalar    |
|knn_set_4_1_V_read  |  in |    6|   ap_none  | knn_set_4_1_V_read |    scalar    |
|knn_set_4_2_V_read  |  in |    6|   ap_none  | knn_set_4_2_V_read |    scalar    |
|knn_set_4_3_V_read  |  in |    6|   ap_none  | knn_set_4_3_V_read |    scalar    |
|knn_set_4_4_V_read  |  in |    6|   ap_none  | knn_set_4_4_V_read |    scalar    |
|knn_set_5_0_V_read  |  in |    6|   ap_none  | knn_set_5_0_V_read |    scalar    |
|knn_set_5_1_V_read  |  in |    6|   ap_none  | knn_set_5_1_V_read |    scalar    |
|knn_set_5_2_V_read  |  in |    6|   ap_none  | knn_set_5_2_V_read |    scalar    |
|knn_set_5_3_V_read  |  in |    6|   ap_none  | knn_set_5_3_V_read |    scalar    |
|knn_set_5_4_V_read  |  in |    6|   ap_none  | knn_set_5_4_V_read |    scalar    |
|knn_set_6_0_V_read  |  in |    6|   ap_none  | knn_set_6_0_V_read |    scalar    |
|knn_set_6_1_V_read  |  in |    6|   ap_none  | knn_set_6_1_V_read |    scalar    |
|knn_set_6_2_V_read  |  in |    6|   ap_none  | knn_set_6_2_V_read |    scalar    |
|knn_set_6_3_V_read  |  in |    6|   ap_none  | knn_set_6_3_V_read |    scalar    |
|knn_set_6_4_V_read  |  in |    6|   ap_none  | knn_set_6_4_V_read |    scalar    |
|knn_set_7_0_V_read  |  in |    6|   ap_none  | knn_set_7_0_V_read |    scalar    |
|knn_set_7_1_V_read  |  in |    6|   ap_none  | knn_set_7_1_V_read |    scalar    |
|knn_set_7_2_V_read  |  in |    6|   ap_none  | knn_set_7_2_V_read |    scalar    |
|knn_set_7_3_V_read  |  in |    6|   ap_none  | knn_set_7_3_V_read |    scalar    |
|knn_set_7_4_V_read  |  in |    6|   ap_none  | knn_set_7_4_V_read |    scalar    |
|knn_set_8_0_V_read  |  in |    6|   ap_none  | knn_set_8_0_V_read |    scalar    |
|knn_set_8_1_V_read  |  in |    6|   ap_none  | knn_set_8_1_V_read |    scalar    |
|knn_set_8_2_V_read  |  in |    6|   ap_none  | knn_set_8_2_V_read |    scalar    |
|knn_set_8_3_V_read  |  in |    6|   ap_none  | knn_set_8_3_V_read |    scalar    |
|knn_set_8_4_V_read  |  in |    6|   ap_none  | knn_set_8_4_V_read |    scalar    |
|knn_set_9_0_V_read  |  in |    6|   ap_none  | knn_set_9_0_V_read |    scalar    |
|knn_set_9_1_V_read  |  in |    6|   ap_none  | knn_set_9_1_V_read |    scalar    |
|knn_set_9_2_V_read  |  in |    6|   ap_none  | knn_set_9_2_V_read |    scalar    |
|knn_set_9_3_V_read  |  in |    6|   ap_none  | knn_set_9_3_V_read |    scalar    |
|knn_set_9_4_V_read  |  in |    6|   ap_none  | knn_set_9_4_V_read |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

