$date
	Tue Dec 25 02:52:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 8 ! state_next [7:0] $end
$var wire 8 " state [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ next $end
$var reg 1 % reset $end
$scope module fsm $end
$var wire 1 # clock $end
$var wire 1 $ next $end
$var wire 1 % reset $end
$var reg 8 & state [7:0] $end
$var reg 8 ' state_next [7:0] $end
$var reg 80 ( state_string [79:0] $end
$upscope $end
$scope task reset_chip $end
$upscope $end
$scope task to_next_state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1 '
bx &
1%
0$
0#
bx "
b1 !
$end
#10
b11100110111010001001001010001000100110001000101 (
b1 !
b1 '
b1 "
b1 &
#470
1#
#480
b1 !
b1 '
b1 "
b1 &
#940
0#
#1410
1#
#1420
b1 !
b1 '
b1 "
b1 &
#1880
0#
#2350
1#
#2360
b1 !
b1 '
b1 "
b1 &
#2820
0#
#3290
1#
#3300
b1 !
b1 '
b1 "
b1 &
#3760
0#
#4230
1#
#4240
b1 !
b1 '
b1 "
b1 &
#4280
0%
#4700
0#
#5170
1#
#5640
0#
#6110
1#
#6580
0#
#7050
1#
#7100
b10 !
b10 '
1$
#7520
0#
#7990
1#
#8000
b111001101110100010100100100010101000100 (
b100 !
b100 '
b10 "
b10 &
#8040
b10 !
b10 '
0$
#8460
0#
#8930
1#
#8980
b100 !
b100 '
1$
#9400
0#
#9870
1#
#9880
b111001101110100010110010100010101001100010011000100111101010111 (
b1000 !
b1000 '
b100 "
b100 &
#9920
b100 !
b100 '
0$
#10340
0#
#10810
1#
#10860
b1000 !
b1000 '
1$
#11280
0#
#11750
1#
#11760
b1110011011101000100011101010010010001010100010101001110 (
b10000 !
b10000 '
b1000 "
b1000 &
#11800
b1000 !
b1000 '
0$
#12220
0#
#12690
1#
#12740
b10000 !
b10000 '
1$
#13160
0#
#13630
1#
#13640
b11100110111010001001101010000010100011101000101010011100101010001000001 (
b100000 !
b100000 '
b10000 "
b10000 &
#13680
b10000 !
b10000 '
0$
#14100
0#
#14570
1#
#14620
b100000 !
b100000 '
1$
#15040
0#
#15510
1#
#15520
b11100110111010001000010010011000101010101000101 (
b1000000 !
b1000000 '
b100000 "
b100000 &
#15560
b100000 !
b100000 '
0$
#15980
0#
#16450
1#
#16500
b1000000 !
b1000000 '
1$
#16920
0#
#17390
1#
#17400
b1110011011101000101011101001000010010010101010001000101 (
b10000000 !
b10000000 '
b1000000 "
b1000000 &
#17440
b1000000 !
b1000000 '
0$
#17860
0#
#18330
1#
#18380
b10000000 !
b10000000 '
1$
#18800
0#
#19270
1#
#19280
b1110011011101000100001001001100010000010100001101001011 (
b1 !
b1 '
b10000000 "
b10000000 &
#19320
b10000000 !
b10000000 '
0$
#19740
0#
#20210
1#
#20260
b1 !
b1 '
1$
#20680
0#
#21150
1#
#21160
b11100110111010001001001010001000100110001000101 (
b10 !
b10 '
b1 "
b1 &
#21200
b1 !
b1 '
0$
#21620
0#
#22090
1#
#22140
b10 !
b10 '
1$
#22560
0#
#23030
1#
#23040
b111001101110100010100100100010101000100 (
b100 !
b100 '
b10 "
b10 &
#23080
b10 !
b10 '
0$
#23500
0#
#23970
1#
#24440
0#
#24910
1#
#25380
0#
#25850
1#
#26320
0#
#26790
1#
#27260
0#
#27730
1#
