#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 10 12:32:41 2023
# Process ID: 19820
# Current directory: C:/Xilinx/SoC/Lab12-RV32-Start
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32920 C:\Xilinx\SoC\Lab12-RV32-Start\Lab12-RV32-Start2.xpr
# Log file: C:/Xilinx/SoC/Lab12-RV32-Start/vivado.log
# Journal file: C:/Xilinx/SoC/Lab12-RV32-Start\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.xpr
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
export_ip_user_files -of_objects [get_files C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.ip_user_files -ipstatic_source_dir C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.cache/compile_simlib/questa} {riviera=C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Xilinx/SoC/Lab12-RV32-Start/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Xilinx/SoC/Lab12-RV32-Start/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
run 10 us
close_sim
launch_simulation
open_wave_config C:/Xilinx/SoC/Lab12-RV32-Start/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/Xilinx/SoC/Lab12-RV32-Start/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
run 10 us
close_sim
launch_simulation
open_wave_config C:/Xilinx/SoC/Lab12-RV32-Start/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
run 10 us
reset_run synth_1
reset_run ram_2port_2048x32_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
run 10 us
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
relaunch_sim
