

================================================================
== Vitis HLS Report for 'nondf_kernel_2mm_x1'
================================================================
* Date:           Sun Sep 18 20:05:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   164100|   164100|  0.547 ms|  0.547 ms|  164100|  164100|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_2mm_x1_loop_1     |     4160|     4160|       130|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_2    |      128|      128|         4|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_3     |   134208|   134208|      4194|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_4    |     4192|     4192|       131|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_5  |      128|      128|         8|          -|          -|    16|        no|
        |- nondf_kernel_2mm_x1_loop_6     |    23616|    23616|       738|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_7    |      736|      736|        23|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_8  |       20|       20|         5|          -|          -|     4|        no|
        |- nondf_kernel_2mm_x1_loop_9     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_10   |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 18 
8 --> 9 7 
9 --> 10 17 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 9 
17 --> 8 
18 --> 19 26 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 27 
27 --> 28 26 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_0 = alloca i64 1" [./dut.cpp:69]   --->   Operation 29 'alloca' 'tmp_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i64 1" [./dut.cpp:69]   --->   Operation 30 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_2 = alloca i64 1" [./dut.cpp:69]   --->   Operation 31 'alloca' 'tmp_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_3 = alloca i64 1" [./dut.cpp:69]   --->   Operation 32 'alloca' 'tmp_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_4 = alloca i64 1" [./dut.cpp:69]   --->   Operation 33 'alloca' 'tmp_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V_5 = alloca i64 1" [./dut.cpp:69]   --->   Operation 34 'alloca' 'tmp_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_6 = alloca i64 1" [./dut.cpp:69]   --->   Operation 35 'alloca' 'tmp_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_7 = alloca i64 1" [./dut.cpp:69]   --->   Operation 36 'alloca' 'tmp_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_V_0 = alloca i64 1" [./dut.cpp:70]   --->   Operation 37 'alloca' 'A_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_V_1 = alloca i64 1" [./dut.cpp:70]   --->   Operation 38 'alloca' 'A_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_V_0 = alloca i64 1" [./dut.cpp:71]   --->   Operation 39 'alloca' 'B_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_V_1 = alloca i64 1" [./dut.cpp:71]   --->   Operation 40 'alloca' 'B_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_V_0 = alloca i64 1" [./dut.cpp:72]   --->   Operation 41 'alloca' 'C_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_V_1 = alloca i64 1" [./dut.cpp:72]   --->   Operation 42 'alloca' 'C_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_V_2 = alloca i64 1" [./dut.cpp:72]   --->   Operation 43 'alloca' 'C_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_V_3 = alloca i64 1" [./dut.cpp:72]   --->   Operation 44 'alloca' 'C_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_V_4 = alloca i64 1" [./dut.cpp:72]   --->   Operation 45 'alloca' 'C_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_V_5 = alloca i64 1" [./dut.cpp:72]   --->   Operation 46 'alloca' 'C_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_V_6 = alloca i64 1" [./dut.cpp:72]   --->   Operation 47 'alloca' 'C_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%C_V_7 = alloca i64 1" [./dut.cpp:72]   --->   Operation 48 'alloca' 'C_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%D_input_V = alloca i64 1" [./dut.cpp:73]   --->   Operation 49 'alloca' 'D_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%D_output_V = alloca i64 1" [./dut.cpp:74]   --->   Operation 50 'alloca' 'D_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_V_0, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:70]   --->   Operation 51 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V_0, i512 %A_V_1, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:71]   --->   Operation 52 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln72 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V_0, i512 %B_V_1, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:72]   --->   Operation 53 'specmemcore' 'specmemcore_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln73 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_V_0, i32 %C_V_1, i32 %C_V_2, i32 %C_V_3, i32 %C_V_4, i32 %C_V_5, i32 %C_V_6, i32 %C_V_7, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:73]   --->   Operation 54 'specmemcore' 'specmemcore_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln73 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_input_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:73]   --->   Operation 55 'specmemcore' 'specmemcore_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_output_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:74]   --->   Operation 56 'specmemcore' 'specmemcore_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [./dut.cpp:76]   --->   Operation 57 'br' 'br_ln76' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln76, void, i6 0, void" [./dut.cpp:76]   --->   Operation 58 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln76 = add i6 %i, i6 1" [./dut.cpp:76]   --->   Operation 59 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i6 %i" [./dut.cpp:82]   --->   Operation 60 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln82, i5 0" [./dut.cpp:76]   --->   Operation 61 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln76 = icmp_eq  i6 %i, i6 32" [./dut.cpp:76]   --->   Operation 62 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split18, void %.preheader1.preheader" [./dut.cpp:76]   --->   Operation 64 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1054" [./dut.cpp:76]   --->   Operation 65 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i6 %i" [./dut.cpp:80]   --->   Operation 66 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i, i32 1, i32 4" [./dut.cpp:80]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 0" [./dut.cpp:80]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i6 %i" [./dut.cpp:81]   --->   Operation 69 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 3, i32 4" [./dut.cpp:81]   --->   Operation 70 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %lshr_ln1, i5 0" [./dut.cpp:81]   --->   Operation 71 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln77 = br void" [./dut.cpp:77]   --->   Operation 72 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln87 = br void %.preheader1" [./dut.cpp:87]   --->   Operation 73 'br' 'br_ln87' <Predicate = (icmp_ln76)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln77, void %.split16100114128220, i6 0, void %.split18" [./dut.cpp:77]   --->   Operation 74 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln77 = add i6 %j, i6 1" [./dut.cpp:77]   --->   Operation 75 'add' 'add_ln77' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %j" [./dut.cpp:80]   --->   Operation 76 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i6 %j" [./dut.cpp:80]   --->   Operation 77 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i6 %j" [./dut.cpp:80]   --->   Operation 78 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.71ns)   --->   "%add_ln80 = add i9 %tmp_3, i9 %zext_ln80_2" [./dut.cpp:80]   --->   Operation 79 'add' 'add_ln80' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i9 %add_ln80" [./dut.cpp:80]   --->   Operation 80 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln80_3" [./dut.cpp:80]   --->   Operation 81 'getelementptr' 'B_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%B_V_1_addr_1 = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln80_3" [./dut.cpp:80]   --->   Operation 82 'getelementptr' 'B_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln81 = add i7 %tmp_4, i7 %zext_ln80_1" [./dut.cpp:81]   --->   Operation 83 'add' 'add_ln81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %add_ln81" [./dut.cpp:81]   --->   Operation 84 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%C_V_0_addr_1 = getelementptr i32 %C_V_0, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 85 'getelementptr' 'C_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%C_V_1_addr_1 = getelementptr i32 %C_V_1, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 86 'getelementptr' 'C_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%C_V_2_addr_1 = getelementptr i32 %C_V_2, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 87 'getelementptr' 'C_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%C_V_3_addr_1 = getelementptr i32 %C_V_3, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 88 'getelementptr' 'C_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%C_V_4_addr_1 = getelementptr i32 %C_V_4, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 89 'getelementptr' 'C_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%C_V_5_addr_1 = getelementptr i32 %C_V_5, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 90 'getelementptr' 'C_V_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%C_V_6_addr_1 = getelementptr i32 %C_V_6, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 91 'getelementptr' 'C_V_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%C_V_7_addr_1 = getelementptr i32 %C_V_7, i64 0, i64 %zext_ln81" [./dut.cpp:81]   --->   Operation 92 'getelementptr' 'C_V_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.72ns)   --->   "%add_ln82 = add i10 %tmp_cast, i10 %zext_ln80" [./dut.cpp:82]   --->   Operation 93 'add' 'add_ln82' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i10 %add_ln82" [./dut.cpp:82]   --->   Operation 94 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln82" [./dut.cpp:82]   --->   Operation 95 'getelementptr' 'D_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.61ns)   --->   "%icmp_ln77 = icmp_eq  i6 %j, i6 32" [./dut.cpp:77]   --->   Operation 96 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split16, void" [./dut.cpp:77]   --->   Operation 98 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln82" [./dut.cpp:78]   --->   Operation 99 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 100 'load' 'xout_load' <Predicate = (!icmp_ln77)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_813" [./dut.cpp:77]   --->   Operation 102 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i6 %j" [./dut.cpp:78]   --->   Operation 103 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %j, i32 3, i32 4" [./dut.cpp:78]   --->   Operation 104 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 %lshr_ln2" [./dut.cpp:78]   --->   Operation 105 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %tmp_6" [./dut.cpp:78]   --->   Operation 106 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_V_0_addr = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 107 'getelementptr' 'tmp_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_V_1_addr = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 108 'getelementptr' 'tmp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_V_2_addr = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 109 'getelementptr' 'tmp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_V_3_addr = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 110 'getelementptr' 'tmp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_4_addr = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 111 'getelementptr' 'tmp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_5_addr = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 112 'getelementptr' 'tmp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_6_addr = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 113 'getelementptr' 'tmp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_7_addr = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln78" [./dut.cpp:78]   --->   Operation 114 'getelementptr' 'tmp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 115 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty = trunc i512 %xout_load" [./dut.cpp:78]   --->   Operation 116 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.63ns)   --->   "%switch_ln78 = switch i3 %trunc_ln78, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [./dut.cpp:78]   --->   Operation 117 'switch' 'switch_ln78' <Predicate = true> <Delay = 0.63>
ST_4 : Operation 118 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_6_addr" [./dut.cpp:78]   --->   Operation 118 'store' 'store_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 119 'br' 'br_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_5_addr" [./dut.cpp:78]   --->   Operation 120 'store' 'store_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 121 'br' 'br_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_4_addr" [./dut.cpp:78]   --->   Operation 122 'store' 'store_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 123 'br' 'br_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_3_addr" [./dut.cpp:78]   --->   Operation 124 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 125 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_2_addr" [./dut.cpp:78]   --->   Operation 126 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 127 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_1_addr" [./dut.cpp:78]   --->   Operation 128 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 129 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_0_addr" [./dut.cpp:78]   --->   Operation 130 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 131 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.19ns)   --->   "%store_ln78 = store i32 %empty, i7 %tmp_V_7_addr" [./dut.cpp:78]   --->   Operation 132 'store' 'store_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln78 = br void %.split16100" [./dut.cpp:78]   --->   Operation 133 'br' 'br_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i6 %j" [./dut.cpp:79]   --->   Operation 134 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %j, i32 1, i32 4" [./dut.cpp:79]   --->   Operation 135 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 %lshr_ln4" [./dut.cpp:79]   --->   Operation 136 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i10 %tmp_s" [./dut.cpp:79]   --->   Operation 137 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln79" [./dut.cpp:79]   --->   Operation 138 'getelementptr' 'A_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%A_V_1_addr = getelementptr i512 %A_V_1, i64 0, i64 %zext_ln79" [./dut.cpp:79]   --->   Operation 139 'getelementptr' 'A_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %trunc_ln79, void %branch16, void %branch17" [./dut.cpp:79]   --->   Operation 140 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.20ns)   --->   "%store_ln79 = store i512 %xout_load, i9 %A_V_0_addr" [./dut.cpp:79]   --->   Operation 141 'store' 'store_ln79' <Predicate = (!trunc_ln79)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln79 = br void %.split16100114" [./dut.cpp:79]   --->   Operation 142 'br' 'br_ln79' <Predicate = (!trunc_ln79)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.20ns)   --->   "%store_ln79 = store i512 %xout_load, i9 %A_V_1_addr" [./dut.cpp:79]   --->   Operation 143 'store' 'store_ln79' <Predicate = (trunc_ln79)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln79 = br void %.split16100114" [./dut.cpp:79]   --->   Operation 144 'br' 'br_ln79' <Predicate = (trunc_ln79)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %trunc_ln80, void %branch18, void %branch19" [./dut.cpp:80]   --->   Operation 145 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.20ns)   --->   "%store_ln80 = store i512 %xout_load, i9 %B_V_0_addr_1" [./dut.cpp:80]   --->   Operation 146 'store' 'store_ln80' <Predicate = (!trunc_ln80)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln80 = br void %.split16100114128" [./dut.cpp:80]   --->   Operation 147 'br' 'br_ln80' <Predicate = (!trunc_ln80)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.20ns)   --->   "%store_ln80 = store i512 %xout_load, i9 %B_V_1_addr_1" [./dut.cpp:80]   --->   Operation 148 'store' 'store_ln80' <Predicate = (trunc_ln80)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln80 = br void %.split16100114128" [./dut.cpp:80]   --->   Operation 149 'br' 'br_ln80' <Predicate = (trunc_ln80)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.63ns)   --->   "%switch_ln81 = switch i3 %trunc_ln81, void %branch27, i3 0, void %branch20, i3 1, void %branch21, i3 2, void %branch22, i3 3, void %branch23, i3 4, void %branch24, i3 5, void %branch25, i3 6, void %branch26" [./dut.cpp:81]   --->   Operation 150 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.63>
ST_5 : Operation 151 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_6_addr_1" [./dut.cpp:81]   --->   Operation 151 'store' 'store_ln81' <Predicate = (trunc_ln81 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 152 'br' 'br_ln81' <Predicate = (trunc_ln81 == 6)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_5_addr_1" [./dut.cpp:81]   --->   Operation 153 'store' 'store_ln81' <Predicate = (trunc_ln81 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 154 'br' 'br_ln81' <Predicate = (trunc_ln81 == 5)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_4_addr_1" [./dut.cpp:81]   --->   Operation 155 'store' 'store_ln81' <Predicate = (trunc_ln81 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 156 'br' 'br_ln81' <Predicate = (trunc_ln81 == 4)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_3_addr_1" [./dut.cpp:81]   --->   Operation 157 'store' 'store_ln81' <Predicate = (trunc_ln81 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 158 'br' 'br_ln81' <Predicate = (trunc_ln81 == 3)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_2_addr_1" [./dut.cpp:81]   --->   Operation 159 'store' 'store_ln81' <Predicate = (trunc_ln81 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 160 'br' 'br_ln81' <Predicate = (trunc_ln81 == 2)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_1_addr_1" [./dut.cpp:81]   --->   Operation 161 'store' 'store_ln81' <Predicate = (trunc_ln81 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 162 'br' 'br_ln81' <Predicate = (trunc_ln81 == 1)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_0_addr_1" [./dut.cpp:81]   --->   Operation 163 'store' 'store_ln81' <Predicate = (trunc_ln81 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 164 'br' 'br_ln81' <Predicate = (trunc_ln81 == 0)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %empty, i7 %C_V_7_addr_1" [./dut.cpp:81]   --->   Operation 165 'store' 'store_ln81' <Predicate = (trunc_ln81 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split16100114128220" [./dut.cpp:81]   --->   Operation 166 'br' 'br_ln81' <Predicate = (trunc_ln81 == 7)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 167 [1/1] (1.20ns)   --->   "%store_ln82 = store i32 %empty, i10 %D_input_V_addr" [./dut.cpp:82]   --->   Operation 167 'store' 'store_ln82' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.70>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln87, void, i6 0, void %.preheader1.preheader" [./dut.cpp:87]   --->   Operation 169 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.70ns)   --->   "%add_ln87 = add i6 %i_1, i6 1" [./dut.cpp:87]   --->   Operation 170 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln87 = icmp_eq  i6 %i_1, i6 32" [./dut.cpp:87]   --->   Operation 171 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 172 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split14, void %.preheader45.preheader" [./dut.cpp:87]   --->   Operation 173 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1412" [./dut.cpp:67]   --->   Operation 174 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [./dut.cpp:88]   --->   Operation 175 'br' 'br_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_7 : Operation 176 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader45"   --->   Operation 176 'br' 'br_ln215' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 8 <SV = 3> <Delay = 0.70>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln88, void, i6 0, void %.split14" [./dut.cpp:88]   --->   Operation 177 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln88 = add i6 %j_1, i6 1" [./dut.cpp:88]   --->   Operation 178 'add' 'add_ln88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %j_1" [./dut.cpp:88]   --->   Operation 179 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.61ns)   --->   "%icmp_ln88 = icmp_eq  i6 %j_1, i6 32" [./dut.cpp:88]   --->   Operation 180 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split12, void" [./dut.cpp:88]   --->   Operation 182 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_719"   --->   Operation 183 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i6 %j_1" [./dut.cpp:90]   --->   Operation 184 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %j_1, i32 3, i32 4" [./dut.cpp:90]   --->   Operation 185 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 %lshr_ln3" [./dut.cpp:90]   --->   Operation 186 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp_9" [./dut.cpp:90]   --->   Operation 187 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_V_0_addr_1 = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 188 'getelementptr' 'tmp_V_0_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_V_1_addr_1 = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 189 'getelementptr' 'tmp_V_1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_V_2_addr_1 = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 190 'getelementptr' 'tmp_V_2_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_V_3_addr_1 = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 191 'getelementptr' 'tmp_V_3_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_V_4_addr_1 = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 192 'getelementptr' 'tmp_V_4_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_V_5_addr_1 = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 193 'getelementptr' 'tmp_V_5_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_V_6_addr_1 = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 194 'getelementptr' 'tmp_V_6_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_V_7_addr_1 = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln90" [./dut.cpp:90]   --->   Operation 195 'getelementptr' 'tmp_V_7_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.38ns)   --->   "%br_ln91 = br void" [./dut.cpp:91]   --->   Operation 196 'br' 'br_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 197 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.91>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln91, void %.split10, i6 0, void %.split12" [./dut.cpp:91]   --->   Operation 198 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%conv3_i_120 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12"   --->   Operation 199 'phi' 'conv3_i_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [./dut.cpp:91]   --->   Operation 200 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp, void %.split10, void" [./dut.cpp:91]   --->   Operation 202 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln91 = add i6 %k, i6 2" [./dut.cpp:91]   --->   Operation 203 'add' 'add_ln91' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %k, i32 1, i32 4"   --->   Operation 204 'partselect' 'lshr_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i_1, i4 %lshr_ln5"   --->   Operation 205 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i10 %tmp_1"   --->   Operation 206 'zext' 'zext_ln215_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln215_1"   --->   Operation 207 'getelementptr' 'A_V_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%A_V_1_addr_1 = getelementptr i512 %A_V_1, i64 0, i64 %zext_ln215_1"   --->   Operation 208 'getelementptr' 'A_V_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln5, i5 0"   --->   Operation 209 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.71ns)   --->   "%add_ln215_1 = add i9 %tmp_2, i9 %zext_ln88"   --->   Operation 210 'add' 'add_ln215_1' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i9 %add_ln215_1"   --->   Operation 211 'zext' 'zext_ln215_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln215_5"   --->   Operation 212 'getelementptr' 'B_V_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln215_5"   --->   Operation 213 'getelementptr' 'B_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 214 [2/2] (1.20ns)   --->   "%A_V_0_load = load i9 %A_V_0_addr_1"   --->   Operation 214 'load' 'A_V_0_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 215 [2/2] (1.20ns)   --->   "%B_V_0_load = load i9 %B_V_0_addr"   --->   Operation 215 'load' 'B_V_0_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 216 [2/2] (1.20ns)   --->   "%A_V_1_load = load i9 %A_V_1_addr_1"   --->   Operation 216 'load' 'A_V_1_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 217 [2/2] (1.20ns)   --->   "%B_V_1_load = load i9 %B_V_1_addr"   --->   Operation 217 'load' 'B_V_1_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i512 %conv3_i_120" [./dut.cpp:91]   --->   Operation 218 'trunc' 'trunc_ln91' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.63ns)   --->   "%switch_ln691 = switch i3 %trunc_ln90, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6"   --->   Operation 219 'switch' 'switch_ln691' <Predicate = (tmp)> <Delay = 0.63>
ST_9 : Operation 220 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_6_addr_1"   --->   Operation 220 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 6)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 221 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 6)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_5_addr_1"   --->   Operation 222 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 223 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 5)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_4_addr_1"   --->   Operation 224 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 4)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 225 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 4)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_3_addr_1"   --->   Operation 226 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 3)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 227 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 3)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_2_addr_1"   --->   Operation 228 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 2)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 229 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 2)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_1_addr_1"   --->   Operation 230 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 231 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 1)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_0_addr_1"   --->   Operation 232 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 0)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 233 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 0)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (1.19ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i7 %tmp_V_7_addr_1"   --->   Operation 234 'store' 'store_ln691' <Predicate = (tmp & trunc_ln90 == 7)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln691 = br void"   --->   Operation 235 'br' 'br_ln691' <Predicate = (tmp & trunc_ln90 == 7)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.20>
ST_10 : Operation 236 [1/2] (1.20ns)   --->   "%A_V_0_load = load i9 %A_V_0_addr_1"   --->   Operation 236 'load' 'A_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_10 : Operation 237 [1/2] (1.20ns)   --->   "%B_V_0_load = load i9 %B_V_0_addr"   --->   Operation 237 'load' 'B_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_10 : Operation 238 [1/2] (1.20ns)   --->   "%A_V_1_load = load i9 %A_V_1_addr_1"   --->   Operation 238 'load' 'A_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_10 : Operation 239 [1/2] (1.20ns)   --->   "%B_V_1_load = load i9 %B_V_1_addr"   --->   Operation 239 'load' 'B_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 2.15>
ST_11 : Operation 240 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 240 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [5/5] (2.15ns)   --->   "%mul_ln691_1 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 241 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 2.15>
ST_12 : Operation 242 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 242 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [4/5] (2.15ns)   --->   "%mul_ln691_1 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 243 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 2.15>
ST_13 : Operation 244 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 244 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [3/5] (2.15ns)   --->   "%mul_ln691_1 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 245 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.15>
ST_14 : Operation 246 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 246 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [2/5] (2.15ns)   --->   "%mul_ln691_1 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 247 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 2.15>
ST_15 : Operation 248 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 248 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/5] (2.15ns)   --->   "%mul_ln691_1 = mul i512 %B_V_1_load, i512 %A_V_1_load"   --->   Operation 249 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 2.38>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_633" [./dut.cpp:67]   --->   Operation 250 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_1 = add i512 %mul_ln691, i512 %mul_ln691_1"   --->   Operation 251 'add' 'add_ln691_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 252 [1/1] (2.38ns) (root node of TernaryAdder)   --->   "%add_ln691 = add i512 %conv3_i_120, i512 %add_ln691_1"   --->   Operation 252 'add' 'add_ln691' <Predicate = true> <Delay = 2.38> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 254 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.70>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln94, void, i6 0, void %.preheader45.preheader" [./dut.cpp:94]   --->   Operation 255 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.70ns)   --->   "%add_ln94 = add i6 %i_2, i6 1" [./dut.cpp:94]   --->   Operation 256 'add' 'add_ln94' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i6 %i_2"   --->   Operation 257 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0" [./dut.cpp:94]   --->   Operation 258 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.61ns)   --->   "%icmp_ln94 = icmp_eq  i6 %i_2, i6 32" [./dut.cpp:94]   --->   Operation 259 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split8, void %.preheader.preheader" [./dut.cpp:94]   --->   Operation 261 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_634" [./dut.cpp:67]   --->   Operation 262 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 263 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.38>
ST_18 : Operation 264 [1/1] (0.38ns)   --->   "%br_ln106 = br void %.preheader" [./dut.cpp:106]   --->   Operation 264 'br' 'br_ln106' <Predicate = (icmp_ln94)> <Delay = 0.38>

State 19 <SV = 4> <Delay = 1.92>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln95, void, i6 0, void %.split8" [./dut.cpp:95]   --->   Operation 265 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.70ns)   --->   "%add_ln95 = add i6 %j_2, i6 1" [./dut.cpp:95]   --->   Operation 266 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_2"   --->   Operation 267 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i6 %j_2"   --->   Operation 268 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.72ns)   --->   "%add_ln215 = add i10 %tmp_7_cast, i10 %zext_ln215_2"   --->   Operation 269 'add' 'add_ln215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i10 %add_ln215"   --->   Operation 270 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%D_input_V_addr_1 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_4"   --->   Operation 271 'getelementptr' 'D_input_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%D_output_V_addr_1 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_4" [./dut.cpp:100]   --->   Operation 272 'getelementptr' 'D_output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.61ns)   --->   "%icmp_ln95 = icmp_eq  i6 %j_2, i6 32" [./dut.cpp:95]   --->   Operation 273 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 274 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split6, void" [./dut.cpp:95]   --->   Operation 275 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [2/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 276 'load' 'sum' <Predicate = (!icmp_ln95)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader45"   --->   Operation 277 'br' 'br_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 1.20>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_635" [./dut.cpp:67]   --->   Operation 278 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 279 'load' 'sum' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 280 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 280 'br' 'br_ln98' <Predicate = true> <Delay = 0.38>

State 21 <SV = 6> <Delay = 1.90>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%k_1 = phi i6 %add_ln98, void %.split4, i6 0, void %.split6" [./dut.cpp:98]   --->   Operation 281 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_2, void %.split4, i32 %sum, void %.split6"   --->   Operation 282 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_1, i32 5" [./dut.cpp:98]   --->   Operation 283 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %tmp_5, void %.split4, void" [./dut.cpp:98]   --->   Operation 285 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln98 = add i6 %k_1, i6 8" [./dut.cpp:98]   --->   Operation 286 'add' 'add_ln98' <Predicate = (!tmp_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%lshr_ln215_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %k_1, i32 3, i32 4"   --->   Operation 287 'partselect' 'lshr_ln215_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_2, i2 %lshr_ln215_1"   --->   Operation 288 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %tmp_7"   --->   Operation 289 'zext' 'zext_ln215_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_V_0_addr_2 = getelementptr i32 %tmp_V_0, i64 0, i64 %zext_ln215_3"   --->   Operation 290 'getelementptr' 'tmp_V_0_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_V_1_addr_2 = getelementptr i32 %tmp_V_1, i64 0, i64 %zext_ln215_3"   --->   Operation 291 'getelementptr' 'tmp_V_1_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_V_2_addr_2 = getelementptr i32 %tmp_V_2, i64 0, i64 %zext_ln215_3"   --->   Operation 292 'getelementptr' 'tmp_V_2_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_V_3_addr_2 = getelementptr i32 %tmp_V_3, i64 0, i64 %zext_ln215_3"   --->   Operation 293 'getelementptr' 'tmp_V_3_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_V_4_addr_2 = getelementptr i32 %tmp_V_4, i64 0, i64 %zext_ln215_3"   --->   Operation 294 'getelementptr' 'tmp_V_4_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_V_5_addr_2 = getelementptr i32 %tmp_V_5, i64 0, i64 %zext_ln215_3"   --->   Operation 295 'getelementptr' 'tmp_V_5_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_V_6_addr_2 = getelementptr i32 %tmp_V_6, i64 0, i64 %zext_ln215_3"   --->   Operation 296 'getelementptr' 'tmp_V_6_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_V_7_addr_2 = getelementptr i32 %tmp_V_7, i64 0, i64 %zext_ln215_3"   --->   Operation 297 'getelementptr' 'tmp_V_7_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %lshr_ln215_1, i5 0"   --->   Operation 298 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.70ns)   --->   "%add_ln215_2 = add i7 %tmp_8, i7 %zext_ln215"   --->   Operation 299 'add' 'add_ln215_2' <Predicate = (!tmp_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i7 %add_ln215_2"   --->   Operation 300 'zext' 'zext_ln215_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%C_V_0_addr = getelementptr i32 %C_V_0, i64 0, i64 %zext_ln215_6"   --->   Operation 301 'getelementptr' 'C_V_0_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%C_V_1_addr = getelementptr i32 %C_V_1, i64 0, i64 %zext_ln215_6"   --->   Operation 302 'getelementptr' 'C_V_1_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%C_V_2_addr = getelementptr i32 %C_V_2, i64 0, i64 %zext_ln215_6"   --->   Operation 303 'getelementptr' 'C_V_2_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%C_V_3_addr = getelementptr i32 %C_V_3, i64 0, i64 %zext_ln215_6"   --->   Operation 304 'getelementptr' 'C_V_3_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%C_V_4_addr = getelementptr i32 %C_V_4, i64 0, i64 %zext_ln215_6"   --->   Operation 305 'getelementptr' 'C_V_4_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%C_V_5_addr = getelementptr i32 %C_V_5, i64 0, i64 %zext_ln215_6"   --->   Operation 306 'getelementptr' 'C_V_5_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%C_V_6_addr = getelementptr i32 %C_V_6, i64 0, i64 %zext_ln215_6"   --->   Operation 307 'getelementptr' 'C_V_6_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%C_V_7_addr = getelementptr i32 %C_V_7, i64 0, i64 %zext_ln215_6"   --->   Operation 308 'getelementptr' 'C_V_7_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_21 : Operation 309 [2/2] (1.19ns)   --->   "%tmp_V_0_load = load i7 %tmp_V_0_addr_2" [./dut.cpp:99]   --->   Operation 309 'load' 'tmp_V_0_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 310 [2/2] (1.19ns)   --->   "%C_V_0_load = load i7 %C_V_0_addr" [./dut.cpp:99]   --->   Operation 310 'load' 'C_V_0_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 311 [2/2] (1.19ns)   --->   "%tmp_V_1_load = load i7 %tmp_V_1_addr_2" [./dut.cpp:99]   --->   Operation 311 'load' 'tmp_V_1_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 312 [2/2] (1.19ns)   --->   "%C_V_1_load = load i7 %C_V_1_addr" [./dut.cpp:99]   --->   Operation 312 'load' 'C_V_1_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 313 [2/2] (1.19ns)   --->   "%tmp_V_2_load = load i7 %tmp_V_2_addr_2" [./dut.cpp:99]   --->   Operation 313 'load' 'tmp_V_2_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 314 [2/2] (1.19ns)   --->   "%C_V_2_load = load i7 %C_V_2_addr" [./dut.cpp:99]   --->   Operation 314 'load' 'C_V_2_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 315 [2/2] (1.19ns)   --->   "%tmp_V_3_load = load i7 %tmp_V_3_addr_2" [./dut.cpp:99]   --->   Operation 315 'load' 'tmp_V_3_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 316 [2/2] (1.19ns)   --->   "%C_V_3_load = load i7 %C_V_3_addr" [./dut.cpp:99]   --->   Operation 316 'load' 'C_V_3_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 317 [2/2] (1.19ns)   --->   "%tmp_V_4_load = load i7 %tmp_V_4_addr_2" [./dut.cpp:99]   --->   Operation 317 'load' 'tmp_V_4_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 318 [2/2] (1.19ns)   --->   "%C_V_4_load = load i7 %C_V_4_addr" [./dut.cpp:99]   --->   Operation 318 'load' 'C_V_4_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 319 [2/2] (1.19ns)   --->   "%tmp_V_5_load = load i7 %tmp_V_5_addr_2" [./dut.cpp:99]   --->   Operation 319 'load' 'tmp_V_5_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 320 [2/2] (1.19ns)   --->   "%C_V_5_load = load i7 %C_V_5_addr" [./dut.cpp:99]   --->   Operation 320 'load' 'C_V_5_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 321 [2/2] (1.19ns)   --->   "%tmp_V_6_load = load i7 %tmp_V_6_addr_2" [./dut.cpp:99]   --->   Operation 321 'load' 'tmp_V_6_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 322 [2/2] (1.19ns)   --->   "%C_V_6_load = load i7 %C_V_6_addr" [./dut.cpp:99]   --->   Operation 322 'load' 'C_V_6_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 323 [2/2] (1.19ns)   --->   "%tmp_V_7_load = load i7 %tmp_V_7_addr_2" [./dut.cpp:99]   --->   Operation 323 'load' 'tmp_V_7_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 324 [2/2] (1.19ns)   --->   "%C_V_7_load = load i7 %C_V_7_addr" [./dut.cpp:99]   --->   Operation 324 'load' 'C_V_7_load' <Predicate = (!tmp_5)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 325 [1/1] (1.20ns)   --->   "%store_ln100 = store i32 %sum_1, i10 %D_output_V_addr_1" [./dut.cpp:100]   --->   Operation 325 'store' 'store_ln100' <Predicate = (tmp_5)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 326 'br' 'br_ln0' <Predicate = (tmp_5)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 1.19>
ST_22 : Operation 327 [1/2] (1.19ns)   --->   "%tmp_V_0_load = load i7 %tmp_V_0_addr_2" [./dut.cpp:99]   --->   Operation 327 'load' 'tmp_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 328 [1/2] (1.19ns)   --->   "%C_V_0_load = load i7 %C_V_0_addr" [./dut.cpp:99]   --->   Operation 328 'load' 'C_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 329 [1/2] (1.19ns)   --->   "%tmp_V_1_load = load i7 %tmp_V_1_addr_2" [./dut.cpp:99]   --->   Operation 329 'load' 'tmp_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 330 [1/2] (1.19ns)   --->   "%C_V_1_load = load i7 %C_V_1_addr" [./dut.cpp:99]   --->   Operation 330 'load' 'C_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 331 [1/2] (1.19ns)   --->   "%tmp_V_2_load = load i7 %tmp_V_2_addr_2" [./dut.cpp:99]   --->   Operation 331 'load' 'tmp_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 332 [1/2] (1.19ns)   --->   "%C_V_2_load = load i7 %C_V_2_addr" [./dut.cpp:99]   --->   Operation 332 'load' 'C_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 333 [1/2] (1.19ns)   --->   "%tmp_V_3_load = load i7 %tmp_V_3_addr_2" [./dut.cpp:99]   --->   Operation 333 'load' 'tmp_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 334 [1/2] (1.19ns)   --->   "%C_V_3_load = load i7 %C_V_3_addr" [./dut.cpp:99]   --->   Operation 334 'load' 'C_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 335 [1/2] (1.19ns)   --->   "%tmp_V_4_load = load i7 %tmp_V_4_addr_2" [./dut.cpp:99]   --->   Operation 335 'load' 'tmp_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 336 [1/2] (1.19ns)   --->   "%C_V_4_load = load i7 %C_V_4_addr" [./dut.cpp:99]   --->   Operation 336 'load' 'C_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 337 [1/2] (1.19ns)   --->   "%tmp_V_5_load = load i7 %tmp_V_5_addr_2" [./dut.cpp:99]   --->   Operation 337 'load' 'tmp_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 338 [1/2] (1.19ns)   --->   "%C_V_5_load = load i7 %C_V_5_addr" [./dut.cpp:99]   --->   Operation 338 'load' 'C_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 339 [1/2] (1.19ns)   --->   "%tmp_V_6_load = load i7 %tmp_V_6_addr_2" [./dut.cpp:99]   --->   Operation 339 'load' 'tmp_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 340 [1/2] (1.19ns)   --->   "%C_V_6_load = load i7 %C_V_6_addr" [./dut.cpp:99]   --->   Operation 340 'load' 'C_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 341 [1/2] (1.19ns)   --->   "%tmp_V_7_load = load i7 %tmp_V_7_addr_2" [./dut.cpp:99]   --->   Operation 341 'load' 'tmp_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 342 [1/2] (1.19ns)   --->   "%C_V_7_load = load i7 %C_V_7_addr" [./dut.cpp:99]   --->   Operation 342 'load' 'C_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 23 <SV = 8> <Delay = 2.29>
ST_23 : Operation 343 [2/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_0_load, i32 %tmp_V_0_load" [./dut.cpp:99]   --->   Operation 343 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [2/2] (2.29ns)   --->   "%mul_ln99_1 = mul i32 %C_V_1_load, i32 %tmp_V_1_load" [./dut.cpp:99]   --->   Operation 344 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [2/2] (2.29ns)   --->   "%mul_ln99_2 = mul i32 %C_V_2_load, i32 %tmp_V_2_load" [./dut.cpp:99]   --->   Operation 345 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [2/2] (2.29ns)   --->   "%mul_ln99_3 = mul i32 %C_V_3_load, i32 %tmp_V_3_load" [./dut.cpp:99]   --->   Operation 346 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [2/2] (2.29ns)   --->   "%mul_ln99_4 = mul i32 %C_V_4_load, i32 %tmp_V_4_load" [./dut.cpp:99]   --->   Operation 347 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [2/2] (2.29ns)   --->   "%mul_ln99_5 = mul i32 %C_V_5_load, i32 %tmp_V_5_load" [./dut.cpp:99]   --->   Operation 348 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [2/2] (2.29ns)   --->   "%mul_ln99_6 = mul i32 %C_V_6_load, i32 %tmp_V_6_load" [./dut.cpp:99]   --->   Operation 349 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [2/2] (2.29ns)   --->   "%mul_ln99_7 = mul i32 %C_V_7_load, i32 %tmp_V_7_load" [./dut.cpp:99]   --->   Operation 350 'mul' 'mul_ln99_7' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 2.29>
ST_24 : Operation 351 [1/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_0_load, i32 %tmp_V_0_load" [./dut.cpp:99]   --->   Operation 351 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/2] (2.29ns)   --->   "%mul_ln99_1 = mul i32 %C_V_1_load, i32 %tmp_V_1_load" [./dut.cpp:99]   --->   Operation 352 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [1/2] (2.29ns)   --->   "%mul_ln99_2 = mul i32 %C_V_2_load, i32 %tmp_V_2_load" [./dut.cpp:99]   --->   Operation 353 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/2] (2.29ns)   --->   "%mul_ln99_3 = mul i32 %C_V_3_load, i32 %tmp_V_3_load" [./dut.cpp:99]   --->   Operation 354 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/2] (2.29ns)   --->   "%mul_ln99_4 = mul i32 %C_V_4_load, i32 %tmp_V_4_load" [./dut.cpp:99]   --->   Operation 355 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/2] (2.29ns)   --->   "%mul_ln99_5 = mul i32 %C_V_5_load, i32 %tmp_V_5_load" [./dut.cpp:99]   --->   Operation 356 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 357 [1/2] (2.29ns)   --->   "%mul_ln99_6 = mul i32 %C_V_6_load, i32 %tmp_V_6_load" [./dut.cpp:99]   --->   Operation 357 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/2] (2.29ns)   --->   "%mul_ln99_7 = mul i32 %C_V_7_load, i32 %tmp_V_7_load" [./dut.cpp:99]   --->   Operation 358 'mul' 'mul_ln99_7' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 2.34>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_612" [./dut.cpp:97]   --->   Operation 359 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i32 %mul_ln99, i32 %mul_ln99_1" [./dut.cpp:99]   --->   Operation 360 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 361 [1/1] (0.88ns)   --->   "%add_ln99_1 = add i32 %mul_ln99_2, i32 %mul_ln99_3" [./dut.cpp:99]   --->   Operation 361 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln99_2 = add i32 %add_ln99_1, i32 %add_ln99" [./dut.cpp:99]   --->   Operation 362 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_3 = add i32 %mul_ln99_4, i32 %mul_ln99_5" [./dut.cpp:99]   --->   Operation 363 'add' 'add_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 364 [1/1] (0.88ns)   --->   "%add_ln99_4 = add i32 %mul_ln99_6, i32 %mul_ln99_7" [./dut.cpp:99]   --->   Operation 364 'add' 'add_ln99_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln99_5 = add i32 %add_ln99_4, i32 %add_ln99_3" [./dut.cpp:99]   --->   Operation 365 'add' 'add_ln99_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_6 = add i32 %add_ln99_5, i32 %add_ln99_2" [./dut.cpp:99]   --->   Operation 366 'add' 'add_ln99_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 367 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_2 = add i32 %sum_1, i32 %add_ln99_6" [./dut.cpp:99]   --->   Operation 367 'add' 'sum_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 368 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 4> <Delay = 0.70>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln104, void, i6 0, void %.preheader.preheader" [./dut.cpp:104]   --->   Operation 369 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.70ns)   --->   "%add_ln104 = add i6 %i_3, i6 1" [./dut.cpp:104]   --->   Operation 370 'add' 'add_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %i_3" [./dut.cpp:106]   --->   Operation 371 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln106, i5 0" [./dut.cpp:104]   --->   Operation 372 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (0.61ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_3, i6 32" [./dut.cpp:104]   --->   Operation 373 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split2, void" [./dut.cpp:104]   --->   Operation 375 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_510" [./dut.cpp:104]   --->   Operation 376 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.38ns)   --->   "%br_ln105 = br void" [./dut.cpp:105]   --->   Operation 377 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_26 : Operation 378 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [./dut.cpp:109]   --->   Operation 378 'ret' 'ret_ln109' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 1.92>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln105, void %.split, i6 0, void %.split2" [./dut.cpp:105]   --->   Operation 379 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.70ns)   --->   "%add_ln105 = add i6 %j_3, i6 1" [./dut.cpp:105]   --->   Operation 380 'add' 'add_ln105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %j_3" [./dut.cpp:106]   --->   Operation 381 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.72ns)   --->   "%add_ln106 = add i10 %tmp_12_cast, i10 %zext_ln106" [./dut.cpp:106]   --->   Operation 382 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i10 %add_ln106" [./dut.cpp:106]   --->   Operation 383 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 384 'getelementptr' 'D_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.61ns)   --->   "%icmp_ln105 = icmp_eq  i6 %j_3, i6 32" [./dut.cpp:105]   --->   Operation 385 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 386 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split, void" [./dut.cpp:105]   --->   Operation 387 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 388 [2/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 388 'load' 'D_output_V_load' <Predicate = (!icmp_ln105)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 2.40>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_479" [./dut.cpp:105]   --->   Operation 390 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 391 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 392 'load' 'D_output_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 393 [1/1] (1.20ns)   --->   "%store_ln106 = store i32 %D_output_V_load, i10 %xin_addr" [./dut.cpp:106]   --->   Operation 393 'store' 'store_ln106' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 394 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [33]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [33]  (0 ns)
	'add' operation ('add_ln76', ./dut.cpp:76) [34]  (0.706 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:77) with incoming values : ('add_ln77', ./dut.cpp:77) [50]  (0 ns)
	'add' operation ('add_ln82', ./dut.cpp:82) [69]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:78) [77]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:78) on array 'xout' [90]  (1.2 ns)

 <State 4>: 2.4ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:78) on array 'xout' [90]  (1.2 ns)
	'store' operation ('store_ln78', ./dut.cpp:78) of variable 'empty', ./dut.cpp:78 on array 'tmp.V[4]', ./dut.cpp:69 [100]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_0_addr', ./dut.cpp:79) [122]  (0 ns)
	'store' operation ('store_ln79', ./dut.cpp:79) of variable 'xout_load', ./dut.cpp:78 on array 'A.V[0]', ./dut.cpp:70 [126]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln82', ./dut.cpp:82) of variable 'empty', ./dut.cpp:78 on array 'D_input.V', ./dut.cpp:73 [166]  (1.2 ns)

 <State 7>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:87) with incoming values : ('add_ln87', ./dut.cpp:87) [173]  (0 ns)
	'add' operation ('add_ln87', ./dut.cpp:87) [174]  (0.706 ns)

 <State 8>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:88) with incoming values : ('add_ln88', ./dut.cpp:88) [182]  (0 ns)
	'add' operation ('add_ln88', ./dut.cpp:88) [183]  (0.706 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:91) with incoming values : ('add_ln91', ./dut.cpp:91) [204]  (0 ns)
	'add' operation ('add_ln215_1') [218]  (0.715 ns)
	'getelementptr' operation ('B_V_0_addr') [220]  (0 ns)
	'load' operation ('B_V_0_load') on array 'B.V[0]', ./dut.cpp:71 [223]  (1.2 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_V_0_load') on array 'A.V[0]', ./dut.cpp:70 [222]  (1.2 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [224]  (2.16 ns)

 <State 12>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [224]  (2.16 ns)

 <State 13>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [224]  (2.16 ns)

 <State 14>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [224]  (2.16 ns)

 <State 15>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [224]  (2.16 ns)

 <State 16>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [228]  (0 ns)
	'add' operation ('add_ln691') [229]  (2.38 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:94) with incoming values : ('add_ln94', ./dut.cpp:94) [265]  (0 ns)
	'add' operation ('add_ln94', ./dut.cpp:94) [266]  (0.706 ns)

 <State 19>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [276]  (0 ns)
	'add' operation ('add_ln215') [280]  (0.725 ns)
	'getelementptr' operation ('D_input_V_addr_1') [282]  (0 ns)
	'load' operation ('sum', ./dut.cpp:97) on array 'D_input.V', ./dut.cpp:73 [289]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum', ./dut.cpp:97) on array 'D_input.V', ./dut.cpp:73 [289]  (1.2 ns)

 <State 21>: 1.9ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:98) with incoming values : ('add_ln98', ./dut.cpp:98) [292]  (0 ns)
	'add' operation ('add_ln215_2') [312]  (0.706 ns)
	'getelementptr' operation ('C_V_0_addr') [314]  (0 ns)
	'load' operation ('C_V_0_load', ./dut.cpp:99) on array 'C.V[0]', ./dut.cpp:72 [323]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('tmp_V_0_load', ./dut.cpp:99) on array 'tmp.V[0]', ./dut.cpp:69 [322]  (1.2 ns)

 <State 23>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', ./dut.cpp:99) [324]  (2.29 ns)

 <State 24>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', ./dut.cpp:99) [324]  (2.29 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln99_1', ./dut.cpp:99) [347]  (0.88 ns)
	'add' operation ('add_ln99_2', ./dut.cpp:99) [348]  (0.731 ns)
	'add' operation ('add_ln99_6', ./dut.cpp:99) [352]  (0 ns)
	'add' operation ('sum', ./dut.cpp:99) [353]  (0.731 ns)

 <State 26>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:104) with incoming values : ('add_ln104', ./dut.cpp:104) [363]  (0 ns)
	'add' operation ('add_ln104', ./dut.cpp:104) [364]  (0.706 ns)

 <State 27>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:105) with incoming values : ('add_ln105', ./dut.cpp:105) [374]  (0 ns)
	'add' operation ('add_ln106', ./dut.cpp:106) [377]  (0.725 ns)
	'getelementptr' operation ('D_output_V_addr', ./dut.cpp:106) [379]  (0 ns)
	'load' operation ('D_output_V_load', ./dut.cpp:106) on array 'D_output.V', ./dut.cpp:74 [386]  (1.2 ns)

 <State 28>: 2.4ns
The critical path consists of the following:
	'load' operation ('D_output_V_load', ./dut.cpp:106) on array 'D_output.V', ./dut.cpp:74 [386]  (1.2 ns)
	'store' operation ('store_ln106', ./dut.cpp:106) of variable 'D_output_V_load', ./dut.cpp:106 on array 'xin' [387]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
