<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="child_0_impl_1" LaunchPart="xc7z020clg400-1" LaunchConfig="config_2" LaunchTime="1601751306">
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_finalAdder_adder_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk3_0_.inputMulti_Fixed_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk3_1_.inputMulti_Fixed_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk3_2_.inputMulti_Fixed_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk4_0_.outputAdder_adder_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk4_1_.outputAdder_adder_partial.bit"/>
  <File Type="BG-PARTITION-CELL-BIT" Name="ConvAccel_matrixAccel_genblk4_2_.outputAdder_adder_partial.bit"/>
  <File Type="ROUTE-PWR" Name="Conv_Accel_Top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Conv_Accel_Top.tcl"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_finalAdder_adder.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk3_0_.inputMulti_Fixed.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk3_1_.inputMulti_Fixed.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk3_2_.inputMulti_Fixed.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk4_0_.outputAdder_adder.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk4_1_.outputAdder_adder.ltx"/>
  <File Type="BG-PARTITION-LTX" Name="ConvAccel_matrixAccel_genblk4_2_.outputAdder_adder.ltx"/>
  <File Type="ROUTE-PWR-SUM" Name="Conv_Accel_Top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Conv_Accel_Top_reports.tcl"/>
  <File Type="ROUTE-CLK" Name="Conv_Accel_Top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="Conv_Accel_Top.vdi"/>
  <File Type="BG-BIT" Name="Conv_Accel_Top.bit"/>
  <File Type="BG-DRC" Name="Conv_Accel_Top.drc"/>
  <File Type="BG-BGN" Name="Conv_Accel_Top.bgn"/>
  <File Type="BG-BIN" Name="Conv_Accel_Top.bin"/>
  <File Type="BITSTR-MSK" Name="Conv_Accel_Top.msk"/>
  <File Type="BITSTR-RBT" Name="Conv_Accel_Top.rbt"/>
  <File Type="BITSTR-NKY" Name="Conv_Accel_Top.nky"/>
  <File Type="BITSTR-BMM" Name="Conv_Accel_Top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Conv_Accel_Top.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="Conv_Accel_Top.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Conv_Accel_Top.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="Conv_Accel_Top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Conv_Accel_Top.hwdef"/>
  <File Type="PLACE-IO" Name="Conv_Accel_Top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Conv_Accel_Top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Conv_Accel_Top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Conv_Accel_Top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Conv_Accel_Top_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="Conv_Accel_Top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Conv_Accel_Top_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Conv_Accel_Top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Conv_Accel_Top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Conv_Accel_Top_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="Conv_Accel_Top_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_finalAdder_adder_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk3_0_.inputMulti_Fixed_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk3_1_.inputMulti_Fixed_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk3_2_.inputMulti_Fixed_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk4_0_.outputAdder_adder_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk4_1_.outputAdder_adder_routed.dcp"/>
  <File Type="ROUTE-PARTITION-CELL-DCP" Name="ConvAccel_matrixAccel_genblk4_2_.outputAdder_adder_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="Conv_Accel_Top_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Conv_Accel_Top_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Conv_Accel_Top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Conv_Accel_Top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Conv_Accel_Top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="Conv_Accel_Top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Conv_Accel_Top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Conv_Accel_Top_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="Conv_Accel_Top_opt.dcp"/>
  <File Type="PLACE-DCP" Name="Conv_Accel_Top_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="Conv_Accel_Top_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Conv_Accel_Top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="Conv_Accel_Top_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Conv_Accel_Top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Conv_Accel_Top_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Conv_Accel_Top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Conv_Accel_Top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Conv_Accel_Top_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Conv_Accel_Top_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="Conv_Accel_Top.pdi"/>
  <File Type="RCFI_FILE" Name="Conv_Accel_Top.rcfi"/>
  <File Type="CFI_FILE" Name="Conv_Accel_Top.cfi"/>
  <File Type="RNPI_FILE" Name="Conv_Accel_Top.rnpi"/>
  <File Type="NPI_FILE" Name="Conv_Accel_Top.npi"/>
  <File Type="RBD_FILE" Name="Conv_Accel_Top.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../Sources/definitions.h">
      <FileInfo>
        <Attr Name="IsGlobalInclude" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/design_2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/XBar2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/aFIFO.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/design_2_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/design_2/hdl/design_2_wrapper.v"/>
        <Attr Name="ImportTime" Val="1601170620"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/matrixAccTopDevice.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/matrixAccelerator.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/matrixControl3x3.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/General/Conv_Accel_Top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Sources/Multiplier/fixedmultiplyCompute.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Conv_Accel_Top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/ConvolutionAccelerator.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/ConvolutionAccelerator.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_8_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fixed"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_9_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adder"/>
</GenRun>
