/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_e.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_e_H_
#define __p10_scom_proc_e_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


static const uint64_t INT_CQ_PMC_2 = 0x0201082aull;

static const uint32_t INT_CQ_PMC_2_INT_CQ_PMC_2_COUNT_0_47 = 16;
static const uint32_t INT_CQ_PMC_2_INT_CQ_PMC_2_COUNT_0_47_LEN = 48;
// proc/reg00066.H

static const uint64_t INT_CQ_TTT_2 = 0x02010806ull;

static const uint32_t INT_CQ_TTT_2_VALID_0_7 = 0;
static const uint32_t INT_CQ_TTT_2_VALID_0_7_LEN = 8;
static const uint32_t INT_CQ_TTT_2_ENTRY_0_3 = 8;
static const uint32_t INT_CQ_TTT_2_ENTRY_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_1_0_3 = 12;
static const uint32_t INT_CQ_TTT_2_ENTRY_1_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_2_0_3 = 16;
static const uint32_t INT_CQ_TTT_2_ENTRY_2_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_3_0 = 20;
static const uint32_t INT_CQ_TTT_2_ENTRY_3_0_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_4_0_3 = 24;
static const uint32_t INT_CQ_TTT_2_ENTRY_4_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_5_0_3 = 28;
static const uint32_t INT_CQ_TTT_2_ENTRY_5_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_6_0_3 = 32;
static const uint32_t INT_CQ_TTT_2_ENTRY_6_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_2_ENTRY_7_0_3 = 36;
static const uint32_t INT_CQ_TTT_2_ENTRY_7_0_3_LEN = 4;
// proc/reg00066.H

static const uint64_t INT_CQ_XIVE_CAP = 0x02010802ull;

static const uint32_t INT_CQ_XIVE_CAP_INT_CQ_XIVE_CAP_INFO_0_63 = 0;
static const uint32_t INT_CQ_XIVE_CAP_INT_CQ_XIVE_CAP_INFO_0_63_LEN = 64;
// proc/reg00066.H

static const uint64_t INT_CQ_XIVE_CFG = 0x02010803ull;

static const uint32_t INT_CQ_XIVE_CFG_RESERVED_0_7 = 0;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_0_7_LEN = 8;
static const uint32_t INT_CQ_XIVE_CFG_USER_INT_PRIORITIES_0_1 = 8;
static const uint32_t INT_CQ_XIVE_CFG_USER_INT_PRIORITIES_0_1_LEN = 2;
static const uint32_t INT_CQ_XIVE_CFG_VP_INT_PRIORITIES_0_1 = 10;
static const uint32_t INT_CQ_XIVE_CFG_VP_INT_PRIORITIES_0_1_LEN = 2;
static const uint32_t INT_CQ_XIVE_CFG_BLOCKID_WIDTH_0_1 = 12;
static const uint32_t INT_CQ_XIVE_CFG_BLOCKID_WIDTH_0_1_LEN = 2;
static const uint32_t INT_CQ_XIVE_CFG_HYP_HARD_RANGE_0_1 = 14;
static const uint32_t INT_CQ_XIVE_CFG_HYP_HARD_RANGE_0_1_LEN = 2;
static const uint32_t INT_CQ_XIVE_CFG_HYP_HARD_BLKID_OVERRIDE = 16;
static const uint32_t INT_CQ_XIVE_CFG_HYP_HARD_BLKID_0_6 = 17;
static const uint32_t INT_CQ_XIVE_CFG_HYP_HARD_BLKID_0_6_LEN = 7;
static const uint32_t INT_CQ_XIVE_CFG_GEN1_TIMA_OS = 24;
static const uint32_t INT_CQ_XIVE_CFG_GEN1_TIMA_HYP = 25;
static const uint32_t INT_CQ_XIVE_CFG_GEN1_TIMA_HYP_BLK0 = 26;
static const uint32_t INT_CQ_XIVE_CFG_GEN1_TIMA_CROWD_DIS = 27;
static const uint32_t INT_CQ_XIVE_CFG_GEN1_END_ESX = 28;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_29_31 = 29;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_29_31_LEN = 3;
static const uint32_t INT_CQ_XIVE_CFG_EN_VPGRP_PRIORITIES = 32;
static const uint32_t INT_CQ_XIVE_CFG_EN_EQPOST_INTERLEAVE = 33;
static const uint32_t INT_CQ_XIVE_CFG_EN_ADAP_ESC_VP = 34;
static const uint32_t INT_CQ_XIVE_CFG_EN_ADAP_ESC_GROUP = 35;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_36_37 = 36;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_36_37_LEN = 2;
static const uint32_t INT_CQ_XIVE_CFG_EN_VP_SAVE_RESTORE = 38;
static const uint32_t INT_CQ_XIVE_CFG_EN_VP_SAR_CHECK = 39;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_40_63 = 40;
static const uint32_t INT_CQ_XIVE_CFG_RESERVED_40_63_LEN = 24;
// proc/reg00066.H

static const uint64_t INT_PC_NXC_REGS_CACHE_EN = 0x02010a95ull;

static const uint32_t INT_PC_NXC_REGS_CACHE_EN_P_CACHE_ENABLE = 0;
static const uint32_t INT_PC_NXC_REGS_CACHE_EN_P_CACHE_ENABLE_LEN = 16;
static const uint32_t INT_PC_NXC_REGS_CACHE_EN_G_CACHE_ENABLE = 16;
static const uint32_t INT_PC_NXC_REGS_CACHE_EN_G_CACHE_ENABLE_LEN = 16;
static const uint32_t INT_PC_NXC_REGS_CACHE_EN_C_CACHE_ENABLE = 32;
static const uint32_t INT_PC_NXC_REGS_CACHE_EN_C_CACHE_ENABLE_LEN = 16;
// proc/reg00066.H

static const uint64_t INT_PC_NXC_REGS_LOAD_CONFIG = 0x02010a8bull;

static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_0 = 0;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_NCKO = 1;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_NCKO_LEN = 3;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_4 = 4;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_CHKO = 5;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_QUEUE_SIZE_CHKO_LEN = 3;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_RSVD = 8;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_RSVD_LEN = 3;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_LMIT = 11;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_NCKO_LMIT_LEN = 5;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_RSVD = 16;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_RSVD_LEN = 3;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_LMIT = 19;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_CHKO_LMIT_LEN = 5;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_RSVD = 24;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_RSVD_LEN = 3;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_LMIT = 27;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_VC_LCL_LMIT_LEN = 5;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_32_33 = 32;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_32_33_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_MAX = 34;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_CRD_MAX_LEN = 6;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_40_41 = 40;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_40_41_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_RSVD = 42;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_RSVD_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_44_45 = 44;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_44_45_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_NCKO = 46;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_NCKO_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_48_49 = 48;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_48_49_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_CHKO = 50;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_CHKO_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_52_53 = 52;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_52_53_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_VC_LCL = 54;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_CFG_NXC_LD_ARB_PRIO_VC_LCL_LEN = 2;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_56_63 = 56;
static const uint32_t INT_PC_NXC_REGS_LOAD_CONFIG_RESERVED_56_63_LEN = 8;
// proc/reg00066.H

static const uint64_t INT_PC_NXC_REGS_WATCH0_DATA2 = 0x02010aa6ull;
// proc/reg00066.H

static const uint64_t INT_PC_REGS_DBG_ATX_ORDER_FULL = 0x02010a3bull;
// proc/reg00066.H

static const uint64_t INT_PC_REGS_DBG_PMC = 0x02010a34ull;

static const uint32_t INT_PC_REGS_DBG_PMC_EN_ARX_CMD = 0;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_ARX_NXC_REGS = 1;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CRESP_CMD = 2;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CRESP_RCMD = 3;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CRESP = 4;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CRESP_CAM_01 = 5;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CRESP_CAM_23 = 6;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_MMIO_LDST_UTIL = 7;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_MMIO_LDST = 8;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_MMIO_DONE_REQ = 9;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_MMIO_PCMD_ARB = 10;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_ARB = 11;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_PROC_RCMD = 12;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_PROC_MMIO = 13;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_PROC_NXC = 14;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_NRQ_PEND = 15;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_NRQ_ARB = 16;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_NRQ_ARB_DETAIL1 = 17;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_NRQ_ARB_DETAIL2 = 18;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_CMD_BLCK = 19;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_ATX_CMD_LAT1 = 20;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_ATX_CMD_LAT2 = 21;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_ATX_CMD_LAT3 = 22;
static const uint32_t INT_PC_REGS_DBG_PMC_EN_ATX_ARB = 23;
static const uint32_t INT_PC_REGS_DBG_PMC_RESERVED_24_31 = 24;
static const uint32_t INT_PC_REGS_DBG_PMC_RESERVED_24_31_LEN = 8;
// proc/reg00066.H

static const uint64_t INT_PC_REGS_NVP_BLOCK_MODE = 0x02010a0cull;

static const uint32_t INT_PC_REGS_NVP_BLOCK_MODE_INT_PC_NVP_BLOCK_MODE = 0;
static const uint32_t INT_PC_REGS_NVP_BLOCK_MODE_INT_PC_NVP_BLOCK_MODE_LEN = 32;
// proc/reg00066.H

static const uint64_t INT_PC_REGS_TCTXT_DEBUG_DATA = 0x02010b2dull;
// proc/reg00066.H

static const uint64_t INT_PC_REGS_TCTXT_LSI_STEOI_LD = 0x02010b21ull;
// proc/reg00066.H

static const uint64_t INT_VC_EASC_DBG_CACHE_EN = 0x02010975ull;

static const uint32_t INT_VC_EASC_DBG_CACHE_EN_INT_VC_EASC_DBG_CACHE_EN_ENABLE = 0;
static const uint32_t INT_VC_EASC_DBG_CACHE_EN_INT_VC_EASC_DBG_CACHE_EN_ENABLE_LEN = 16;
// proc/reg00066.H

static const uint64_t INT_VC_EASC_HASH_3 = 0x0201096bull;

static const uint32_t INT_VC_EASC_HASH_3_NXC = 0;
static const uint32_t INT_VC_EASC_HASH_3_NXC_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_3_INT = 8;
static const uint32_t INT_VC_EASC_HASH_3_INT_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_3_OS = 16;
static const uint32_t INT_VC_EASC_HASH_3_OS_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_3_POOL = 24;
static const uint32_t INT_VC_EASC_HASH_3_POOL_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_3_HARD = 32;
static const uint32_t INT_VC_EASC_HASH_3_HARD_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_3_LOCAL = 40;
static const uint32_t INT_VC_EASC_HASH_3_LOCAL_LEN = 8;
// proc/reg00066.H

static const uint64_t INT_VC_EASC_PERF_EVENT_SEL_2 = 0x02010979ull;

static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_PRF_CACHE_HIT = 0;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_PRF_CACHE_HIT_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_DEM_CACHE_HIT = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_DEM_CACHE_HIT_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_VICTIM_IS_LRU = 8;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_VICTIM_IS_LRU_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_VICTIM_IS_1ST_EXCLUSIVE = 12;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_VICTIM_IS_1ST_EXCLUSIVE_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_RETRY = 16;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_2_RETRY_LEN = 4;
// proc/reg00066.H

static const uint64_t INT_VC_ENDC_PERF_EVENT_SEL_2 = 0x02010999ull;

static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INBOUND_LOADS = 0;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INBOUND_LOADS_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOCAL_ESC_OR_FW_FWD = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOCAL_ESC_OR_FW_FWD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_EQA_CMD_CACHE_HIT = 8;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_EQA_CMD_CACHE_HIT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INB_LOAD_HIT = 12;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_INB_LOAD_HIT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOC_ESC_HIT = 16;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_LOC_ESC_HIT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_LRU = 20;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_LRU_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_1ST_USABLE = 24;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_VICTIM_IS_1ST_USABLE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_RETRY = 28;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_RETRY_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_TOO_MANY_ENTRIES = 32;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_CNT_TOO_MANY_ENTRIES_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_RESERVED_36_63 = 36;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_2_RESERVED_36_63_LEN = 28;
// proc/reg00066.H

static const uint64_t INT_VC_ENDC_WATCH3_DATA0 = 0x020109bcull;
// proc/reg00066.H

static const uint64_t INT_VC_ESBC_FLUSH_CTRL = 0x02010940ull;

static const uint32_t INT_VC_ESBC_FLUSH_CTRL_POLL_VALID = 0;
static const uint32_t INT_VC_ESBC_FLUSH_CTRL_RESERVED_1 = 1;
static const uint32_t INT_VC_ESBC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE = 2;
static const uint32_t INT_VC_ESBC_FLUSH_CTRL_RESERVED_3_7 = 3;
static const uint32_t INT_VC_ESBC_FLUSH_CTRL_RESERVED_3_7_LEN = 5;
// proc/reg00066.H

static const uint64_t INT_VC_QUEUES_CFG_REM_5 = 0x0201091cull;

static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_DISABLE = 0;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_DROP_EQ_INJECT_FROM_CORE = 1;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_PREFETCH_DISTANCE = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_PREFETCH_DISTANCE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_8_10 = 8;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_8_10_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_CQ = 11;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_CQ_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_16_18 = 16;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_16_18_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_PC = 19;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_CRD_TO_PC_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_NB_OUTSTANDING_DEM = 24;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MAX_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MIN_NB_OUTSTANDING_DEM = 28;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_MIN_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_32_33 = 32;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_32_33_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_FULL = 34;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_IRQ_IDLE = 35;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_36_37 = 36;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_36_37_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_ENABLE_MEMORY_BACKING = 38;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_FULL_WRITEBACK_ENABLE = 39;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_40_41 = 40;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_40_41_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_MEM_SIZE = 42;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_MEM_SIZE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_48_49 = 48;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_RESERVED_48_49_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_FULL = 50;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_IDLE = 51;
static const uint32_t INT_VC_QUEUES_CFG_REM_5_ERQ_CFG_UPD_PND = 52;
// proc/reg00066.H

static const uint64_t INT_VC_QUEUES_PERF_EVENT_SEL_6 = 0x0201092cull;

static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_FROM_AIB = 0;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_FROM_AIB_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IRQ_TO_IQA = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IRQ_TO_IQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQA_TO_DPS = 8;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQA_TO_DPS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQA_TO_IQS = 12;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQA_TO_IQS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQS_TO_EQA = 16;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_IQS_TO_EQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ERQ = 20;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ERQ_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ATX = 24;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ATX_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ENDC = 28;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_6_EQA_TO_ENDC_LEN = 4;
// proc/reg00066.H

static const uint64_t MCD_BANK0_REC = 0x03010810ull;

static const uint32_t MCD_BANK0_REC_ENABLE = 0;
static const uint32_t MCD_BANK0_REC_DONE = 1;
static const uint32_t MCD_BANK0_REC_CONTINUOUS = 2;
static const uint32_t MCD_BANK0_REC_RETRY_COUNT_EXCEED = 4;
static const uint32_t MCD_BANK0_REC_STATUS = 5;
static const uint32_t MCD_BANK0_REC_PACE = 8;
static const uint32_t MCD_BANK0_REC_PACE_LEN = 12;
static const uint32_t MCD_BANK0_REC_ADDR_ERROR = 20;
static const uint32_t MCD_BANK0_REC_ADDR = 21;
static const uint32_t MCD_BANK0_REC_ADDR_LEN = 15;
static const uint32_t MCD_BANK0_REC_RTY_COUNT = 40;
static const uint32_t MCD_BANK0_REC_RTY_COUNT_LEN = 4;
static const uint32_t MCD_BANK0_REC_VG_COUNT = 49;
static const uint32_t MCD_BANK0_REC_VG_COUNT_LEN = 15;
// proc/reg00066.H

static const uint64_t MCD_FIR_ACTION0_REG = 0x03010806ull;

static const uint32_t MCD_FIR_ACTION0_REG_FIR_ACTION0 = 0;
static const uint32_t MCD_FIR_ACTION0_REG_FIR_ACTION0_LEN = 11;
// proc/reg00066.H

static const uint64_t MCD_FIR_ACTION1_REG = 0x03010807ull;

static const uint32_t MCD_FIR_ACTION1_REG_FIR_ACTION1 = 0;
static const uint32_t MCD_FIR_ACTION1_REG_FIR_ACTION1_LEN = 11;
// proc/reg00066.H

static const uint64_t NX_CH4_ADDR_0_HASH_FUNCTION_REG = 0x02011141ull;

static const uint32_t NX_CH4_ADDR_0_HASH_FUNCTION_REG_ADDRESS_0_HASH_FUNCTION = 0;
static const uint32_t NX_CH4_ADDR_0_HASH_FUNCTION_REG_ADDRESS_0_HASH_FUNCTION_LEN = 64;
// proc/reg00066.H

static const uint64_t NX_CH4_DATATAG_4_HASH_FUNCTION_REG = 0x02011150ull;

static const uint32_t NX_CH4_DATATAG_4_HASH_FUNCTION_REG_DATATAG_4_HASH_FUNCTION = 0;
static const uint32_t NX_CH4_DATATAG_4_HASH_FUNCTION_REG_DATATAG_4_HASH_FUNCTION_LEN = 64;
// proc/reg00066.H

static const uint64_t NX_DMA_SU_PERFMON_CONTROL_1 = 0x02011055ull;

static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_GZIP_FC_SELECT = 27;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_GZIP_FC_SELECT_LEN = 2;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_842_FC_SELECT = 29;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_842_FC_SELECT_LEN = 2;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_DMA_MUX_SELECT = 31;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_DMA_MUX_SELECT_LEN = 4;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_EFT_MUX_SELECT = 35;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_EFT_MUX_SELECT_LEN = 3;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_GZIP_MUX_SELECT = 38;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_GZIP_MUX_SELECT_LEN = 3;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_ERAT_MUX_SELECT = 41;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_ERAT_MUX_SELECT_LEN = 4;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_UMAC_MUX_SELECT = 45;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_UMAC_MUX_SELECT_LEN = 3;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_PBI_MUX_SELECT = 48;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_PBI_MUX_SELECT_LEN = 4;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_SHA_LATENCY_CFG = 52;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_MD5_LATENCY_CFG = 54;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_AES_LATENCY_CFG = 56;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_AESSHA_LATENCY_CFG = 58;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_GZIP_LATENCY_CFG = 60;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_1_842_LATENCY_CFG = 62;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_REG_RW = 0x03011240ull;
static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_REG_WO_AND = 0x03011241ull;
static const uint64_t PB_COM_SCOM_EN2_STATION_FIR_REG_WO_OR = 0x03011242ull;

static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_PROTOCOL_ERROR = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_OVERFLOW_ERROR = 1;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_HW_PARITY_ERROR = 2;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_FIR_SPARE_3 = 3;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_COHERENCY_ERROR = 4;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_CRESP_ADDR_ERROR = 5;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_CRESP_ERROR = 6;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_HANG_RECOVERY_LIMIT_ERROR = 7;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_FIR_SPARE_8 = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_HANG_RECOVERY_GTE_LEVEL1 = 9;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_FORCE_MP_IPL = 10;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_PB_CMD_SNOOPER_ERROR = 11;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_DATA_OVERFLOW_ERROR = 12;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_DATA_PROTOCOL_ERROR = 13;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_DATA_ROUTE_ERROR = 14;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_FIR_SPARE_15 = 15;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK0_PROTOCOL_ERROR = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK0_OVERFLOW_ERROR = 17;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK0_HW_PARITY_ERROR = 18;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK1_PROTOCOL_ERROR = 19;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK1_OVERFLOW_ERROR = 20;
static const uint32_t PB_COM_SCOM_EN2_STATION_FIR_REG_LINK1_HW_PARITY_ERROR = 21;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE = 0x0301126bull;

static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_0_EN2 = 0;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_0_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_1_EN2 = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_1_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_2_EN2 = 16;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_2_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_3_EN2 = 24;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_3_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_4_EN2 = 32;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_4_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_5_EN2 = 40;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_5_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_6_EN2 = 48;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_6_EN2_LEN = 8;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_7_EN2 = 56;
static const uint32_t PB_COM_SCOM_EN2_STATION_SP_CMD_RATE_7_EN2_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT = 0x0301128bull;

static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_MASTER_CHIP_NEXT_EN3 = 0;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_TM_MASTER_NEXT_EN3 = 1;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_GP_MASTER_NEXT_EN3 = 2;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_SP_MASTER_NEXT_EN3 = 3;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EN3 = 8;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EN3_LEN = 8;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_G_AGGREGATE_NEXT_EN3 = 16;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_G_INDIRECT_EN_NEXT_EN3 = 17;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_G_GATHER_ENABLE_NEXT_EN3 = 18;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_MIN_G_CMD_RATE_NEXT_EN3 = 24;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_MIN_G_CMD_RATE_NEXT_EN3_LEN = 8;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_R_AGGREGATE_NEXT_EN3 = 32;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_R_INDIRECT_EN_NEXT_EN3 = 33;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_R_GATHER_ENABLE_NEXT_EN3 = 34;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_MIN_R_CMD_RATE_NEXT_EN3 = 40;
static const uint32_t PB_COM_SCOM_EN3_STATION_HP_MODE1_NEXT_PB_CFG_MIN_R_CMD_RATE_NEXT_EN3_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EN4_STATION_CR_ERROR = 0x030112ecull;

static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_RESP_ERROR = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_RESP_ADDR_ERROR = 1;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_ERROR_OTHER = 2;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TTYPE = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TTYPE_LEN = 7;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TSIZE = 10;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TSIZE_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TTAG = 18;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_TTAG_LEN = 20;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_SCOPE = 38;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_SCOPE_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP = 41;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_CRESP_LEN = 5;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_PRESP = 46;
static const uint32_t PB_COM_SCOM_EN4_STATION_CR_ERROR_FG_PRESP_LEN = 14;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE = 0x030112ebull;

static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_0_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_0_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_1_EN4 = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_1_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_2_EN4 = 16;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_2_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_3_EN4 = 24;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_3_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_4_EN4 = 32;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_4_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_5_EN4 = 40;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_5_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_6_EN4 = 48;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_6_EN4_LEN = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_7_EN4 = 56;
static const uint32_t PB_COM_SCOM_EN4_STATION_SP_CMD_RATE_7_EN4_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_CFG2 = 0x03011014ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_G_AGG_THRESH_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_G_AGG_THRESH_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_R_AGG_THRESH_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_R_AGG_THRESH_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_G_IND_THRESH_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_G_IND_THRESH_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_R_IND_THRESH_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_R_IND_THRESH_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_USE_BURST_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_RATE_THRESH_EQ0 = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_RATE_THRESH_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_REQ_HOLD_CNT_THRESHOLD_EQ0 = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_REQ_HOLD_CNT_THRESHOLD_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK0_DOB_VC0_LIMIT = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK0_DOB_VC0_LIMIT_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK0_DOB_VC1_LIMIT = 31;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK0_DOB_VC1_LIMIT_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK1_DOB_VC0_LIMIT = 38;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK1_DOB_VC0_LIMIT_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK1_DOB_VC1_LIMIT = 45;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_LINK1_DOB_VC1_LIMIT_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_TOK_INIT_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG2_PB_CFG_DAT_HORIZONTAL_DISABLE_EQ0 = 53;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR = 0x03011012ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_16_VALID_CURR_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_17_VALID_CURR_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_18_VALID_CURR_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_19_VALID_CURR_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_20_VALID_CURR_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_21_VALID_CURR_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_22_VALID_CURR_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_23_VALID_CURR_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_24_VALID_CURR_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_25_VALID_CURR_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_26_VALID_CURR_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_27_VALID_CURR_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_28_VALID_CURR_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_29_VALID_CURR_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_30_VALID_CURR_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_31_VALID_CURR_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_EQ0 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_EQ0 = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_EQ0 = 31;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_EQ0 = 43;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_EQ0 = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_EQ0 = 49;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_EQ0 = 55;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_EQ0 = 58;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_EQ0 = 61;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_EQ0_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_MODE = 0x0301100aull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_STATION_PBIXXX_INIT = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_STATION_DBG_MAX_HANG_STAGE_REACHED = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_STATION_DBG_MAX_HANG_STAGE_REACHED_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_HOP_MODE_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PUMP_MODE_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_REPRO_MODE_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SL_DOMAIN_SIZE_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_HNG_CHK_DISABLE = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_DBG_CLR_MAX_HANG_STAGE = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_REQ_GATHER_ENABLE_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_NHTM_EVENT_COMP_EN_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SWITCH_OPTION_AB_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SW_AB_WAIT_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SW_AB_WAIT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SP_HW_MARK_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SP_HW_MARK_EQ0_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_GP_HW_MARK_EQ0 = 23;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_GP_HW_MARK_EQ0_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_NP_HW_MARK_EQ0 = 30;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_NP_HW_MARK_EQ0_LEN = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_EQ0 = 36;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL = 39;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_SEL_EQ0 = 42;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_MCA_RATIO_SEL_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PAU_STEP_OVERRIDE_EQ0 = 44;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PAU_STEP_SEL_EQ0 = 45;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PAU_STEP_SEL_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_SWITCH_CD_GATE_ENABLE_EQ0 = 47;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_OP2_OVERLAP_DISABLE_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_SERIES_ID_DISABLE_EQ0 = 53;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_TOKEN_ID_RANGE_EQ0 = 54;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_EQ0 = 55;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_EQ0 = 59;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_EQ0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_MODE_PB_CFG_RESET_ERROR_CAPTURE_EQ0 = 63;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE = 0x0301106aull;

static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_0_EQ1 = 0;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_0_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_1_EQ1 = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_1_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_2_EQ1 = 16;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_2_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_3_EQ1 = 24;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_3_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_4_EQ1 = 32;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_4_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_5_EQ1 = 40;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_5_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_6_EQ1 = 48;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_6_EQ1_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_7_EQ1 = 56;
static const uint32_t PB_COM_SCOM_EQ1_STATION_GP_CMD_RATE_7_EQ1_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT = 0x0301108dull;

static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_0_EN_NEXT_EQ2 = 0;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_1_EN_NEXT_EQ2 = 1;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_2_EN_NEXT_EQ2 = 2;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_3_EN_NEXT_EQ2 = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_4_EN_NEXT_EQ2 = 4;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_5_EN_NEXT_EQ2 = 5;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_6_EN_NEXT_EQ2 = 6;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_7_EN_NEXT_EQ2 = 7;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_0_ADDR_DIS_NEXT_EQ2 = 8;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_1_ADDR_DIS_NEXT_EQ2 = 9;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_2_ADDR_DIS_NEXT_EQ2 = 10;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_3_ADDR_DIS_NEXT_EQ2 = 11;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_4_ADDR_DIS_NEXT_EQ2 = 12;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_5_ADDR_DIS_NEXT_EQ2 = 13;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_6_ADDR_DIS_NEXT_EQ2 = 14;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_7_ADDR_DIS_NEXT_EQ2 = 15;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_0_MODE_NEXT_EQ2 = 16;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_0_ID_NEXT_EQ2 = 17;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_0_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_1_MODE_NEXT_EQ2 = 20;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_1_ID_NEXT_EQ2 = 21;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_1_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_2_MODE_NEXT_EQ2 = 24;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_2_ID_NEXT_EQ2 = 25;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_2_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_3_MODE_NEXT_EQ2 = 28;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_3_ID_NEXT_EQ2 = 29;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_3_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_4_MODE_NEXT_EQ2 = 32;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_4_ID_NEXT_EQ2 = 33;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_4_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_5_MODE_NEXT_EQ2 = 36;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_5_ID_NEXT_EQ2 = 37;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_5_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_6_MODE_NEXT_EQ2 = 40;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_6_ID_NEXT_EQ2 = 41;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_6_ID_NEXT_EQ2_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_7_MODE_NEXT_EQ2 = 44;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_7_ID_NEXT_EQ2 = 45;
static const uint32_t PB_COM_SCOM_EQ2_STATION_HP_MODE2_NEXT_7_ID_NEXT_EQ2_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB = 0x030110dcull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTYPE_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTYPE_EQ3_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTYPE_MASK_EQ3 = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTYPE_MASK_EQ3_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TSIZE_EQ3 = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TSIZE_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TSIZE_MASK_EQ3 = 22;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TSIZE_MASK_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTAG_EQ3 = 30;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTAG_EQ3_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTAG_MASK_EQ3 = 40;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_TTAG_MASK_EQ3_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_CRESP_EQ3 = 50;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_CRESP_EQ3_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_CRESP_MASK_EQ3 = 55;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_CRESP_MASK_EQ3_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_CRESP_POLARITY_EQ3 = 60;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_SCOPE_EQ3 = 61;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPB_SCOPE_EQ3_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR = 0x030110d0ull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_0_VALID_CURR_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_1_VALID_CURR_EQ3 = 1;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_2_VALID_CURR_EQ3 = 2;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_3_VALID_CURR_EQ3 = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_4_VALID_CURR_EQ3 = 4;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_5_VALID_CURR_EQ3 = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_6_VALID_CURR_EQ3 = 6;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_7_VALID_CURR_EQ3 = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_8_VALID_CURR_EQ3 = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_9_VALID_CURR_EQ3 = 9;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_10_VALID_CURR_EQ3 = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_11_VALID_CURR_EQ3 = 11;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_12_VALID_CURR_EQ3 = 12;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_13_VALID_CURR_EQ3 = 13;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_14_VALID_CURR_EQ3 = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_15_VALID_CURR_EQ3 = 15;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_0_AX_NUM_CURR_EQ3 = 16;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_0_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_1_AX_NUM_CURR_EQ3 = 19;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_1_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_2_AX_NUM_CURR_EQ3 = 22;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_2_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_3_AX_NUM_CURR_EQ3 = 25;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_3_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_4_AX_NUM_CURR_EQ3 = 28;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_4_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_5_AX_NUM_CURR_EQ3 = 31;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_5_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_6_AX_NUM_CURR_EQ3 = 34;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_6_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_7_AX_NUM_CURR_EQ3 = 37;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_7_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_8_AX_NUM_CURR_EQ3 = 40;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_8_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_9_AX_NUM_CURR_EQ3 = 43;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_9_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_10_AX_NUM_CURR_EQ3 = 46;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_10_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_11_AX_NUM_CURR_EQ3 = 49;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_11_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_12_AX_NUM_CURR_EQ3 = 52;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_12_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_13_AX_NUM_CURR_EQ3 = 55;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_13_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_14_AX_NUM_CURR_EQ3 = 58;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_14_AX_NUM_CURR_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_15_AX_NUM_CURR_EQ3 = 61;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE3_CURR_15_AX_NUM_CURR_EQ3_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB = 0x0301115cull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTYPE_EQ5 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTYPE_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTYPE_MASK_EQ5 = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTYPE_MASK_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TSIZE_EQ5 = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TSIZE_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TSIZE_MASK_EQ5 = 22;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TSIZE_MASK_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTAG_EQ5 = 30;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTAG_EQ5_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTAG_MASK_EQ5 = 40;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_TTAG_MASK_EQ5_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_CRESP_EQ5 = 50;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_CRESP_EQ5_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_CRESP_MASK_EQ5 = 55;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_CRESP_MASK_EQ5_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_CRESP_POLARITY_EQ5 = 60;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_SCOPE_EQ5 = 61;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPB_SCOPE_EQ5_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_RW = 0x03011183ull;
static const uint64_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_WO_AND = 0x03011184ull;
static const uint64_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_WO_OR = 0x03011185ull;

static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_PROTOCOL_ERROR_MASK = 0;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_OVERFLOW_ERROR_MASK = 1;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_HW_PARITY_ERROR_MASK = 2;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_FIR_SPARE_3_MASK = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_COHERENCY_ERROR_MASK = 4;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_CRESP_ADDR_ERROR_MASK = 5;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_CRESP_ERROR_MASK = 6;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_HANG_RECOVERY_LIMIT_ERROR_MASK = 7;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_FIR_SPARE_8_MASK = 8;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_HANG_RECOVERY_GTE_LEVEL1_MASK = 9;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_FORCE_MP_IPL_MASK = 10;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_PB_CMD_SNOOPER_ERROR_MASK = 11;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_DATA_OVERFLOW_ERROR_MASK = 12;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_DATA_PROTOCOL_ERROR_MASK = 13;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_DATA_ROUTE_ERROR_MASK = 14;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_FIR_SPARE_15_MASK = 15;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK0_PROTOCOL_ERROR_MASK = 16;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK0_OVERFLOW_ERROR_MASK = 17;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK0_HW_PARITY_ERROR_MASK = 18;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK1_PROTOCOL_ERROR_MASK = 19;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK1_OVERFLOW_ERROR_MASK = 20;
static const uint32_t PB_COM_SCOM_EQ6_STATION_FIR_MASK_REG_LINK1_HW_PARITY_ERROR_MASK = 21;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT = 0x0301118bull;

static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_MASTER_CHIP_NEXT_EQ6 = 0;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_TM_MASTER_NEXT_EQ6 = 1;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_GP_MASTER_NEXT_EQ6 = 2;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_SP_MASTER_NEXT_EQ6 = 3;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EQ6 = 8;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EQ6_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_G_AGGREGATE_NEXT_EQ6 = 16;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_G_INDIRECT_EN_NEXT_EQ6 = 17;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_G_GATHER_ENABLE_NEXT_EQ6 = 18;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_MIN_G_CMD_RATE_NEXT_EQ6 = 24;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_MIN_G_CMD_RATE_NEXT_EQ6_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_R_AGGREGATE_NEXT_EQ6 = 32;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_R_INDIRECT_EN_NEXT_EQ6 = 33;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_R_GATHER_ENABLE_NEXT_EQ6 = 34;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_MIN_R_CMD_RATE_NEXT_EQ6 = 40;
static const uint32_t PB_COM_SCOM_EQ6_STATION_HP_MODE1_NEXT_PB_CFG_MIN_R_CMD_RATE_NEXT_EQ6_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION0_REG = 0x030111c6ull;

static const uint32_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0_LEN = 22;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION1_REG = 0x030111c7ull;

static const uint32_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_EQ7_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1_LEN = 22;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE = 0x030111eaull;

static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_0_EQ7 = 0;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_0_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_1_EQ7 = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_1_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_2_EQ7 = 16;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_2_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_3_EQ7 = 24;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_3_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_4_EQ7 = 32;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_4_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_5_EQ7 = 40;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_5_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_6_EQ7 = 48;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_6_EQ7_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_7_EQ7 = 56;
static const uint32_t PB_COM_SCOM_EQ7_STATION_GP_CMD_RATE_7_EQ7_LEN = 8;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES1_STATION_CFG2 = 0x03011314ull;

static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_G_AGG_THRESH_ES1 = 0;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_G_AGG_THRESH_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_R_AGG_THRESH_ES1 = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_R_AGG_THRESH_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_G_IND_THRESH_ES1 = 8;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_G_IND_THRESH_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_R_IND_THRESH_ES1 = 12;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_R_IND_THRESH_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_USE_BURST_ES1 = 16;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_RATE_THRESH_ES1 = 17;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_RATE_THRESH_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_REQ_HOLD_CNT_THRESHOLD_ES1 = 20;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_REQ_HOLD_CNT_THRESHOLD_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC0_LIMIT_AX4 = 24;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC0_LIMIT_AX4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC1_LIMIT_AX4 = 31;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC1_LIMIT_AX4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC0_LIMIT_AX5 = 38;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC0_LIMIT_AX5_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC1_LIMIT_AX5 = 45;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_LINK_DOB_VC1_LIMIT_AX5_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_TOK_INIT_ES1 = 52;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG2_HORIZONTAL_DISABLE_ES1 = 53;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES1_STATION_MODE = 0x0301130aull;

static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_STATION_PBIXXX_INIT = 0;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_STATION_DBG_MAX_HANG_STAGE_REACHED = 1;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_STATION_DBG_MAX_HANG_STAGE_REACHED_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_HOP_MODE_ES1 = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PUMP_MODE_ES1 = 5;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_REPRO_MODE_ES1 = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SL_DOMAIN_SIZE_ES1 = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_HNG_CHK_DISABLE = 8;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_DBG_CLR_MAX_HANG_STAGE = 9;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_REQ_GATHER_ENABLE_ES1 = 10;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_NHTM_EVENT_COMP_EN_ES1 = 11;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SWITCH_OPTION_AB_ES1 = 12;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SW_AB_WAIT_ES1 = 13;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SW_AB_WAIT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SP_HW_MARK_ES1 = 16;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SP_HW_MARK_ES1_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_GP_HW_MARK_ES1 = 23;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_GP_HW_MARK_ES1_LEN = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_NP_HW_MARK_ES1 = 30;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_NP_HW_MARK_ES1_LEN = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_ES1 = 36;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL = 39;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_SEL_ES1 = 42;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_MCA_RATIO_SEL_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PAU_STEP_OVERRIDE_ES1 = 44;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PAU_STEP_SEL_ES1 = 45;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PAU_STEP_SEL_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_SWITCH_CD_GATE_ENABLE_ES1 = 47;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL = 48;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_OP2_OVERLAP_DISABLE_ES1 = 52;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_SERIES_ID_DISABLE_ES1 = 53;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_TOKEN_ID_RANGE_ES1 = 54;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_ES1 = 55;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_ES1 = 59;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_ES1_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_MODE_PB_CFG_RESET_ERROR_CAPTURE_ES1 = 63;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES1_STATION_PM_CONTROL = 0x0301131eull;

static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_SPARE1 = 0;
static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_SPARE1_LEN = 8;
static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_EX0_HBUS_DISABLE = 8;
static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_EX1_HBUS_DISABLE = 9;
static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_EX2_HBUS_DISABLE = 10;
static const uint32_t PB_COM_SCOM_ES1_STATION_PM_CONTROL_EX3_HBUS_DISABLE = 11;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA = 0x0301135bull;

static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTYPE_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTYPE_ES2_LEN = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTYPE_MASK_ES2 = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTYPE_MASK_ES2_LEN = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TSIZE_ES2 = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TSIZE_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TSIZE_MASK_ES2 = 22;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TSIZE_MASK_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTAG_ES2 = 30;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTAG_ES2_LEN = 10;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTAG_MASK_ES2 = 40;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_TTAG_MASK_ES2_LEN = 10;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_CRESP_ES2 = 50;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_CRESP_ES2_LEN = 5;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_CRESP_MASK_ES2 = 55;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_CRESP_MASK_ES2_LEN = 5;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_CRESP_POLARITY_ES2 = 60;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_SCOPE_ES2 = 61;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPA_SCOPE_ES2_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX = 0x0301135dull;

static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_SCOPE_MASK_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_SCOPE_MASK_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_PRESP_ES2 = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_PRESP_ES2_LEN = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_PRESP_MASK_ES2 = 17;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_A_PRESP_MASK_ES2_LEN = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_SCOPE_MASK_ES2 = 32;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_SCOPE_MASK_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_PRESP_ES2 = 35;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_PRESP_ES2_LEN = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_PRESP_MASK_ES2 = 49;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_B_PRESP_MASK_ES2_LEN = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPX_AB_LPC_D_MODE_ES2 = 63;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR = 0x0301134eull;

static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_0_EN_CURR_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_1_EN_CURR_ES2 = 1;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_2_EN_CURR_ES2 = 2;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_3_EN_CURR_ES2 = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_4_EN_CURR_ES2 = 4;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_5_EN_CURR_ES2 = 5;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_6_EN_CURR_ES2 = 6;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_7_EN_CURR_ES2 = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_0_ADDR_DIS_CURR_ES2 = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_1_ADDR_DIS_CURR_ES2 = 9;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_2_ADDR_DIS_CURR_ES2 = 10;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_3_ADDR_DIS_CURR_ES2 = 11;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_4_ADDR_DIS_CURR_ES2 = 12;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_5_ADDR_DIS_CURR_ES2 = 13;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_6_ADDR_DIS_CURR_ES2 = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_7_ADDR_DIS_CURR_ES2 = 15;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_0_MODE_CURR_ES2 = 16;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_0_ID_CURR_ES2 = 17;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_0_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_1_MODE_CURR_ES2 = 20;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_1_ID_CURR_ES2 = 21;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_1_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_2_MODE_CURR_ES2 = 24;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_2_ID_CURR_ES2 = 25;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_2_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_3_MODE_CURR_ES2 = 28;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_3_ID_CURR_ES2 = 29;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_3_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_4_MODE_CURR_ES2 = 32;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_4_ID_CURR_ES2 = 33;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_4_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_5_MODE_CURR_ES2 = 36;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_5_ID_CURR_ES2 = 37;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_5_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_6_MODE_CURR_ES2 = 40;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_6_ID_CURR_ES2 = 41;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_6_ID_CURR_ES2_LEN = 3;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_7_MODE_CURR_ES2 = 44;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_7_ID_CURR_ES2 = 45;
static const uint32_t PB_COM_SCOM_ES2_STATION_HP_MODE2_CURR_7_ID_CURR_ES2_LEN = 3;
// proc/reg00066.H

static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT = 0x0301138full;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_0_VALID_NEXT_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_1_VALID_NEXT_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_2_VALID_NEXT_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_3_VALID_NEXT_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_4_VALID_NEXT_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_5_VALID_NEXT_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_6_VALID_NEXT_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_7_VALID_NEXT_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_8_VALID_NEXT_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_9_VALID_NEXT_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_10_VALID_NEXT_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_11_VALID_NEXT_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_12_VALID_NEXT_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_13_VALID_NEXT_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_14_VALID_NEXT_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_15_VALID_NEXT_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_ES3 = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_ES3 = 22;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_ES3 = 31;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_ES3 = 43;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_ES3 = 46;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_ES3 = 49;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_ES3 = 52;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_ES3 = 55;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_ES3 = 58;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_ES3 = 61;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_ES3_LEN = 3;
// proc/reg00067.H

static const uint64_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA = 0x030113dbull;

static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTYPE_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTYPE_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTYPE_MASK_ES4 = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTYPE_MASK_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TSIZE_ES4 = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TSIZE_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TSIZE_MASK_ES4 = 22;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TSIZE_MASK_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTAG_ES4 = 30;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTAG_ES4_LEN = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTAG_MASK_ES4 = 40;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_TTAG_MASK_ES4_LEN = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_CRESP_ES4 = 50;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_CRESP_ES4_LEN = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_CRESP_MASK_ES4 = 55;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_CRESP_MASK_ES4_LEN = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_CRESP_POLARITY_ES4 = 60;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_SCOPE_ES4 = 61;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPA_SCOPE_ES4_LEN = 3;
// proc/reg00067.H

static const uint64_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX = 0x030113ddull;

static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_SCOPE_MASK_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_SCOPE_MASK_ES4_LEN = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_PRESP_ES4 = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_PRESP_ES4_LEN = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_PRESP_MASK_ES4 = 17;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_A_PRESP_MASK_ES4_LEN = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_SCOPE_MASK_ES4 = 32;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_SCOPE_MASK_ES4_LEN = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_PRESP_ES4 = 35;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_PRESP_ES4_LEN = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_PRESP_MASK_ES4 = 49;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_B_PRESP_MASK_ES4_LEN = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPX_AB_LPC_D_MODE_ES4 = 63;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM10_RCMD_RATE_CFG = 0x1001180cull;

static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_RCMD_RATE = 0;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_RCMD_RATE_LEN = 8;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_RCMD_RATE = 8;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_RCMD_RATE_LEN = 8;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_RCMD_RATE_ADDER = 16;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_RCMD_RATE_ADDER_LEN = 4;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_RCMD_RATE_ADDER = 20;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_RCMD_RATE_ADDER_LEN = 4;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_DISABLE_TURBO = 24;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_CMD_GAP_REFERENCE = 25;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_CMD_GAP_MODE = 26;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_CMD_GAP_TABLE = 27;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_DISABLE_CREDIT_BANK = 28;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_CMD_GAP_CFG = 29;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_X_CMD_GAP_CFG_LEN = 3;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_DISABLE_TURBO = 32;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_CMD_GAP_REFERENCE = 33;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_CMD_GAP_MODE = 34;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_CMD_GAP_TABLE = 35;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_DISABLE_CREDIT_BANK = 36;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_CMD_GAP_CFG = 37;
static const uint32_t PB_PTLSCOM10_RCMD_RATE_CFG_Y_CMD_GAP_CFG_LEN = 3;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG = 0x11011818ull;

static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_UE = 0;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_UE_LEN = 4;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_CE = 4;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_CE_LEN = 4;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_SUE = 8;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_01_SUE_LEN = 4;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_23_UE = 12;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_23_UE_LEN = 4;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_23_CE = 16;
static const uint32_t PB_PTLSCOM23_EN_DOB_ECC_ERR_REG_23_CE_LEN = 4;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM23_MAILBOX_20_REG = 0x11011834ull;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM23_MAILBOX_21_REG = 0x11011835ull;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM23_PSAVE23_MODE_CFG = 0x11011816ull;

static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_MODE = 0;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_MODE_LEN = 2;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_WIDTH = 2;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_WIDTH_LEN = 3;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_SPARE = 5;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_MIN_RAND_UC = 8;
static const uint32_t PB_PTLSCOM23_PSAVE23_MODE_CFG_MIN_RAND_UC_LEN = 8;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM45_FM0123_ERR = 0x12011827ull;

static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_CONTROL_ERROR = 0;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_ADDR_PERR = 1;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_CC0_CREDITERR = 2;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_CC1_CREDITERR = 3;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_CC2_CREDITERR = 4;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_CC3_CREDITERR = 5;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_DAT_HI_PERR = 6;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_DAT_LO_PERR = 7;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_FRAME_CREDITERR = 8;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_RT_SEQ_ERR = 9;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_PRSP_PTYERR = 10;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_TTAG_PERR = 11;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_VC0_CREDITERR = 12;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_VC1_CREDITERR = 13;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_RTAG_PTYERR = 14;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_0_RTAG_MISC_PTY = 15;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_CONTROL_ERROR = 16;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_ADDR_PERR = 17;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_CC0_CREDITERR = 18;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_CC1_CREDITERR = 19;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_CC2_CREDITERR = 20;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_CC3_CREDITERR = 21;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_DAT_HI_PERR = 22;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_DAT_LO_PERR = 23;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_FRAME_CREDITERR = 24;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_RT_SEQ_ERR = 25;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_PRSP_PTYERR = 26;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_TTAG_PERR = 27;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_VC0_CREDITERR = 28;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_VC1_CREDITERR = 29;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_RTAG_PTYERR = 30;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_1_RTAG_MISC_PTY = 31;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_CONTROL_ERROR = 32;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_ADDR_PERR = 33;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_CC0_CREDITERR = 34;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_CC1_CREDITERR = 35;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_CC2_CREDITERR = 36;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_CC3_CREDITERR = 37;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_DAT_HI_PERR = 38;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_DAT_LO_PERR = 39;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_FRAME_CREDITERR = 40;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_RT_SEQ_ERR = 41;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_PRSP_PTYERR = 42;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_TTAG_PERR = 43;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_VC0_CREDITERR = 44;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_VC1_CREDITERR = 45;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_RTAG_PTYERR = 46;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_2_RTAG_MISC_PTY = 47;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_CONTROL_ERROR = 48;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_ADDR_PERR = 49;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_CC0_CREDITERR = 50;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_CC1_CREDITERR = 51;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_CC2_CREDITERR = 52;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_CC3_CREDITERR = 53;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_DAT_HI_PERR = 54;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_DAT_LO_PERR = 55;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_FRAME_CREDITERR = 56;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_RT_SEQ_ERR = 57;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_PRSP_PTYERR = 58;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_TTAG_PERR = 59;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_VC0_CREDITERR = 60;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_VC1_CREDITERR = 61;
static const uint32_t PB_PTLSCOM45_FM0123_ERR_3_RTAG_PTYERR = 62;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM45_MAILBOX_DATA_REG = 0x1201182full;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM45_PMU2_TLPM_COUNTER = 0x1201181dull;

static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_0 = 0;
static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_0_LEN = 16;
static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_1 = 16;
static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_1_LEN = 16;
static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_2 = 32;
static const uint32_t PB_PTLSCOM45_PMU2_TLPM_COUNTER_2_LEN = 16;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_CNPM_PMU_PRESCALER = 0x13011820ull;

static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0 = 0;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1 = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2 = 4;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3 = 6;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0 = 8;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1 = 10;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2 = 12;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3 = 14;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0 = 16;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1 = 18;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2 = 20;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3 = 22;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0 = 24;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1 = 26;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2 = 28;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3 = 30;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0 = 32;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1 = 34;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2 = 36;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3 = 38;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0 = 40;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1 = 42;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2 = 44;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3 = 46;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0 = 48;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1 = 50;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2 = 52;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3 = 54;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0 = 56;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1 = 58;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2 = 60;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3 = 62;
static const uint32_t PB_PTLSCOM67_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3_LEN = 2;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_MAILBOX_00_REG = 0x13011830ull;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_MAILBOX_01_REG = 0x13011831ull;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_PMU1_CNPM_COUNTER = 0x13011822ull;

static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_0 = 0;
static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_0_LEN = 16;
static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_1 = 16;
static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_1_LEN = 16;
static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_2 = 32;
static const uint32_t PB_PTLSCOM67_PMU1_CNPM_COUNTER_2_LEN = 16;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_PTL_FIR_MASK_REG_RW = 0x13011803ull;
static const uint64_t PB_PTLSCOM67_PTL_FIR_MASK_REG_WO_AND = 0x13011804ull;
static const uint64_t PB_PTLSCOM67_PTL_FIR_MASK_REG_WO_OR = 0x13011805ull;

static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FMR00_TRAINED_MASK = 0;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FMR01_TRAINED_MASK = 1;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FMR02_TRAINED_MASK = 2;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FMR03_TRAINED_MASK = 3;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB01_UE_MASK = 4;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB01_CE_MASK = 5;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB01_SUE_MASK = 6;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB01_ERR_MASK = 7;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB23_UE_MASK = 8;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB23_CE_MASK = 9;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB23_SUE_MASK = 10;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DOB23_ERR_MASK = 11;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FRAMER00_ATTN_MASK = 12;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_CROB01_ATTN_MASK = 13;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FRAMER01_ATTN_MASK = 14;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FRAMER02_ATTN_MASK = 15;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_CROB23_ATTN_MASK = 16;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_FRAMER03_ATTN_MASK = 17;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PARSER00_ATTN_MASK = 18;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PARSER01_ATTN_MASK = 19;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PARSER02_ATTN_MASK = 20;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PARSER03_ATTN_MASK = 21;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_LINK_DOWN_0_ATTN_MASK = 22;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_LINK_DOWN_1_ATTN_MASK = 23;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_LINK_DOWN_2_ATTN_MASK = 24;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_LINK_DOWN_3_ATTN_MASK = 25;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DIB01_ERR_MASK = 26;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_DIB23_ERR_MASK = 27;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB00_SPATTN_MASK = 28;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB01_SPATTN_MASK = 29;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB10_SPATTN_MASK = 30;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB11_SPATTN_MASK = 31;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB20_SPATTN_MASK = 32;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB21_SPATTN_MASK = 33;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB30_SPATTN_MASK = 34;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_MB31_SPATTN_MASK = 35;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PTL0_SPARE_MASK = 36;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PTL1_SPARE_MASK = 37;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PTL2_SPARE_MASK = 38;
static const uint32_t PB_PTLSCOM67_PTL_FIR_MASK_REG_PTL3_SPARE_MASK = 39;
// proc/reg00067.H

static const uint64_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG = 0x13011810ull;

static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_DIBDOB01_SP_0 = 0;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DOB_VC0_LIMIT = 1;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DOB_VC0_LIMIT_LEN = 7;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_DIBDOB01_SP_1 = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DOB_VC1_LIMIT = 9;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DOB_VC1_LIMIT_LEN = 7;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_HI_BACKOFF_LIMIT = 16;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_HI_BACKOFF_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_LO_BACKOFF_LIMIT = 24;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_LO_BACKOFF_LIMIT_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DIB_VC_LIMIT = 32;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DIB_VC_LIMIT_LEN = 5;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_LINK01_DIB_RTAG_DATA_ASY_LIMIT = 37;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_DIBDOB01_SP_2 = 38;
static const uint32_t PB_PTLSCOM67_TL_LINK_DATA_01_CFG_REG_DIBDOB01_SP_2_LEN = 2;
// proc/reg00067.H

static const uint64_t PB_BRIDGE_HCA_FIR_ACTION0 = 0x03011d46ull;

static const uint32_t PB_BRIDGE_HCA_FIR_ACTION0_FIR_ACTION0_BITS = 0;
static const uint32_t PB_BRIDGE_HCA_FIR_ACTION0_FIR_ACTION0_BITS_LEN = 28;
// proc/reg00067.H

static const uint64_t PB_BRIDGE_HCA_DROP_COUNT_REG = 0x03011d55ull;

static const uint32_t PB_BRIDGE_HCA_DROP_COUNT_REG_RCMD_DROP_COUNT = 0;
static const uint32_t PB_BRIDGE_HCA_DROP_COUNT_REG_RCMD_DROP_COUNT_LEN = 32;
static const uint32_t PB_BRIDGE_HCA_DROP_COUNT_REG_UPDATE_DROP_COUNT = 32;
static const uint32_t PB_BRIDGE_HCA_DROP_COUNT_REG_UPDATE_DROP_COUNT_LEN = 32;
// proc/reg00067.H

static const uint64_t PB_BRIDGE_NHTM_SC_HTM_ADDR_PAT = 0x03011c8aull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_ADDR_PAT_HTMSC_FILT_ADDR_PAT = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_ADDR_PAT_HTMSC_FILT_ADDR_PAT_LEN = 56;
// proc/reg00067.H

static const uint64_t PB_BRIDGE_NHTM_SC_HTM_STOP_ADDR_PAT = 0x03011c8dull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_ADDR_PAT_HTMSC_STOP_ADDR_PAT = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_ADDR_PAT_HTMSC_STOP_ADDR_PAT_LEN = 56;
// proc/reg00067.H

static const uint64_t PSI_MAC_SCOM_FIR_ACTION0_REG = 0x03012c06ull;

static const uint32_t PSI_MAC_SCOM_FIR_ACTION0_REG_FIR_ACTION0 = 0;
static const uint32_t PSI_MAC_SCOM_FIR_ACTION0_REG_FIR_ACTION0_LEN = 7;
// proc/reg00067.H

static const uint64_t PSI_MAC_SCOM_FIR_ACTION1_REG = 0x03012c07ull;

static const uint32_t PSI_MAC_SCOM_FIR_ACTION1_REG_FIR_ACTION1 = 0;
static const uint32_t PSI_MAC_SCOM_FIR_ACTION1_REG_FIR_ACTION1_LEN = 7;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_CPLT_CTRL2_RW = 0x02000002ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL2_WO_CLEAR = 0x02000022ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL2_WO_OR = 0x02000012ull;

static const uint32_t TP_TCN0_N0_CPLT_CTRL2_0_PGOOD = 4;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_1_PGOOD = 5;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_2_PGOOD = 6;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_3_PGOOD = 7;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_4_PGOOD = 8;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_5_PGOOD = 9;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_6_PGOOD = 10;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_7_PGOOD = 11;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_8_PGOOD = 12;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_9_PGOOD = 13;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_10_PGOOD = 14;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_11_PGOOD = 15;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_12_PGOOD = 16;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_13_PGOOD = 17;
static const uint32_t TP_TCN0_N0_CPLT_CTRL2_14_PGOOD = 18;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_CPLT_MASK0 = 0x02000101ull;

static const uint32_t TP_TCN0_N0_CPLT_MASK0_ITR_MASK = 0;
static const uint32_t TP_TCN0_N0_CPLT_MASK0_ITR_MASK_LEN = 32;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_CTRL_PROTECT_MODE_REG = 0x020003feull;

static const uint32_t TP_TCN0_N0_CTRL_PROTECT_MODE_REG_READ_PROTECT_ENABLE = 0;
static const uint32_t TP_TCN0_N0_CTRL_PROTECT_MODE_REG_WRITE_PROTECT_ENABLE = 1;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0 = 0x02040106ull;

static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_00 = 0;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_01 = 1;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_02 = 2;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_03 = 3;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_04 = 4;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_05 = 5;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_06 = 6;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_07 = 7;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_08 = 8;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_09 = 9;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_10 = 10;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_11 = 11;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_12 = 12;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_13 = 13;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_14 = 14;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_15 = 15;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_16 = 16;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_17 = 17;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_18 = 18;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_19 = 19;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_20 = 20;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_21 = 21;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_22 = 22;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_23 = 23;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_24 = 24;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_25 = 25;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_26 = 26;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_27 = 27;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_28 = 28;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_29 = 29;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_30 = 30;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_31 = 31;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_32 = 32;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_33 = 33;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_34 = 34;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_35 = 35;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_36 = 36;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_37 = 37;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_38 = 38;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_39 = 39;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_40 = 40;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_41 = 41;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_42 = 42;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_43 = 43;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_44 = 44;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_45 = 45;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_46 = 46;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_47 = 47;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_48 = 48;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_49 = 49;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_50 = 50;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_51 = 51;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_52 = 52;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_53 = 53;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_54 = 54;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_55 = 55;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_56 = 56;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_57 = 57;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_58 = 58;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_59 = 59;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_60 = 60;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_61 = 61;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_62 = 62;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION0_63 = 63;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_RW = 0x02040103ull;
static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_WO_AND = 0x02040104ull;
static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_WO_OR = 0x02040105ull;

static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_00 = 0;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_01 = 1;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_02 = 2;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_03 = 3;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_04 = 4;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_05 = 5;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_06 = 6;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_07 = 7;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_08 = 8;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_09 = 9;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_10 = 10;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_11 = 11;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_12 = 12;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_13 = 13;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_14 = 14;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_15 = 15;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_16 = 16;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_17 = 17;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_18 = 18;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_19 = 19;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_20 = 20;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_21 = 21;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_22 = 22;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_23 = 23;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_24 = 24;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_25 = 25;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_26 = 26;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_27 = 27;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_28 = 28;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_29 = 29;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_30 = 30;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_31 = 31;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_32 = 32;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_33 = 33;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_34 = 34;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_35 = 35;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_36 = 36;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_37 = 37;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_38 = 38;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_39 = 39;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_40 = 40;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_41 = 41;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_42 = 42;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_43 = 43;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_44 = 44;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_45 = 45;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_46 = 46;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_47 = 47;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_48 = 48;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_49 = 49;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_50 = 50;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_51 = 51;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_52 = 52;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_53 = 53;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_54 = 54;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_55 = 55;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_56 = 56;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_57 = 57;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_58 = 58;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_59 = 59;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_60 = 60;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_61 = 61;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_62 = 62;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_MASK_63 = 63;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1 = 0x02050001ull;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_4_RESULT_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_5_RESULT_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT = 32;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT1_6_RESULT_LEN = 16;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_PCB_OPCG_STOP = 0x02030030ull;

static const uint32_t TP_TCN0_N0_PCB_OPCG_STOP_PCB_OPCGSTOP = 0;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_SPATTN = 0x02040002ull;

static const uint32_t TP_TCN0_N0_SPATTN_ANY_SPATTN = 0;
static const uint32_t TP_TCN0_N0_SPATTN_RESERVED1S = 1;
static const uint32_t TP_TCN0_N0_SPATTN_RESERVED2S = 2;
static const uint32_t TP_TCN0_N0_SPATTN_RESERVED3S = 3;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_PERV = 4;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN05 = 5;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN06 = 6;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN07 = 7;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN08 = 8;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN09 = 9;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN10 = 10;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN11 = 11;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN12 = 12;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN13 = 13;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN14 = 14;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN15 = 15;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN16 = 16;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN17 = 17;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN18 = 18;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN19 = 19;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN20 = 20;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN21 = 21;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN22 = 22;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN23 = 23;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN24 = 24;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN25 = 25;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN26 = 26;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN27 = 27;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN28 = 28;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN29 = 29;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN30 = 30;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN31 = 31;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN32 = 32;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN33 = 33;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN34 = 34;
static const uint32_t TP_TCN0_N0_SPATTN_SPATTN_IN35 = 35;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_TRA0_TR0_CONFIG_9 = 0x02010409ull;

static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_TRACE_HI_DATA_REG = 0x02010440ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00067.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_CONFIG_0 = 0x02010443ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG = 0x030303ffull;

static const uint32_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG_LOCK_ENABLE = 0;
static const uint32_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG_ID = 1;
static const uint32_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG_ID_LEN = 4;
static const uint32_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG_ACTIVITY = 8;
static const uint32_t TP_TCN1_N1_CC_ATOMIC_LOCK_REG_ACTIVITY_LEN = 8;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_DBG_MODE_REG = 0x030107c0ull;

static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_GLB_BRCST_MODE = 0;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_GLB_BRCST_MODE_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRACE_SEL_MODE = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRACE_SEL_MODE_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRIG_SEL_MODE = 6;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRIG_SEL_MODE_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_STOP_ON_XSTOP_SELECTION = 8;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_STOP_ON_RECOV_ERR_SELECTION = 9;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_STOP_ON_SPATTN_SELECTION = 10;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_STOP_ON_HOSTATTN_SELECTION = 11;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_FREEZE_SEL_MODE = 12;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRACE_RUN_ON = 16;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRACE_RUN_STATUS = 17;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_TRACE_RUN_STATUS_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_IS_FROZEN_STATUS = 19;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_INST1_CONDITION_HISTORY_STATUS = 20;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_INST1_CONDITION_HISTORY_STATUS_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_INST2_CONDITION_HISTORY_STATUS = 23;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_INST2_CONDITION_HISTORY_STATUS_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_UNUSED = 26;
static const uint32_t TP_TCN1_N1_EPS_DBG_MODE_REG_UNUSED_LEN = 6;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_DBG_DEBUG_TRACE_CONTROL = 0x030107d0ull;

static const uint32_t TP_TCN1_N1_EPS_DBG_DEBUG_TRACE_CONTROL_ART = 0;
static const uint32_t TP_TCN1_N1_EPS_DBG_DEBUG_TRACE_CONTROL_OP = 1;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2 = 0x03040082ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_XSTOP_ERR = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_RECOV_ERR = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_SPATTN_ERR = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_LXSTOP_ERR = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_HOSTATTN_ERR = 4;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_SYS_XSTOP_ERR = 5;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_SYS_XSTOP_STAGED_ERR = 6;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_DBG_TRIG_ERR = 7;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP010 = 21;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP011 = 22;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP012 = 23;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP013 = 24;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP014 = 25;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP015 = 26;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG = 0x03010003ull;

static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR = 0;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR_LEN = 16;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR = 16;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_RESERVED_ADDR_LAST_TRAP_LT = 17;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR = 18;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR_LEN = 13;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY = 31;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR = 32;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION = 33;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER = 34;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_LAST_MASTERID = 35;
static const uint32_t TP_TCN1_N1_EPS_PSC_ADDR_TRAP_REG_LAST_MASTERID_LEN = 4;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT = 0x03050003ull;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_VALUE_LEN = 44;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT_TIMESTAMP_COUNTER_OVERFLOW_ERR = 44;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT = 48;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_TRC_RESULT_DTS_1_RESULT_LEN = 16;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG = 0x03050013ull;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SERIAL_SHIFTCNT_MODEREG_PARITY_ERR_HOLD = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_THERM_MODEREG_PARITY_ERR_HOLD = 1;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_MODEREG_PARITY_ERR_HOLD = 2;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_FORCEREG_PARITY_ERR_HOLD = 3;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SCAN_INIT_VERSION_REG_PARITY_ERR_HOLD = 4;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_VOLT_MODEREG_PARITY_ERR_HOLD = 5;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SKITTER_CLKSRCREG_PARITY_ERR_HOLD = 6;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_ERR_HOLD = 7;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_ERR_HOLD = 8;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_THRES_THERM_STATE_ERR_HOLD = 9;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_THRES_THERM_OVERFLOW_ERR_HOLD = 10;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFTER_PARITY_ERR_HOLD = 11;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFTER_VALID_ERR_HOLD = 12;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_TIMEOUT_ERR_HOLD = 13;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_F_SKITTER_ERR_HOLD = 14;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_PCB_ERR_HOLD_OUT = 15;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_LT = 40;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_COUNT_STATE_LT_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_LT = 44;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_RUN_STATE_LT_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFT_DTS_LT = 47;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SHIFT_VOLT_LT = 48;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_READ_STATE_LT = 49;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_READ_STATE_LT_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_STATE_LT = 51;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_STATE_LT_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_SAMPLE_DTS_LT = 55;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_MEASURE_VOLT_LT = 56;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_READ_CPM_LT = 57;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_WRITE_CPM_LT = 58;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_ERR_STATUS_REG_UNUSED = 59;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_SKITTER_DATA2 = 0x0305001bull;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_RECOV_UNMASKED = 0x03040011ull;

static const uint32_t TP_TCN1_N1_RECOV_UNMASKED_RECOV_UNMASKED_IN = 1;
static const uint32_t TP_TCN1_N1_RECOV_UNMASKED_RECOV_UNMASKED_IN_LEN = 53;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_SCAN_CAPTUREDR_LONG = 0x0303d000ull;

static const uint32_t TP_TCN1_N1_SCAN_CAPTUREDR_LONG_SCAN_CAPTUREDR_LONG_REG = 0;
static const uint32_t TP_TCN1_N1_SCAN_CAPTUREDR_LONG_SCAN_CAPTUREDR_LONG_REG_LEN = 32;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_SCAN_UPDATEDR_LONG = 0x0303b000ull;

static const uint32_t TP_TCN1_N1_SCAN_UPDATEDR_LONG_SCAN_UPDATEDR_LONG_REG = 0;
static const uint32_t TP_TCN1_N1_SCAN_UPDATEDR_LONG_SCAN_UPDATEDR_LONG_REG_LEN = 32;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA0_TR0_CONFIG_1 = 0x03010404ull;

static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA1_TR0_TRACE_HI_DATA_REG = 0x03010480ull;

static const uint32_t TP_TCN1_N1_TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA1_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA2_TR0_CONFIG_9 = 0x03010509ull;

static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TP_TCN1_N1_TRA2_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG = 0x03010541ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN1_N1_TRA2_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_CONFIG_0 = 0x03010543ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// proc/reg00067.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG_1 = 0x030106c4ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// proc/reg00068.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG_0 = 0x03010783ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// proc/reg00068.H

static const uint64_t TP_TCN1_N1_XSTOP = 0x03040000ull;

static const uint32_t TP_TCN1_N1_XSTOP_ANY_XSTOP = 0;
static const uint32_t TP_TCN1_N1_XSTOP_SYSTEM_XSTOP = 1;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_ANY_SPATTN = 2;
static const uint32_t TP_TCN1_N1_XSTOP_DBG_FIR_XSTOP_ON_TRIG = 3;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_PERV = 4;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN05 = 5;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN06 = 6;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN07 = 7;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN08 = 8;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN09 = 9;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN10 = 10;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN11 = 11;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN12 = 12;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN13 = 13;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN14 = 14;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN15 = 15;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN16 = 16;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN17 = 17;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN18 = 18;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN19 = 19;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN20 = 20;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN21 = 21;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN22 = 22;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN23 = 23;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN24 = 24;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN25 = 25;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN26 = 26;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN27 = 27;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN28 = 28;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN29 = 29;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN30 = 30;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN31 = 31;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN32 = 32;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN33 = 33;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN34 = 34;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN35 = 35;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN36 = 36;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN37 = 37;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN38 = 38;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN39 = 39;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN40 = 40;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN41 = 41;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN42 = 42;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN43 = 43;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN44 = 44;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN45 = 45;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN46 = 46;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN47 = 47;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN48 = 48;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN49 = 49;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN50 = 50;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN51 = 51;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN52 = 52;
static const uint32_t TP_TCN1_N1_XSTOP_XSTOP_IN53 = 53;
// proc/reg00068.H

static const uint64_t TP_TPBR_AD_ALTD_CMD_REG = 0x00090001ull;

static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_START_OP = 2;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_CLEAR_STATUS = 3;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_RESET_FSM = 4;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_RNW = 5;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_AXTYPE = 6;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_DATA_ONLY = 7;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_LOCK_PICK = 10;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_LOCKED = 11;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_LOCK_ID = 12;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_LOCK_ID_LEN = 4;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_SCOPE = 16;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_SCOPE_LEN = 3;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_AUTO_INC = 19;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_DROP_PRIORITY = 20;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_DROP_PRIORITY_MAX = 21;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_OVERWRITE_PBINIT = 22;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_PIB_DIRECT = 23;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_WITH_TM_QUIESCE = 24;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_TTYPE = 25;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_TTYPE_LEN = 7;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_ALTD_SM_TTYPE = 25;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_ALTD_SM_TTYPE_LEN = 7;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_TSIZE = 32;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_FBC_ALTD_TSIZE_LEN = 8;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_ALTD_SM_TSIZE = 32;
static const uint32_t TP_TPBR_AD_ALTD_CMD_REG_ALTD_SM_TSIZE_LEN = 8;
// proc/reg00068.H

static const uint64_t TP_TPBR_AD_SND_STAT_REG = 0x00090020ull;

static const uint32_t TP_TPBR_AD_SND_STAT_REG_ERR_CMD_OVERRUN = 0;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_TRC_CMD_OVERRUN = 1;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_XSC_CMD_OVERRUN = 2;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_HTM_CMD_OVERRUN = 3;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_TOD_CMD_OVERRUN = 4;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_CMD_COUNT_ERR = 5;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_SND_PB_OP_HANG_ERR = 6;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_SND_INVALID_CRESP_ERR = 16;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_RCV_TTAG_PARITY_ERR = 32;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_RCV_PB_OP_HANG_ERR = 33;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_TOD_HANG_ERR = 34;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_RCV_TOD_STATE = 48;
static const uint32_t TP_TPBR_AD_SND_STAT_REG_RCV_TOD_STATE_LEN = 4;
// proc/reg00068.H

static const uint64_t TP_TPBR_PBA_PBAF_PBAOCCACT = 0x03011dcaull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAOCCACT_PBAOCCACT_OCC_ACTION_SET = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAOCCACT_PBAOCCACT_OCC_ACTION_SET_LEN = 40;
// proc/reg00068.H

static const uint64_t TP_TPBR_PBA_PBAF_PBAPBOCR4 = 0x03011dd4ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR4_EVENT = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR4_EVENT_LEN = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR4_ACCUM = 44;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR4_ACCUM_LEN = 20;
// proc/reg00068.H

static const uint64_t TP_TPBR_PBA_PBAO_PBAFIRMASK_RW = 0x01010cc3ull;
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIRMASK_WO_AND = 0x01010cc4ull;
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIRMASK_WO_OR = 0x01010cc5ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_OCI_APAR_ERR_MASK = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_OCI_SLAVE_INIT_MASK = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_OCI_WRPAR_ERR_MASK = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_RESERVED_3 = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_BCUE_SETUP_ERR_MASK = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_BCUE_OCI_DATERR_MASK = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_BCDE_SETUP_ERR_MASK = 6;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_BCDE_OCI_DATERR_MASK = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_INTERNALS_ERR_MASK = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_OCI_BAD_REG_ADDR_MASK = 9;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXPUSH_WRERR_MASK = 10;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXIPUSH_WRERR_MASK = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXFLOW_ERR_MASK = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXIFLOW_ERR_MASK = 13;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXSND_RSVERR_MASK = 14;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_AXISND_RSVERR_MASK = 15;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_RESERVED_MASK = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRMASK_RESERVED_MASK_LEN = 4;
// proc/reg00068.H

static const uint64_t TP_TPBR_PSIHB_PSI_TCE_ADDR_REG = 0x03011f44ull;

static const uint32_t TP_TPBR_PSIHB_PSI_TCE_ADDR_REG_ADDR = 14;
static const uint32_t TP_TPBR_PSIHB_PSI_TCE_ADDR_REG_ADDR_LEN = 34;
static const uint32_t TP_TPBR_PSIHB_PSI_TCE_ADDR_REG_ENTRIES = 61;
static const uint32_t TP_TPBR_PSIHB_PSI_TCE_ADDR_REG_ENTRIES_LEN = 3;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_EDRAM_STATUS = 0x030f0029ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_EDRAM_STATUS_EDRAM_STAT = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_EDRAM_STATUS_EDRAM_STAT_LEN = 4;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_NET_PCBSLPERV_EDRAM_STATUS = 0x010f0029ull;

static const uint32_t TP_TPCHIP_NET_PCBSLPERV_EDRAM_STATUS_EDRAM_STAT = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_EDRAM_STATUS_EDRAM_STAT_LEN = 4;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGINF = 0x0006001full;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGINF_SRR0_LEN = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGINF_LR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGINF_LR_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR3 = 0x00060043ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR2 = 0x00060081ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR2_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR2_2_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR2_3 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR2_3_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR1 = 0x00062006ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR1_BAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR1_BAR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR1_SIZE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR1_SIZE_LEN = 15;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXICTR = 0x00062032ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXICTR_OCB_OCI_GPEXICTR_CTR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXICTR_OCB_OCI_GPEXICTR_CTR_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR8 = 0x00062048ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMGA = 0x00062012ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIAR = 0x00064025ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIAR_OCB_OCI_GPEXIIAR_IAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIIAR_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISGBL = 0x0006402bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISGBL_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 3;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISGBU = 0x0006402aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISGBU_SGB_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISGBU_SGB_INFO_UPPER_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEIVPR = 0x00066001ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR_LEN = 23;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR = 0x00066004ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_MEM_LOW_PRIORITY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_MEM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_MEM_HIGH_PRIORITY = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_MEM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_LOCAL_LOW_PRIORITY = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_LOCAL_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_LOCAL_HIGH_PRIORITY = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_LOCAL_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_SRAM_LOW_PRIORITY = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_SRAM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_SRAM_HIGH_PRIORITY = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_SRAM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEMACR_WRITE_PROTECT_ENABLE = 12;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC = 0x0006601aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_TAG_ADDR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_ERR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_POPULATE_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDCAC_VALID_LEN = 4;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIEDR = 0x00066023ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIEDR_OCB_OCI_GPEXIRAMEDR_EDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIEDR_OCB_OCI_GPEXIRAMEDR_EDR_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR7 = 0x00066047ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR6 = 0x00066083ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR6_6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR6_6_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR6_7 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR6_7_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR2 = 0x0006c802ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR2_OCB_OCI_ADC_CR2_HWCTRL_INTER_FRAME_DELAY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR2_OCB_OCI_ADC_CR2_HWCTRL_INTER_FRAME_DELAY_LEN = 17;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6 = 0x0006c826ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_4_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_5 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_5_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_6 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_6_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_7 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA6_7_LEN = 16;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_DORP3 = 0x0006c187ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP3_QUOTIENT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP3_QUOTIENT_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP3_REMAINDER = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP3_REMAINDER_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0B = 0x0006c717ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0B_CMD0B_RESERVED_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0B_CLEAR_STICKY_BITS_0B = 1;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2 = 0x0006c741ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_OUT_COUNT2_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_OUT_COUNT2_2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_IN_DELAY2_2 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_IN_DELAY2_2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_IN_COUNT2_2 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS2_IN_COUNT2_2_LEN = 6;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2B = 0x0006c759ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2B_OCB_OCI_O2SRD2B_O2S_RDATA_2B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2B_OCB_OCI_O2SRD2B_O2S_RDATA_2B_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0B = 0x0006c718ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0B_OCB_OCI_O2SWD0B_O2S_WDATA_0B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0B_OCB_OCI_O2SWD0B_O2S_WDATA_0B_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR1 = 0x0006c213ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR1_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR1_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR1_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR1_START_LEN = 26;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0 = 0x0006c204ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS0_PUSH_ENABLE = 31;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI3 = 0x0006c235ull;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI1 = 0x0006c212ull;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG6_RW = 0x0006c0beull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG6_WO_CLEAR = 0x0006c0bfull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG6_WO_OR = 0x0006c0c0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG6_OCB_OCI_OCCFLG6_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG6_OCB_OCI_OCCFLG6_OCC_FLAGS_LEN = 32;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1 = 0x0006c401ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5RR = 0x0006c505ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5RR_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5RR_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5RR = 0x0006c50dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5RR_OCB_OCI_OPIT1Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q5RR_OCB_OCI_OPIT1Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q5RR = 0x0006c515ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q5RR_OCB_OCI_OPIT2Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q5RR_OCB_OCI_OPIT2Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5 = 0x0006c41dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5_OCB_OCI_OPIT3Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5_OCB_OCI_OPIT3Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5RR = 0x0006c51dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5RR_OCB_OCI_OPIT3Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q5RR_OCB_OCI_OPIT3Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q3 = 0x0006c423ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q3_OCB_OCI_OPIT4Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q3_OCB_OCI_OPIT4Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5RR = 0x0006c525ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5RR_OCB_OCI_OPIT4Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5RR_OCB_OCI_OPIT4Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q5RR = 0x0006c52dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q5RR_OCB_OCI_OPIT5Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q5RR_OCB_OCI_OPIT5Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q5RR = 0x0006c535ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q5RR_OCB_OCI_OPIT6Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q5RR_OCB_OCI_OPIT6Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5RR = 0x0006c53dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5RR_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5RR_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00068.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7 = 0x0006c43full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7_OCB_OCI_OPIT7Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q7_OCB_OCI_OPIT7Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C14 = 0x0006c44eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C14_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C14_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C14_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C14_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C23 = 0x0006c457ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C23_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C23_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C23_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C23_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C2RR = 0x0006c542ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C2RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C2RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C2RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C2RR_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C12 = 0x0006c46cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C12_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C12_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C12_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C12_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25 = 0x0006c479ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C28RR = 0x0006c57cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C28RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C28RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C28RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C28RR_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2RR = 0x0006c562ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2RR_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C3 = 0x0006c463ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C3_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C3_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C3_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C3_PAYLOAD_LEN = 17;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV = 0x0006c488ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITCSV_7_LEN = 4;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_RO = 0x0006c690ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_WO_CLEAR = 0x0006c691ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITEPRD_7 = 7;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR3 = 0x0006d070ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR3_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR3_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR3_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR3_B_ADDRESS_LEN = 26;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR = 0x0006d210ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_OCB_ERROR_ADDRESS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_OCB_ERROR_ADDRESS_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_RESERVED_32_34 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_RESERVED_32_34_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_DIRECT_BRIDGE_SOURCE = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_INDIRECT_BRIDGE_0_SOURCE = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_INDIRECT_BRIDGE_1_SOURCE = 37;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_INDIRECT_BRIDGE_2_SOURCE = 38;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBEAR_INDIRECT_BRIDGE_3_SOURCE = 39;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG105 = 0x00018069ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG105_REGISTER105 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG105_REGISTER105_LEN = 64;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG32 = 0x00018020ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG32_REGISTER32 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG32_REGISTER32_LEN = 64;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG53 = 0x00018035ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG53_REGISTER53 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG53_REGISTER53_LEN = 64;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG64 = 0x00018040ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG64_REGISTER64 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG64_REGISTER64_LEN = 64;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG91 = 0x0001805bull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG91_REGISTER91 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG91_REGISTER91_LEN = 64;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG = 0x010303ffull;

static const uint32_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG_LOCK_ENABLE = 0;
static const uint32_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG_ID = 1;
static const uint32_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG_ID_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG_ACTIVITY = 8;
static const uint32_t TP_TPCHIP_TPC_CC_ATOMIC_LOCK_REG_ACTIVITY_LEN = 8;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG = 0x010003ffull;

static const uint32_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG_LOCK_ENABLE = 0;
static const uint32_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG_ID = 1;
static const uint32_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG_ID_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG_ACTIVITY = 8;
static const uint32_t TP_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG_ACTIVITY_LEN = 8;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ = 0x01060151ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMAX = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMAX_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMAX = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMAX_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMULT = 17;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMULT_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMULT = 28;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMULT_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMIN = 33;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_FMIN_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMIN = 44;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_FREQ_HIRES_FMIN_LEN = 4;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4 = 0x01040084ull;

static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_XSTOP_ERR = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_RECOV_ERR = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_SPATTN_ERR = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_LXSTOP_ERR = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_HOSTATTN_ERR = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_SYS_XSTOP_ERR = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_SYS_XSTOP_STAGED_ERR = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_DBG_TRIG_ERR = 7;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP10 = 21;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP11 = 22;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP12 = 23;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP13 = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP14 = 25;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP15 = 26;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_ERROR_STATUS = 0x0103000full;

static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_WRITE_NOT_ALLOWED_ERR = 0;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_READ_NOT_ALLOWED_ERR = 1;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_PARITY_ON_CMD_ERR = 2;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_ADDRESS_NOT_VALID_ERR = 3;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_PARITY_ON_ADDR_ERR = 4;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_PARITY_ON_DATA_ERR = 5;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_PROTECTED_ACCESS_INVALID_ERR = 6;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_PARITY_ON_SPCIF_ERR = 7;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PCB_WRITE_AND_OPCG_IP_ERR = 8;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_SCAN_READ_AND_OPCG_IP_ERR = 9;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_CLOCK_CMD_CONFLICT_ERR = 10;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_SCAN_COLLISION_ERR = 11;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PREVENTED_SCAN_COLLISION_ERR = 12;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_OPCG_TRIGGER_ERR = 13;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PHASE_CNT_CORRUPTION_ERR = 14;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_CLOCK_CMD_PREVENTED_ERR = 15;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_OPCG_SM_ERR = 16;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_CLOCK_MUX_REG_ERR = 17;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_OPCG_REG_ERR = 18;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_SYNC_CONFIG_REG_ERR = 19;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_XSTOP_REG_ERR = 20;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_GPIO_REG_ERR = 21;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_CLKCMD_REQUEST_ERR = 22;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_CBS_PROTOCOL_ERR = 23;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_VITL_ALIGN_ERR = 24;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_UNIT_SYNC_LVL_ERR = 25;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_PARITY_ON_SELFBOOT_CMD_STATE_ERR = 26;
static const uint32_t TP_TPCHIP_TPC_ERROR_STATUS_OPCG_STOPPED_BY_PCB_ERR = 27;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_HOSTATTN_MASK_RW = 0x01040044ull;
static const uint64_t TP_TPCHIP_TPC_HOSTATTN_MASK_WO_CLEAR = 0x01040064ull;
static const uint64_t TP_TPCHIP_TPC_HOSTATTN_MASK_WO_OR = 0x01040054ull;

static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_01 = 1;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_02 = 2;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_03 = 3;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_04 = 4;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_05 = 5;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_06 = 6;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_07 = 7;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_08 = 8;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_09 = 9;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_10 = 10;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_11 = 11;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_12 = 12;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_13 = 13;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_14 = 14;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_15 = 15;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_16 = 16;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_17 = 17;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_18 = 18;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_19 = 19;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_20 = 20;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_21 = 21;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_22 = 22;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_23 = 23;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_24 = 24;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_25 = 25;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_26 = 26;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_27 = 27;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_28 = 28;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_29 = 29;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_30 = 30;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_31 = 31;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_32 = 32;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_33 = 33;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_34 = 34;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_35 = 35;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_36 = 36;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_37 = 37;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_38 = 38;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_39 = 39;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_40 = 40;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_41 = 41;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_42 = 42;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_43 = 43;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_44 = 44;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_45 = 45;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_46 = 46;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_47 = 47;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_48 = 48;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_49 = 49;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_50 = 50;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_51 = 51;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_52 = 52;
static const uint32_t TP_TPCHIP_TPC_HOSTATTN_MASK_53 = 53;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_ITR_FMU_VMEAS_MAX_RESULT = 0x01020008ull;
// proc/reg00069.H

static const uint64_t TP_TPCHIP_TPC_SCAN_UPDATEDR_LONG = 0x0103b000ull;

static const uint32_t TP_TPCHIP_TPC_SCAN_UPDATEDR_LONG_SCAN_UPDATEDR_LONG_REG = 0;
static const uint32_t TP_TPCHIP_TPC_SCAN_UPDATEDR_LONG_SCAN_UPDATEDR_LONG_REG_LEN = 32;
// proc/reg00069.H

static const uint64_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A = 0x00001801ull;

static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_WITH_START_000 = 0;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_WITH_ADDRESS_000 = 1;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_READ_CONTINUE_000 = 2;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_WITH_STOP_000 = 3;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_NOT_USED_000 = 4;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_NOT_USED_000_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_DEVICE_ADDRESS_000 = 8;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_DEVICE_ADDRESS_000_LEN = 7;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_READ_NOT_WRITE_000 = 15;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_LENGTH_IN_BYTES_000 = 16;
static const uint32_t TP_TPVSB_FSI_W_I2C_COMMAND_REGISTER_A_LENGTH_IN_BYTES_000_LEN = 16;
// proc/reg00069.H

static const uint64_t TP_TPVSB_FSI_W_I2C_IMM_RESET_ERR_A = 0x00001808ull;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_FSI = 0x00002845ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_FSI_BYTE = 0x00002914ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_RW = 0x00050045ull;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_FSI = 0x000028cdull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_FSI_BYTE = 0x00002b34ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_RW = 0x000500cdull;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_FSI = 0x000028c9ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_FSI_BYTE = 0x00002b24ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_RW = 0x000500c9ull;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_FSI = 0x00002903ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_FSI_BYTE = 0x00002c0cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_RW = 0x00050103ull;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_FSI = 0x00002836ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_FSI0 = 0x00002837ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_FSI_BYTE = 0x000028d8ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_RO = 0x00050036ull;

static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_PENDING_MAILBOX_1 = 24;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_PENDING_MAILBOX_2 = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_XDN_MAILBOX_1 = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_XDN_MAILBOX_2 = 27;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_1 = 28;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_2 = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_ABORT_MAILBOX_1 = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_ABORT_MAILBOX_2 = 31;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_FSI = 0x00002936ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_FSI_BYTE = 0x00002cd8ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_WO_CLEAR = 0x00050136ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_TP_PLLREFCLK_RCVR_TERM_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_TP_PLLREFCLK_RCVR_TERM_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_TP_PCIREFCLK_RCVR_TERM_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_TP_PCIREFCLK_RCVR_TERM_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_ROOT_CTRL6_4 = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_ROOT_CTRL6_5 = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_ROOT_CTRL6_6_31 = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CLEAR_ROOT_CTRL6_6_31_LEN = 26;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_FSI = 0x00002838ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_FSI_BYTE = 0x000028e0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_RW = 0x00050038ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_SR_SCRATCH_REGISTER_1 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_SR_SCRATCH_REGISTER_1_LEN = 32;
// proc/reg00069.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_FSI = 0x0000281dull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_FSI_BYTE = 0x00002874ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RO = 0x0005001dull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SNS1_0_31 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SNS1_0_31_LEN = 32;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_RCV_BUFFER1_REGISTER_FSI = 0x00000c20ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_RCV_BUFFER1_REGISTER_FSI_BYTE = 0x00000c80ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_RCV_BUFFER1_REGISTER_DMA_PIB_RCV_BUF1_REG_DATA1 = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_PIB_RCV_BUFFER1_REGISTER_DMA_PIB_RCV_BUF1_REG_DATA1_LEN = 32;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_FRONT_END_LENGTH_REGISTER_FSI = 0x00000c02ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_FRONT_END_LENGTH_REGISTER_FSI_BYTE = 0x00000c08ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_FRONT_END_LENGTH_REGISTER_CONTROL_BITS = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_FRONT_END_LENGTH_REGISTER_CONTROL_BITS_LEN = 8;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP1_FSI0 = 0x000030d4ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP1_WO = 0x00000c35ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP1_GENERAL_RESET_1 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP1_ERROR_RESET_1 = 1;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP2_FSI0 = 0x00003038ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP2_SCOMFSI0 = 0x00000c0eull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP3_FSI0 = 0x0000345cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP3_SCOMFSI0 = 0x00000d17ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MDLYR_FSI0 = 0x00003404ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MDLYR_SCOMFSI0 = 0x00000d01ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP1_FSI0 = 0x00003414ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP1_SCOMFSI0 = 0x00000d05ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_FSI0 = 0x00003418ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_RO = 0x00000d06ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_1 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_2 = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_3 = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_4 = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_5 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_6 = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP0_7 = 7;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI0 = 0x000034d8ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_RO = 0x00000d36ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FSI_A_MST_1_PORT2_ERROR_CODE_2_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FOURTH_ERROR = 13;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_FOURTH_ERROR_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_CRC_ERROR_COUNT = 16;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_CRC_ERROR_COUNT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP2_HOT_PLUG_FLAG = 20;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SIC = 0x00000820ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SISS = 0x00000810ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SRSIS0 = 0x00000878ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP5_FSI1 = 0x00003064ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP5_SCOMFSI1 = 0x00000c19ull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCSIEP0_FSI1 = 0x00003070ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MCSIEP0_SCOMFSI1 = 0x00000c1cull;
// proc/reg00069.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_FSI1 = 0x00003024ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_RO = 0x00000c09ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_1 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_2 = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_3 = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_4 = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_5 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_6 = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP1_7 = 7;
// proc/reg00070.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI1 = 0x000030e0ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_RO = 0x00000c38ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FSI_B_MST_0_PORT4_ERROR_CODE_2_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FOURTH_ERROR = 13;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_FOURTH_ERROR_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_CRC_ERROR_COUNT = 16;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_CRC_ERROR_COUNT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP4_HOT_PLUG_FLAG = 20;
// proc/reg00070.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SIC = 0x00000820ull;
// proc/reg00070.H

static const uint64_t VAS_VA_EG_SCF_PGMIG3 = 0x02011443ull;
// proc/reg00070.H

static const uint64_t VAS_VA_EG_SCF_WCERRRPT = 0x02011449ull;

static const uint32_t VAS_VA_EG_SCF_WCERRRPT_RESET = 0;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT4 = 4;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT5 = 5;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT6 = 6;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT7 = 7;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT8 = 8;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT9 = 9;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT10 = 10;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT11 = 11;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT12 = 12;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT13 = 13;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT14 = 14;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT15 = 15;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT16 = 16;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT17 = 17;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT18 = 18;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT19 = 19;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT20 = 20;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT21 = 21;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT22 = 22;
static const uint32_t VAS_VA_EG_SCF_WCERRRPT_BIT23 = 23;
// proc/reg00070.H

static const uint64_t VAS_VA_RG_SCF_WRMON0CMP = 0x02011420ull;
// proc/reg00070.H

static const uint64_t VAS_VA_RG_SCF_WRMON1WID = 0x02011419ull;
// proc/reg00070.H

static const uint64_t VAS_VA_RG_SCF_WRMON4BAR = 0x02011414ull;
// proc/reg00070.H

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00066.H"
#include "proc/reg00067.H"
#include "proc/reg00068.H"
#include "proc/reg00069.H"
#include "proc/reg00070.H"
#endif
#endif
