#include "../reg.h"

struct reg_field hda_reg_field_0 = {
	.name = "Rirb_Wptr_Sel",
	.bits_num = 1,
	.shift = 0,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_1 = {
	.name = "Corb_Rptr_Sel",
	.bits_num = 1,
	.shift = 1,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_2 = {
	.name = "Cie_Gie_Rst_Ctl",
	.bits_num = 1,
	.shift = 2,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_3 = {
	.name = "Hw_Corb_Rst_Sel",
	.bits_num = 1,
	.shift = 3,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_4 = {
	.name = "Strm1_Free_Run",
	.bits_num = 1,
	.shift = 4,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_5 = {
	.name = "Strm2_Free_Run",
	.bits_num = 1,
	.shift = 5,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_6 = {
	.name = "Strm_Num_Support",
	.bits_num = 1,
	.shift = 6,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_7 = {
	.name = "Addr_64ok",
	.bits_num = 1,
	.shift = 7,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_8 = {
	.name = "Corb_Vir",
	.bits_num = 1,
	.shift = 8,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_9 = {
	.name = "Strm1_Bdl_Vir",
	.bits_num = 1,
	.shift = 9,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_10 = {
	.name = "Strm1_Vir",
	.bits_num = 1,
	.shift = 10,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_11 = {
	.name = "Strm2_Bdl_Vir",
	.bits_num = 1,
	.shift = 11,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_12 = {
	.name = "Strm2_Vir",
	.bits_num = 1,
	.shift = 12,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_13 = {
	.name = "Dmap_Des1_Vir",
	.bits_num = 1,
	.shift = 13,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_14 = {
	.name = "Dmap_Des2_Vir",
	.bits_num = 1,
	.shift = 14,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_15 = {
	.name = "Rirb_Vir",
	.bits_num = 1,
	.shift = 15,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_16 = {
	.name = "Corb_Fb",
	.bits_num = 1,
	.shift = 16,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_17 = {
	.name = "Strm1_Bdl_Fb",
	.bits_num = 1,
	.shift = 17,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_18 = {
	.name = "Strm1_Fb",
	.bits_num = 1,
	.shift = 18,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_19 = {
	.name = "Strm2_Bdl_Fb",
	.bits_num = 1,
	.shift = 19,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_20 = {
	.name = "Strm2_Fb",
	.bits_num = 1,
	.shift = 20,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_21 = {
	.name = "Dmap_Des1_Fb",
	.bits_num = 1,
	.shift = 21,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_22 = {
	.name = "Dmap_Des2_Fb",
	.bits_num = 1,
	.shift = 22,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_23 = {
	.name = "Rirb_Fb",
	.bits_num = 1,
	.shift = 23,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_24 = {
	.name = "Corb_Snoop",
	.bits_num = 1,
	.shift = 24,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_25 = {
	.name = "Strm1_Bdl_Snoop",
	.bits_num = 1,
	.shift = 25,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_26 = {
	.name = "Strm1_Snoop",
	.bits_num = 1,
	.shift = 26,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_27 = {
	.name = "Strm2_Bdl_Snoop",
	.bits_num = 1,
	.shift = 27,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_28 = {
	.name = "Strm2_Snoop",
	.bits_num = 1,
	.shift = 28,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_29 = {
	.name = "Dmap_Des1_Snoop",
	.bits_num = 1,
	.shift = 29,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_30 = {
	.name = "Dmap_Des2_Snoop",
	.bits_num = 1,
	.shift = 30,
	.reg_addr = 0x4030,
};
struct reg_field hda_reg_field_31 = {
	.name = "Rirb_Snoop",
	.bits_num = 1,
	.shift = 31,
	.reg_addr = 0x4030,
};
struct reg_info hda_reg_0 = {
	.reg_block_name = "hda",
	.reg_mmio_addr = 0x4030,
	.reg_sub_index = 0x0,
	.field_num = 32,
	.reg_in_bytes = 4,
};
struct reg_field hda_reg_field_32 = {
	.name = "Reserved_1",
	.bits_num = 2,
	.shift = 0,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_33 = {
	.name = "Sw_Strm1_Fifo_Depth_Select",
	.bits_num = 1,
	.shift = 2,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_34 = {
	.name = "Sw_Strm1_Fifo_Depth",
	.bits_num = 5,
	.shift = 3,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_35 = {
	.name = "Sw_Strm2_Fifo_Depth_Select",
	.bits_num = 1,
	.shift = 8,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_36 = {
	.name = "Sw_Strm2_Fifo_Depth",
	.bits_num = 5,
	.shift = 9,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_37 = {
	.name = "Strm1_Link_Position_Select",
	.bits_num = 1,
	.shift = 14,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_38 = {
	.name = "Strm2_Link_Position_Select",
	.bits_num = 1,
	.shift = 15,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_39 = {
	.name = "Hda_Offset_84prs",
	.bits_num = 1,
	.shift = 16,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_40 = {
	.name = "Imm_Cmd_Response_V_Sel",
	.bits_num = 1,
	.shift = 17,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_41 = {
	.name = "Int_Clr_En",
	.bits_num = 1,
	.shift = 18,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_42 = {
	.name = "Hda_Wall_Clock_Select",
	.bits_num = 2,
	.shift = 19,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_43 = {
	.name = "Wal_Clk_Cnt_Sel",
	.bits_num = 1,
	.shift = 21,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_44 = {
	.name = "Wal_Clk_Cnt_Clock_Sel1",
	.bits_num = 1,
	.shift = 22,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_45 = {
	.name = "Wal_Clk_Cnt_Clock_Sel2",
	.bits_num = 1,
	.shift = 23,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_46 = {
	.name = "Corb_Sec",
	.bits_num = 1,
	.shift = 24,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_47 = {
	.name = "Strm1_Sec",
	.bits_num = 1,
	.shift = 25,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_48 = {
	.name = "Strm1_Sec",
	.bits_num = 1,
	.shift = 26,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_49 = {
	.name = "Strm2_Bdl_Sec",
	.bits_num = 1,
	.shift = 27,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_50 = {
	.name = "Strm2_Sec",
	.bits_num = 1,
	.shift = 28,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_51 = {
	.name = "Dmap_Des1_Sec",
	.bits_num = 1,
	.shift = 29,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_52 = {
	.name = "Dmap_Des2_Sec",
	.bits_num = 1,
	.shift = 30,
	.reg_addr = 0x4034,
};
struct reg_field hda_reg_field_53 = {
	.name = "Rirb_Sec",
	.bits_num = 1,
	.shift = 31,
	.reg_addr = 0x4034,
};
struct reg_info hda_reg_1 = {
	.reg_block_name = "hda",
	.reg_mmio_addr = 0x4034,
	.reg_sub_index = 0x1,
	.field_num = 22,
	.reg_in_bytes = 4,
};
struct reg_field hda_reg_field_54 = {
	.name = "Reserved_3",
	.bits_num = 2,
	.shift = 0,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_55 = {
	.name = "Sel_Clk_Mode",
	.bits_num = 1,
	.shift = 2,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_56 = {
	.name = "Sel_Codec_Mode",
	.bits_num = 1,
	.shift = 3,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_57 = {
	.name = "Hdaudio_Stream1_Threshold",
	.bits_num = 6,
	.shift = 4,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_58 = {
	.name = "Hdaudio_Stream2_Threshold",
	.bits_num = 6,
	.shift = 10,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_59 = {
	.name = "Reserved_2",
	.bits_num = 13,
	.shift = 16,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_60 = {
	.name = "Rirb_Wptr_Inc_Sel",
	.bits_num = 1,
	.shift = 29,
	.reg_addr = 0x4038,
};
struct reg_field hda_reg_field_61 = {
	.name = "Reserved_1",
	.bits_num = 2,
	.shift = 30,
	.reg_addr = 0x4038,
};
struct reg_info hda_reg_2 = {
	.reg_block_name = "hda",
	.reg_mmio_addr = 0x4038,
	.reg_sub_index = 0x2,
	.field_num = 8,
	.reg_in_bytes = 4,
};
struct reg_field hda_reg_field_62 = {
	.name = "Wall_Clock_Ratio_Low",
	.bits_num = 32,
	.shift = 0,
	.reg_addr = 0x403c,
};
struct reg_info hda_reg_3 = {
	.reg_block_name = "hda",
	.reg_mmio_addr = 0x403c,
	.reg_sub_index = 0x3,
	.field_num = 1,
	.reg_in_bytes = 4,
};
struct reg_field hda_reg_field_63 = {
	.name = "Wall_Clock__Ratio__Hi",
	.bits_num = 8,
	.shift = 0,
	.reg_addr = 0x4040,
};
struct reg_field hda_reg_field_64 = {
	.name = "Wall_Clock_Ratio_Enable",
	.bits_num = 1,
	.shift = 8,
	.reg_addr = 0x4040,
};
struct reg_field hda_reg_field_65 = {
	.name = "Reserved_1",
	.bits_num = 23,
	.shift = 9,
	.reg_addr = 0x4040,
};
struct reg_info hda_reg_4 = {
	.reg_block_name = "hda",
	.reg_mmio_addr = 0x4040,
	.reg_sub_index = 0x4,
	.field_num = 3,
	.reg_in_bytes = 4,
};
struct reg_info * hda_reg_info[5] = {
&hda_reg_0,
&hda_reg_1,
&hda_reg_2,
&hda_reg_3,
&hda_reg_4,
};
struct reg_field * hda_reg_field_info[66] = {
&hda_reg_field_0,
&hda_reg_field_1,
&hda_reg_field_2,
&hda_reg_field_3,
&hda_reg_field_4,
&hda_reg_field_5,
&hda_reg_field_6,
&hda_reg_field_7,
&hda_reg_field_8,
&hda_reg_field_9,
&hda_reg_field_10,
&hda_reg_field_11,
&hda_reg_field_12,
&hda_reg_field_13,
&hda_reg_field_14,
&hda_reg_field_15,
&hda_reg_field_16,
&hda_reg_field_17,
&hda_reg_field_18,
&hda_reg_field_19,
&hda_reg_field_20,
&hda_reg_field_21,
&hda_reg_field_22,
&hda_reg_field_23,
&hda_reg_field_24,
&hda_reg_field_25,
&hda_reg_field_26,
&hda_reg_field_27,
&hda_reg_field_28,
&hda_reg_field_29,
&hda_reg_field_30,
&hda_reg_field_31,
&hda_reg_field_32,
&hda_reg_field_33,
&hda_reg_field_34,
&hda_reg_field_35,
&hda_reg_field_36,
&hda_reg_field_37,
&hda_reg_field_38,
&hda_reg_field_39,
&hda_reg_field_40,
&hda_reg_field_41,
&hda_reg_field_42,
&hda_reg_field_43,
&hda_reg_field_44,
&hda_reg_field_45,
&hda_reg_field_46,
&hda_reg_field_47,
&hda_reg_field_48,
&hda_reg_field_49,
&hda_reg_field_50,
&hda_reg_field_51,
&hda_reg_field_52,
&hda_reg_field_53,
&hda_reg_field_54,
&hda_reg_field_55,
&hda_reg_field_56,
&hda_reg_field_57,
&hda_reg_field_58,
&hda_reg_field_59,
&hda_reg_field_60,
&hda_reg_field_61,
&hda_reg_field_62,
&hda_reg_field_63,
&hda_reg_field_64,
&hda_reg_field_65,
};
unsigned int hda_reg_count = 5;
unsigned int hda_reg_start = 0x4030;
unsigned int hda_reg_end = 0x4040;
unsigned int hda_reg_in_bytes = 0x4;
unsigned int hda_reg_total_field_count = 66;
char * hda_reg_block_name = "hda";
