Coverage Report by instance with details

=================================================================================
=== Instance: /top/intf
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/intf --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/dut
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      13        13         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/assert__count_threshold
                     FIFO.sv(173)                       0          1
/top/dut/assert__read_pointer_threshold
                     FIFO.sv(166)                       0          1
/top/dut/assert__write_pointer_threshold
                     FIFO.sv(159)                       0          1
/top/dut/assert__read_pointer_wraparound
                     FIFO.sv(152)                       0          1
/top/dut/assert__write_pointer_wraparound
                     FIFO.sv(144)                       0          1
/top/dut/assert__Almost_empty_Condition
                     FIFO.sv(136)                       0          1
/top/dut/assert__Almost_Full_Condition
                     FIFO.sv(128)                       0          1
/top/dut/assert__Full_Flag_Assertion
                     FIFO.sv(120)                       0          1
/top/dut/assert__Empty_Flag_Assertion
                     FIFO.sv(112)                       0          1
/top/dut/assert__underflow_detection
                     FIFO.sv(104)                       0          1
/top/dut/assert__overflow_detection
                     FIFO.sv(96)                        0          1
/top/dut/assert__write_ack
                     FIFO.sv(88)                        0          1
/top/dut/assert__after_reset
                     FIFO.sv(80)                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        26         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    14                                      1086     Count coming in to IF
    14              1                        170     		if (!intf.rst_n) begin
    19              1                        562     		else if (intf.wr_en && count < FIFO_DEPTH) begin
    25              1                        354     		else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    22                                       562     Count coming in to IF
    22              1                         41     			wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
    22              2                        521     			wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                       354     Count coming in to IF
    27              1                         90     			if (intf.full & intf.wr_en)
    29              1                        264     			else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                      1086     Count coming in to IF
    35              1                        170     		if (!intf.rst_n) begin
    40              1                        252     		else if (intf.rd_en && count != 0) begin
    45              1                         35     		else if (intf.rd_en & intf.empty) begin  
    48              1                        629     		else
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                       252     Count coming in to IF
    42              1                         11     			rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
    42              2                        241     			rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      1005     Count coming in to IF
    53              1                        169     		if (!intf.rst_n) begin
    56              1                        836     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                       836     Count coming in to IF
    59              1                        416     			if	( ({intf.wr_en, intf.rd_en} == WR_ONLY && !intf.full) || 
    64              1                        106     			else if ( ({intf.wr_en, intf.rd_en} == RD_ONLY && !intf.empty) || 
                                             314     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                       599     Count coming in to IF
    70              1                         51     	assign intf.full        = (count == FIFO_DEPTH) ? 1 : 0 ;
    70              2                        548     	assign intf.full        = (count == FIFO_DEPTH) ? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                       599     Count coming in to IF
    71              1                         94     	assign intf.empty       = (count == 0) ? 1 : 0 ;
    71              2                        505     	assign intf.empty       = (count == 0) ? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       599     Count coming in to IF
    72              1                         67     	assign intf.almostfull  = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DEPTH - 1
    72              2                        532     	assign intf.almostfull  = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DEPTH - 1
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                       599     Count coming in to IF
    73              1                        104     	assign intf.almostempty = (count == 1) ? 1 : 0 ;
    73              2                        495     	assign intf.almostempty = (count == 1) ? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        20         2    90.90%

================================Condition Details================================

Condition Coverage for instance /top/dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       19 Item    1  (intf.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   intf.wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intf.wr_en_0          -                             
  Row   2:          1  intf.wr_en_1          (count < 8)                   
  Row   3:          1  (count < 8)_0         intf.wr_en                    
  Row   4:          1  (count < 8)_1         intf.wr_en                    

----------------Focused Condition View-------------------
Line       22 Item    1  (wr_ptr == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (wr_ptr == (8 - 1))         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (wr_ptr == (8 - 1))_0  -                             
  Row   2:          1  (wr_ptr == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       27 Item    1  (intf.full & intf.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intf.full         N  '_0' not hit             Hit '_0'
  intf.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  intf.full_0           intf.wr_en                    
  Row   2:          1  intf.full_1           intf.wr_en                    
  Row   3:          1  intf.wr_en_0          intf.full                     
  Row   4:          1  intf.wr_en_1          intf.full                     

----------------Focused Condition View-------------------
Line       40 Item    1  (intf.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
    intf.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intf.rd_en_0          -                             
  Row   2:          1  intf.rd_en_1          (count != 0)                  
  Row   3:          1  (count != 0)_0        intf.rd_en                    
  Row   4:          1  (count != 0)_1        intf.rd_en                    

----------------Focused Condition View-------------------
Line       42 Item    1  (rd_ptr == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (rd_ptr == (8 - 1))         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (rd_ptr == (8 - 1))_0  -                             
  Row   2:          1  (rd_ptr == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       45 Item    1  (intf.rd_en & intf.empty)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intf.rd_en         Y
  intf.empty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intf.rd_en_0          intf.empty                    
  Row   2:          1  intf.rd_en_1          intf.empty                    
  Row   3:    ***0***  intf.empty_0          intf.rd_en                    
  Row   4:          1  intf.empty_1          intf.rd_en                    

-----------Focused Condition View (Bimodal)--------------
Line       59 Item    1  (((~intf.rd_en && intf.wr_en) && ~intf.full) || ((intf.rd_en && intf.wr_en) && intf.empty))
Condition totals: 4 of 4 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    intf.rd_en         Y
    intf.wr_en         Y
     intf.full         Y
    intf.empty         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                    

---------  ----------  ----------  --------------------  -------------------------                                                   
 Row   1:           1           1  intf.rd_en_0          (~intf.full && intf.wr_en), ~((~intf.rd_en && intf.wr_en) && ~intf.full)    
 Row   2:           1           0  intf.rd_en_1          ~((intf.rd_en && intf.wr_en) && intf.empty), (intf.empty && intf.wr_en)     
 Row   3:           1           0  intf.wr_en_0          ~intf.rd_en, intf.rd_en                                                     
 Row   4:           0           1  intf.wr_en_1          (~intf.full && ~intf.rd_en), (intf.empty && intf.rd_en)                     
 Row   5:           0           1  intf.full_0           (~intf.rd_en && intf.wr_en)                                                 
 Row   6:           1           0  intf.full_1           (~((intf.rd_en && intf.wr_en) && intf.empty) && (~intf.rd_en && intf.wr_en))
 Row   7:           1           0  intf.empty_0          (~((~intf.rd_en && intf.wr_en) && ~intf.full) && (intf.rd_en && intf.wr_en))
 Row   8:           0           1  intf.empty_1          (~((~intf.rd_en && intf.wr_en) && ~intf.full) && (intf.rd_en && intf.wr_en))

-----------Focused Condition View (Bimodal)--------------
Line       64 Item    1  (((intf.rd_en && ~intf.wr_en) && ~intf.empty) || ((intf.rd_en && intf.wr_en) && intf.full))
Condition totals: 4 of 4 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    intf.rd_en         Y
    intf.wr_en         Y
    intf.empty         Y
     intf.full         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                 
 Row   1:           1           0  intf.rd_en_0          -                                                                                         
 Row   2:           0           1  intf.rd_en_1          (~intf.empty && ~intf.wr_en), (intf.full && intf.wr_en)                                   
 Row   3:           1           1  intf.wr_en_0          (~intf.empty && intf.rd_en), (~((intf.rd_en && ~intf.wr_en) && ~intf.empty) && intf.rd_en)
 Row   4:           1           0  intf.wr_en_1          (~((intf.rd_en && intf.wr_en) && intf.full) && intf.rd_en), (intf.full && intf.rd_en)     
 Row   5:           0           1  intf.empty_0          (intf.rd_en && ~intf.wr_en)                                                               
 Row   6:           1           0  intf.empty_1          (~((intf.rd_en && intf.wr_en) && intf.full) && (intf.rd_en && ~intf.wr_en))               
 Row   7:           1           0  intf.full_0           (~((intf.rd_en && ~intf.wr_en) && ~intf.empty) && (intf.rd_en && intf.wr_en))             
 Row   8:           0           1  intf.full_1           (~((intf.rd_en && ~intf.wr_en) && ~intf.empty) && (intf.rd_en && intf.wr_en))             

----------------Focused Condition View-------------------
Line       70 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                      13        13         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/cover__count_threshold          FIFO   Verilog  SVA  FIFO.sv(189)    1004 Covered   
/top/dut/cover__read_pointer_threshold   FIFO   Verilog  SVA  FIFO.sv(188)    1004 Covered   
/top/dut/cover__write_pointer_threshold  FIFO   Verilog  SVA  FIFO.sv(187)    1004 Covered   
/top/dut/cover__read_pointer_wraparound  FIFO   Verilog  SVA  FIFO.sv(186)      11 Covered   
/top/dut/cover__write_pointer_wraparound FIFO   Verilog  SVA  FIFO.sv(185)      37 Covered   
/top/dut/cover__Almost_empty_Condition   FIFO   Verilog  SVA  FIFO.sv(184)     146 Covered   
/top/dut/cover__Almost_Full_Condition    FIFO   Verilog  SVA  FIFO.sv(183)      89 Covered   
/top/dut/cover__Full_Flag_Assertion      FIFO   Verilog  SVA  FIFO.sv(182)     127 Covered   
/top/dut/cover__Empty_Flag_Assertion     FIFO   Verilog  SVA  FIFO.sv(181)     131 Covered   
/top/dut/cover__underflow_detection      FIFO   Verilog  SVA  FIFO.sv(180)      31 Covered   
/top/dut/cover__overflow_detection       FIFO   Verilog  SVA  FIFO.sv(179)      86 Covered   
/top/dut/cover__write_ack                FIFO   Verilog  SVA  FIFO.sv(178)     510 Covered   
/top/dut/cover__after_reset              FIFO   Verilog  SVA  FIFO.sv(177)      88 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    1                                                module FIFO #(parameter FIFO_DEPTH = 8,parameter FIFO_WIDTH = 16)(FIFO_if.DUT intf);
    2                                                	
    3                                                	localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    4                                                
    5                                                	reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    6                                                	reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    7                                                	reg [max_fifo_addr:0] count;
    8                                                	
    9                                                	localparam TWO_EN = 2'b11;
    10                                               	localparam WR_ONLY = 2'b10;
    11                                               	localparam RD_ONLY = 2'b01;
    12                                               
    13              1                       1086     	always @(posedge intf.clk or negedge intf.rst_n) begin
    14                                               		if (!intf.rst_n) begin
    15              1                        170     			wr_ptr <= 0;
    16              1                        170     			intf.wr_ack <= 0; // Fix 1: Explicit reset for wr_ack
    17              1                        170     			intf.overflow <= 0; // Fix 1: Explicit reset for overflow
    18                                               		end
    19                                               		else if (intf.wr_en && count < FIFO_DEPTH) begin
    20              1                        562     			mem[wr_ptr] <= intf.data_in;
    21              1                        562     			intf.wr_ack <= 1;
    22              1                        562     			wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
    23              1                        562     			intf.overflow <= 0;
    24                                               		end
    25                                               		else begin 
    26              1                        354     			intf.wr_ack <= 0; 
    27                                               			if (intf.full & intf.wr_en)
    28              1                         90     				intf.overflow <= 1;
    29                                               			else
    30              1                        264     				intf.overflow <= 0;
    31                                               		end
    32                                               	end
    33                                               
    34              1                       1086     	always @(posedge intf.clk or negedge intf.rst_n) begin
    35                                               		if (!intf.rst_n) begin
    36              1                        170     			rd_ptr <= 0;
    37              1                        170     			intf.data_out <= 0;
    38              1                        170     			intf.underflow <= 0;
    39                                               		end
    40                                               		else if (intf.rd_en && count != 0) begin
    41              1                        252     			intf.data_out <= mem[rd_ptr];
    42              1                        252     			rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
    43              1                        252     			intf.underflow <= 0;
    44                                               		end
    45                                               		else if (intf.rd_en & intf.empty) begin  
    46              1                         35     			intf.underflow <= 1;
    47                                               		end
    48                                               		else
    49              1                        629     			intf.underflow <= 0;
    50                                               	end
    51                                               
    52              1                       1005     	always @(posedge intf.clk or negedge intf.rst_n) begin
    53                                               		if (!intf.rst_n) begin
    54              1                        169     			count <= 0;
    55                                               		end
    56                                               		else begin
    57                                               			// Fix 2: Correctly handle simultaneous R/W on boundary conditions.
    58                                               			// Count + 1: Write-only or R/W on empty (Write takes precedence)
    59                                               			if	( ({intf.wr_en, intf.rd_en} == WR_ONLY && !intf.full) || 
    60                                                                 ({intf.wr_en, intf.rd_en} == TWO_EN && intf.empty) ) 
    61              1                        416     				count <= count + 1;
    62                                                           
    63                                                           // Count - 1: Read-only or R/W on full (Read takes precedence)
    64                                               			else if ( ({intf.wr_en, intf.rd_en} == RD_ONLY && !intf.empty) || 
    65                                                                     ({intf.wr_en, intf.rd_en} == TWO_EN && intf.full) )
    66              1                        106     				count <= count - 1;
    67                                               		end
    68                                               	end
    69                                               
    70              1                        600     	assign intf.full        = (count == FIFO_DEPTH) ? 1 : 0 ;
    71              1                        600     	assign intf.empty       = (count == 0) ? 1 : 0 ;
    72              1                        600     	assign intf.almostfull  = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DEPTH - 1
    73              1                        600     	assign intf.almostempty = (count == 1) ? 1 : 0 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top/tb_inst
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/tb_inst/#ublk#182146786#23/immed__24
                     FIFO_tb.sv(24)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        19         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/tb_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    3                                                module FIFO_tb (FIFO_if.TB intf);
    4                                                
    5               1                          1         FIFO_transaction a = new(); 
    6                                                    
    7                                                    initial begin
    8                                                        // start with reset high, set safe defaults
    9               1                          1             intf.rst_n     = 1;
    10              1                          1             intf.wr_en     = 0;
    11              1                          1             intf.rd_en     = 0;
    12              1                          1             intf.data_in   = 0;
    13                                               
    14                                                       // settle for a couple clocks
    15              1                          2             repeat (2) @(negedge intf.clk); 
    15              2                          2     
    16                                               
    17                                                       // apply a clean async reset pulse
    18              1                          1             intf.rst_n = 0;
    19              1                          1             @(negedge intf.clk);
    20              1                          1             intf.rst_n = 1;
    21              1                          1             @(negedge intf.clk);
    22                                               
    23              1                       1000             repeat(1000) begin
    24                                                           assert (a.randomize()) else $fatal("randomize failed");
    25              1                       1000                 @(negedge intf.clk);
    26                                                           // Drive interface from randomized transaction
    27              1                       1000                 intf.rst_n     = a.rst_n;
    28              1                       1000                 intf.wr_en     = a.wr_en;
    29              1                       1000                 intf.rd_en     = a.rd_en;
    30              1                       1000                 intf.data_in   = a.data_in;
    31                                                           
    32              1                       1000                 -> sample_event; 
    33                                                       end
    34                                               
    35                                                       // Assert test_finished to stop monitor 
    36              1                          1             test_finished = 1;


=================================================================================
=== Instance: /top/monitor_inst
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/monitor_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    40                                      1000     Count coming in to IF
    40              1                          1                 if (test_finished) begin
                                             999     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        23         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/monitor_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    5                                                module monitor #(parameter FIFO_DEPTH = 8,parameter FIFO_WIDTH = 16)(FIFO_if.MONITOR intf);
    6                                                    
    7               1                          1         FIFO_transaction trans = new();
    8               1                          1         FIFO_coverage    cov = new();
    9               1                          1         FIFO_scoreboard  score = new();
    10                                               
    11                                                   initial begin
    12              1                          1             forever begin
    13              1                       1000                 wait(sample_event.triggered);
    14              1                       1000                 @(negedge intf.clk)
    15                                               
    16                                                           //assign interface data variables  to the data variables of the trans
    17              1                       1000                 trans.data_in     = intf.data_in;
    18              1                       1000                 trans.clk         = intf.clk;
    19              1                       1000                 trans.rst_n       = intf.rst_n;
    20              1                       1000                 trans.wr_en       = intf.wr_en;
    21              1                       1000                 trans.rd_en       = intf.rd_en;
    22              1                       1000                 trans.data_out    = intf.data_out;
    23              1                       1000                 trans.wr_ack      = intf.wr_ack;
    24              1                       1000                 trans.overflow    = intf.overflow;
    25              1                       1000                 trans.underflow   = intf.underflow;
    26              1                       1000                 trans.full        = intf.full;
    27              1                       1000                 trans.empty       = intf.empty;
    28              1                       1000                 trans.almostfull  = intf.almostfull;
    29              1                       1000                 trans.almostempty = intf.almostempty;
    30                                               
    31                                                           fork
    32                                                           begin
    33              1                       1000                     cov.sample_data(trans);
    34                                                           end
    35                                                           begin
    36              1                       1000                     score.check_data(trans);
    37                                                           end
    38                                                           join
    39                                               
    40                                                           if (test_finished) begin
    41              1                          1                 $display("Simulation finished..... Correct_counts = %0d, Errors_counts = %d", correct_count, error_count);
    42              1                          1                 $stop;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/async_reset_assertion
                     top.sv(29)                         0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
------------------------------------IF Branch------------------------------------
    27                                       945     Count coming in to IF
    27              1                        160             if (!intf.rst_n) begin
                                             785     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                       1         1         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/async_reset_cover                   top    Verilog  SVA  top.sv(31)        82 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top();
    2                                                    parameter FIFO_WIDTH = 16;
    3                                                    parameter FIFO_DEPTH = 8;
    4                                                
    5                                                    logic clk;
    6                                                
    7                                                    // clock
    8                                                    initial begin
    9               1                          1             clk = 0;
    10              1                          1             forever #5 clk = ~clk;
    10              2                       2009     
    10              3                       2008     
    11                                                   end
    12                                               
    13                                                   // interface instance (driven by top clock)
    14                                                   FIFO_if #(FIFO_DEPTH,FIFO_WIDTH) intf (clk);
    15                                               
    16                                                   // DUT (accepts interface modport)
    17                                                   FIFO #(FIFO_DEPTH,FIFO_WIDTH) dut (intf.DUT);
    18                                               
    19                                                   // instantiate TB to drive the interface (use TB modport)
    20                                                   FIFO_tb tb_inst (intf.TB);
    21                                                   
    22                                                   // instantiate MONITOR 
    23                                                   monitor monitor_inst (intf.MONITOR);
    24                                               
    25                                                   // checking the functionality of the asynchronous reset
    26              1                        945         always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /transaction_pkg
=== Design Unit: work.transaction_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File transaction_pkg.sv
    1                                                package transaction_pkg;
    2                                                    import shared_pkg::*;
    3                                                    parameter FIFO_WIDTH = 16;
    4                                                    parameter FIFO_DEPTH = 8;
    5                                                    
    6                                                    class  FIFO_transaction  ;
    7                                                        logic clk ;
    8                                                        rand logic rst_n ;
    9                                                        rand logic wr_en ;
    10                                                       rand logic rd_en ;
    11                                                       rand logic [FIFO_WIDTH-1 : 0] data_in ;
    12                                                       logic [FIFO_WIDTH-1 : 0] data_out ;
    13                                                       logic wr_ack,overflow ;
    14                                                       logic full, empty, almostfull, almostempty, underflow ;
    15                                               
    16                                                       integer RD_EN_ON_DIST ;
    17                                                       integer WR_EN_ON_DIST ;
    18                                               
    19                                                       function new (integer RD_EN_ON = 30 ,integer WR_EN_ON = 70 );
    20              1                          3                 this.RD_EN_ON_DIST = RD_EN_ON ;
    21              1                          3                 this.WR_EN_ON_DIST = WR_EN_ON ;


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    17                                      1000     Count coming in to IF
    17              1                    ***0***                 if (txn.data_out !== data_out_ref) begin
    21              1                       1000                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                      1000     Count coming in to IF
    29              1                         87                 if (!txn.rst_n) begin
    35              1                        449                 else if (txn.wr_en && !txn.rd_en) begin
    41              1                         84                 else if (!txn.wr_en && txn.rd_en) begin
    47              1                        203                 else if (txn.wr_en && txn.rd_en) begin
                                             177     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                       449     Count coming in to IF
    36              1                        390                     if (!(size==8)) begin
                                              59     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                        84     Count coming in to IF
    42              1                         75                     if (!(size==0)) begin
                                               9     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                       203     Count coming in to IF
    48              1                         26                     if (size==0) begin               //write only
    51              1                         31                     else if (size==8) begin //read only
    54              1                        146                     else begin
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         7         2    77.77%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       17 Item    1  (txn.data_out !== this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (txn.data_out !== this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (txn.data_out !== this.data_out_ref)_0  -                             
  Row   2:    ***0***  (txn.data_out !== this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       35 Item    1  (txn.wr_en && ~txn.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   txn.wr_en         Y
   txn.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  txn.wr_en_0           -                             
  Row   2:          1  txn.wr_en_1           ~txn.rd_en                    
  Row   3:          1  txn.rd_en_0           txn.wr_en                     
  Row   4:          1  txn.rd_en_1           txn.wr_en                     

----------------Focused Condition View-------------------
Line       41 Item    1  (~txn.wr_en && txn.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   txn.wr_en         Y
   txn.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  txn.wr_en_0           txn.rd_en                     
  Row   2:          1  txn.wr_en_1           -                             
  Row   3:          1  txn.rd_en_0           ~txn.wr_en                    
  Row   4:          1  txn.rd_en_1           ~txn.wr_en                    

----------------Focused Condition View-------------------
Line       47 Item    1  (txn.wr_en && txn.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   txn.wr_en         Y
   txn.rd_en         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  txn.wr_en_0           -                             
  Row   2:          1  txn.wr_en_1           txn.rd_en                     
  Row   3:    ***0***  txn.rd_en_0           txn.wr_en                     
  Row   4:          1  txn.rd_en_1           txn.wr_en                     

----------------Focused Condition View-------------------
Line       48 Item    1  (size == 0)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 0)_0         -                             
  Row   2:          1  (size == 0)_1         -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (size == 8)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 8)_0         -                             
  Row   2:          1  (size == 8)_1         -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg.sv
    1                                                package scoreboard_pkg;
    2                                                    import transaction_pkg::*;
    3                                                    import shared_pkg::*;
    4                                                
    5                                                    parameter FIFO_WIDTH = 16;
    6                                                    parameter FIFO_DEPTH = 8;
    7                                                
    8                                                    int size = 0;
    9                                                
    10                                                   class  FIFO_scoreboard;
    11                                                       logic [FIFO_WIDTH-1 : 0] data_out_ref ;
    12                                               
    13                                                       bit [15:0] ref_mem[$];  //queue for FIFO storage
    14                                               
    15                                                       function void check_data (input FIFO_transaction txn);
    16              1                       1000                 reference_model(txn);
    17                                                           if (txn.data_out !== data_out_ref) begin
    18              1                    ***0***                     $error(" Mismatch! DUT vs REF\n"," data_out: DUT=%0h REF=%0h\n",txn.data_out, data_out_ref);
    19              1                    ***0***                     error_count++;
    20                                                           end 
    21                                                           else begin
    22              1                       1000                     correct_count++;
    23                                                           end
    24                                                       endfunction
    25                                               
    26                                                       function void reference_model (input FIFO_transaction txn);
    27              1                       1000                 size = ref_mem.size();
    28                                                           // Handle reset
    29                                                           if (!txn.rst_n) begin
    30              1                         87                     ref_mem.delete();
    31              1                         87                     data_out_ref = 0;
    32              1                         87                     size = 0 ;
    33                                                           end
    34                                                           // Handle write only
    35                                                           else if (txn.wr_en && !txn.rd_en) begin
    36                                                               if (!(size==8)) begin
    37              1                        390                         ref_mem.push_back(txn.data_in);
    38                                                               end
    39                                                           end
    40                                                           // Handle read only
    41                                                           else if (!txn.wr_en && txn.rd_en) begin
    42                                                               if (!(size==0)) begin
    43              1                         75                         data_out_ref = ref_mem.pop_front();
    44                                                               end
    45                                                           end
    46                                                           // Handle READ && WRITE together 
    47                                                           else if (txn.wr_en && txn.rd_en) begin
    48                                                               if (size==0) begin               //write only
    49              1                         26                         ref_mem.push_back(txn.data_in);
    50                                                               end
    51                                                               else if (size==8) begin //read only
    52              1                         31                         data_out_ref = ref_mem.pop_front();
    53                                                               end
    54                                                               else begin
    55              1                        146                         data_out_ref = ref_mem.pop_front();
    56              1                        146                         ref_mem.push_back(txn.data_in);


=================================================================================
=== Instance: /coverage_pkg
=== Design Unit: work.coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    95.83%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        62         4    93.93%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/FIFO_coverage/FIFO_cg              95.83%        100          -    Uncovered            
    covered/total bins:                                    62         66          -                      
    missing/total bins:                                     4         66          -                      
    % Hit:                                             93.93%        100          -                      
    Coverpoint cp_wr                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_0                                       281          1          -    Covered              
        bin write_1                                       719          1          -    Covered              
    Coverpoint cp_rd                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_0                                        691          1          -    Covered              
        bin read_1                                        309          1          -    Covered              
    Coverpoint cp_full                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                        863          1          -    Covered              
        bin full_1                                        137          1          -    Covered              
    Coverpoint cp_almostfull                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                  902          1          -    Covered              
        bin almostfull_1                                   98          1          -    Covered              
    Coverpoint cp_empty                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       861          1          -    Covered              
        bin empty_1                                       139          1          -    Covered              
    Coverpoint cp_almostempty                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                 838          1          -    Covered              
        bin almostempty_1                                 162          1          -    Covered              
    Coverpoint cp_overflow                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                    910          1          -    Covered              
        bin overflow_1                                     90          1          -    Covered              
    Coverpoint cp_underflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                   965          1          -    Covered              
        bin underflow_1                                    35          1          -    Covered              
    Coverpoint cp_wr_ack                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      438          1          -    Covered              
        bin wr_ack_1                                      562          1          -    Covered              
    Cross cross_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostfull_1>              52          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              26          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             166          1          -    Covered              
            bin <write_0,read_1,almostfull_0>              81          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             475          1          -    Covered              
            bin <write_0,read_0,almostfull_0>             180          1          -    Covered              
    Cross cross_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostempty_1>             55          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             10          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             68          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             29          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            163          1          -    Covered              
            bin <write_0,read_1,almostempty_0>             81          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            433          1          -    Covered              
            bin <write_0,read_0,almostempty_0>            161          1          -    Covered              
    Cross cross_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,empty_1>                   15          1          -    Covered              
            bin <write_0,read_1,empty_1>                   33          1          -    Covered              
            bin <write_1,read_0,empty_1>                   52          1          -    Covered              
            bin <write_0,read_0,empty_1>                   39          1          -    Covered              
            bin <write_1,read_1,empty_0>                  203          1          -    Covered              
            bin <write_0,read_1,empty_0>                   58          1          -    Covered              
            bin <write_1,read_0,empty_0>                  449          1          -    Covered              
            bin <write_0,read_0,empty_0>                  151          1          -    Covered              
    Cross cross_full                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,full_0>                   218          1          -    Covered              
            bin <write_1,read_0,full_0>                   391          1          -    Covered              
            bin <write_0,read_1,full_0>                    91          1          -    Covered              
            bin <write_0,read_0,full_0>                   163          1          -    Covered              
            bin <*,*,full_1>                                0          1          2    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_full                         110                     -    Occurred             
            ignore_bin case1_full                          27                     -    Occurred             
    Cross cross_overflow                               83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,overflow_1>                31          1          -    Covered              
            bin <write_1,read_1,overflow_0>               187          1          -    Covered              
            bin <write_1,read_0,overflow_0>               442          1          -    Covered              
            bin <write_0,read_1,overflow_0>                91          1          -    Covered              
            bin <write_0,read_0,overflow_0>               190          1          -    Covered              
            bin <write_0,*,overflow_1>                      0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_overflow                      59                     -    Occurred             
            ignore_bin case1_overflow                       0                     -    ZERO                 
    Cross cross_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,underflow_1>               26          1          -    Covered              
            bin <write_0,read_1,underflow_1>                9          1          -    Covered              
            bin <write_1,read_1,underflow_0>              192          1          -    Covered              
            bin <write_1,read_0,underflow_0>              501          1          -    Covered              
            bin <write_0,read_1,underflow_0>               82          1          -    Covered              
            bin <write_0,read_0,underflow_0>              190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin case2_underflow                      0                     -    ZERO                 
            ignore_bin case1_underflow                      0                     -    ZERO                 
    Cross cross_wr_ack                                 83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_0,wr_ack_1>                 390          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                  46          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 111          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                  91          1          -    Covered              
            bin <write_0,read_0,wr_ack_0>                 190          1          -    Covered              
            bin <write_0,*,wr_ack_1>                        0          1          1    ZERO                 
            bin <*,read_1,wr_ack_1>                         0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_wr_ack                       172                     -    Occurred             
            ignore_bin case1_wr_ack                         0                     -    ZERO                 
 Covergroup instance \/coverage_pkg::FIFO_coverage::FIFO_cg  
                                                       95.83%        100          -    Uncovered            
    covered/total bins:                                    62         66          -                      
    missing/total bins:                                     4         66          -                      
    % Hit:                                             93.93%        100          -                      
    Coverpoint cp_wr                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_0                                       281          1          -    Covered              
        bin write_1                                       719          1          -    Covered              
    Coverpoint cp_rd                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_0                                        691          1          -    Covered              
        bin read_1                                        309          1          -    Covered              
    Coverpoint cp_full                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                        863          1          -    Covered              
        bin full_1                                        137          1          -    Covered              
    Coverpoint cp_almostfull                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                  902          1          -    Covered              
        bin almostfull_1                                   98          1          -    Covered              
    Coverpoint cp_empty                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       861          1          -    Covered              
        bin empty_1                                       139          1          -    Covered              
    Coverpoint cp_almostempty                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                 838          1          -    Covered              
        bin almostempty_1                                 162          1          -    Covered              
    Coverpoint cp_overflow                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                    910          1          -    Covered              
        bin overflow_1                                     90          1          -    Covered              
    Coverpoint cp_underflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                   965          1          -    Covered              
        bin underflow_1                                    35          1          -    Covered              
    Coverpoint cp_wr_ack                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      438          1          -    Covered              
        bin wr_ack_1                                      562          1          -    Covered              
    Cross cross_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostfull_1>              52          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              26          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             166          1          -    Covered              
            bin <write_0,read_1,almostfull_0>              81          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             475          1          -    Covered              
            bin <write_0,read_0,almostfull_0>             180          1          -    Covered              
    Cross cross_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostempty_1>             55          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             10          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             68          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             29          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            163          1          -    Covered              
            bin <write_0,read_1,almostempty_0>             81          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            433          1          -    Covered              
            bin <write_0,read_0,almostempty_0>            161          1          -    Covered              
    Cross cross_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,empty_1>                   15          1          -    Covered              
            bin <write_0,read_1,empty_1>                   33          1          -    Covered              
            bin <write_1,read_0,empty_1>                   52          1          -    Covered              
            bin <write_0,read_0,empty_1>                   39          1          -    Covered              
            bin <write_1,read_1,empty_0>                  203          1          -    Covered              
            bin <write_0,read_1,empty_0>                   58          1          -    Covered              
            bin <write_1,read_0,empty_0>                  449          1          -    Covered              
            bin <write_0,read_0,empty_0>                  151          1          -    Covered              
    Cross cross_full                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,full_0>                   218          1          -    Covered              
            bin <write_1,read_0,full_0>                   391          1          -    Covered              
            bin <write_0,read_1,full_0>                    91          1          -    Covered              
            bin <write_0,read_0,full_0>                   163          1          -    Covered              
            bin <*,*,full_1>                                0          1          2    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_full                         110                     -    Occurred             
            ignore_bin case1_full                          27                     -    Occurred             
    Cross cross_overflow                               83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,overflow_1>                31          1          -    Covered              
            bin <write_1,read_1,overflow_0>               187          1          -    Covered              
            bin <write_1,read_0,overflow_0>               442          1          -    Covered              
            bin <write_0,read_1,overflow_0>                91          1          -    Covered              
            bin <write_0,read_0,overflow_0>               190          1          -    Covered              
            bin <write_0,*,overflow_1>                      0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_overflow                      59                     -    Occurred             
            ignore_bin case1_overflow                       0                     -    ZERO                 
    Cross cross_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,underflow_1>               26          1          -    Covered              
            bin <write_0,read_1,underflow_1>                9          1          -    Covered              
            bin <write_1,read_1,underflow_0>              192          1          -    Covered              
            bin <write_1,read_0,underflow_0>              501          1          -    Covered              
            bin <write_0,read_1,underflow_0>               82          1          -    Covered              
            bin <write_0,read_0,underflow_0>              190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin case2_underflow                      0                     -    ZERO                 
            ignore_bin case1_underflow                      0                     -    ZERO                 
    Cross cross_wr_ack                                 83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_0,wr_ack_1>                 390          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                  46          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 111          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                  91          1          -    Covered              
            bin <write_0,read_0,wr_ack_0>                 190          1          -    Covered              
            bin <write_0,*,wr_ack_1>                        0          1          1    ZERO                 
            bin <*,read_1,wr_ack_1>                         0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_wr_ack                       172                     -    Occurred             
            ignore_bin case1_wr_ack                         0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /coverage_pkg --
NOTE: The modification timestamp for source file 'coverage_pkg.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_pkg.sv
    1                                                package coverage_pkg;
    2                                                    import transaction_pkg::*;
    3                                                    parameter FIFO_WIDTH = 16;
    4                                                    parameter FIFO_DEPTH = 8;
    5                                                    
    6                                                    class FIFO_coverage;
    7               1                          1             FIFO_transaction F_cvg_txn = new();
    8                                                
    9                                                        covergroup FIFO_cg;
    10                                                           option.per_instance = 1;
    11                                               
    12                                                           // simple coverpoints for wr_en / rd_en
    13                                                           cp_wr : coverpoint F_cvg_txn.wr_en {
    14                                                               bins write_0 = {0};
    15                                                               bins write_1 = {1};
    16                                                           }
    17                                                           cp_rd : coverpoint F_cvg_txn.rd_en {
    18                                                               bins read_0 = {0};
    19                                                               bins read_1 = {1};
    20                                                           }
    21                                               
    22                                                           // status / event coverpoints
    23                                                           cp_full : coverpoint F_cvg_txn.full {
    24                                                               bins full_0 = {0};
    25                                                               bins full_1 = {1};
    26                                                           }
    27                                               
    28                                                           cp_almostfull : coverpoint F_cvg_txn.almostfull {
    29                                                               bins almostfull_0 = {0};
    30                                                               bins almostfull_1 = {1};
    31                                                           }
    32                                               
    33                                                           cp_empty : coverpoint F_cvg_txn.empty {
    34                                                               bins empty_0 = {0};
    35                                                               bins empty_1 = {1};
    36                                                           }
    37                                               
    38                                                           cp_almostempty : coverpoint F_cvg_txn.almostempty {
    39                                                               bins almostempty_0 = {0};
    40                                                               bins almostempty_1 = {1};
    41                                                           }
    42                                               
    43                                                           // event-like coverpoints (these we will protect with ignore_bins)
    44                                                           cp_overflow : coverpoint F_cvg_txn.overflow {
    45                                                               bins overflow_0 = {0};
    46                                                               bins overflow_1 = {1};
    47                                                           }
    48                                               
    49                                                           cp_underflow : coverpoint F_cvg_txn.underflow {
    50                                                               bins underflow_0 = {0};
    51                                                               bins underflow_1 = {1};
    52                                                           }
    53                                               
    54                                                           cp_wr_ack : coverpoint F_cvg_txn.wr_ack {
    55                                                               bins wr_ack_0 = {0};
    56                                                               bins wr_ack_1 = {1};
    57                                                           }
    58                                               
    59                                                           // ---------- crosses ----------
    60                                                           // Note: for crosses that include event-signals we add ignore_bins for impossible combos
    61                                               
    62                                                           cross_almostfull : cross cp_wr, cp_rd, cp_almostfull;
    63                                                           cross_almostempty : cross cp_wr, cp_rd, cp_almostempty;
    64                                                           cross_empty : cross cp_wr, cp_rd, cp_empty;
    65                                                           // full: ignore cases where full==1 but wr_en=={0,1} ,rd_en==1
    66                                                           cross_full : cross cp_wr, cp_rd, cp_full {
    67                                                               ignore_bins case1_full = binsof(cp_full.full_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
    68                                                               ignore_bins case2_full = binsof(cp_full.full_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_1);
    69                                                           }
    70                                               
    71                                                           // overflow: ignore cases where overflow==1 but wr_en==0 ,rd_en=={0,1}
    72                                                           cross_overflow : cross cp_wr, cp_rd, cp_overflow {
    73                                                               ignore_bins case1_overflow = binsof(cp_overflow.overflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
    74                                                               ignore_bins case2_overflow = binsof(cp_overflow.overflow_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
    75                                                           }
    76                                               
    77                                                           // underflow: ignore cases where underflow==1 but wr_en=={0,1} ,rd_en==0
    78                                                           cross_underflow : cross cp_wr, cp_rd, cp_underflow {
    79                                                               ignore_bins case1_underflow = binsof(cp_underflow.underflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
    80                                                               ignore_bins case2_underflow = binsof(cp_underflow.underflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_1);
    81                                                           }
    82                                               
    83                                                           // wr_ack: ignore cases where wr_ack==1 but wr_en==0 ,rd_en=={0,1}
    84                                                           cross_wr_ack : cross cp_wr, cp_rd, cp_wr_ack {
    85                                                               ignore_bins case1_wr_ack = binsof(cp_wr_ack.wr_ack_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
    86                                                               ignore_bins case2_wr_ack = binsof(cp_wr_ack.wr_ack_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
    87                                                           }
    88                                                       endgroup
    89                                               
    90                                                       // constructor
    91                                                       function new();
    92                                                           FIFO_cg = new();
    93              1                          1             endfunction
    94                                               
    95                                                       function void sample_data(FIFO_transaction F_txn);
    96                                                           F_cvg_txn = F_txn;
    97              1                       1000                 FIFO_cg.sample();
    98              1                       1000             endfunction


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/FIFO_coverage/FIFO_cg              95.83%        100          -    Uncovered            
    covered/total bins:                                    62         66          -                      
    missing/total bins:                                     4         66          -                      
    % Hit:                                             93.93%        100          -                      
    Coverpoint cp_wr                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_0                                       281          1          -    Covered              
        bin write_1                                       719          1          -    Covered              
    Coverpoint cp_rd                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_0                                        691          1          -    Covered              
        bin read_1                                        309          1          -    Covered              
    Coverpoint cp_full                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                        863          1          -    Covered              
        bin full_1                                        137          1          -    Covered              
    Coverpoint cp_almostfull                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                  902          1          -    Covered              
        bin almostfull_1                                   98          1          -    Covered              
    Coverpoint cp_empty                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       861          1          -    Covered              
        bin empty_1                                       139          1          -    Covered              
    Coverpoint cp_almostempty                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                 838          1          -    Covered              
        bin almostempty_1                                 162          1          -    Covered              
    Coverpoint cp_overflow                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                    910          1          -    Covered              
        bin overflow_1                                     90          1          -    Covered              
    Coverpoint cp_underflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                   965          1          -    Covered              
        bin underflow_1                                    35          1          -    Covered              
    Coverpoint cp_wr_ack                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      438          1          -    Covered              
        bin wr_ack_1                                      562          1          -    Covered              
    Cross cross_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostfull_1>              52          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              26          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             166          1          -    Covered              
            bin <write_0,read_1,almostfull_0>              81          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             475          1          -    Covered              
            bin <write_0,read_0,almostfull_0>             180          1          -    Covered              
    Cross cross_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostempty_1>             55          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             10          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             68          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             29          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            163          1          -    Covered              
            bin <write_0,read_1,almostempty_0>             81          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            433          1          -    Covered              
            bin <write_0,read_0,almostempty_0>            161          1          -    Covered              
    Cross cross_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,empty_1>                   15          1          -    Covered              
            bin <write_0,read_1,empty_1>                   33          1          -    Covered              
            bin <write_1,read_0,empty_1>                   52          1          -    Covered              
            bin <write_0,read_0,empty_1>                   39          1          -    Covered              
            bin <write_1,read_1,empty_0>                  203          1          -    Covered              
            bin <write_0,read_1,empty_0>                   58          1          -    Covered              
            bin <write_1,read_0,empty_0>                  449          1          -    Covered              
            bin <write_0,read_0,empty_0>                  151          1          -    Covered              
    Cross cross_full                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,full_0>                   218          1          -    Covered              
            bin <write_1,read_0,full_0>                   391          1          -    Covered              
            bin <write_0,read_1,full_0>                    91          1          -    Covered              
            bin <write_0,read_0,full_0>                   163          1          -    Covered              
            bin <*,*,full_1>                                0          1          2    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_full                         110                     -    Occurred             
            ignore_bin case1_full                          27                     -    Occurred             
    Cross cross_overflow                               83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,overflow_1>                31          1          -    Covered              
            bin <write_1,read_1,overflow_0>               187          1          -    Covered              
            bin <write_1,read_0,overflow_0>               442          1          -    Covered              
            bin <write_0,read_1,overflow_0>                91          1          -    Covered              
            bin <write_0,read_0,overflow_0>               190          1          -    Covered              
            bin <write_0,*,overflow_1>                      0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_overflow                      59                     -    Occurred             
            ignore_bin case1_overflow                       0                     -    ZERO                 
    Cross cross_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,underflow_1>               26          1          -    Covered              
            bin <write_0,read_1,underflow_1>                9          1          -    Covered              
            bin <write_1,read_1,underflow_0>              192          1          -    Covered              
            bin <write_1,read_0,underflow_0>              501          1          -    Covered              
            bin <write_0,read_1,underflow_0>               82          1          -    Covered              
            bin <write_0,read_0,underflow_0>              190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin case2_underflow                      0                     -    ZERO                 
            ignore_bin case1_underflow                      0                     -    ZERO                 
    Cross cross_wr_ack                                 83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_0,wr_ack_1>                 390          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                  46          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 111          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                  91          1          -    Covered              
            bin <write_0,read_0,wr_ack_0>                 190          1          -    Covered              
            bin <write_0,*,wr_ack_1>                        0          1          1    ZERO                 
            bin <*,read_1,wr_ack_1>                         0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_wr_ack                       172                     -    Occurred             
            ignore_bin case1_wr_ack                         0                     -    ZERO                 
 Covergroup instance \/coverage_pkg::FIFO_coverage::FIFO_cg  
                                                       95.83%        100          -    Uncovered            
    covered/total bins:                                    62         66          -                      
    missing/total bins:                                     4         66          -                      
    % Hit:                                             93.93%        100          -                      
    Coverpoint cp_wr                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_0                                       281          1          -    Covered              
        bin write_1                                       719          1          -    Covered              
    Coverpoint cp_rd                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_0                                        691          1          -    Covered              
        bin read_1                                        309          1          -    Covered              
    Coverpoint cp_full                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                        863          1          -    Covered              
        bin full_1                                        137          1          -    Covered              
    Coverpoint cp_almostfull                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                  902          1          -    Covered              
        bin almostfull_1                                   98          1          -    Covered              
    Coverpoint cp_empty                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       861          1          -    Covered              
        bin empty_1                                       139          1          -    Covered              
    Coverpoint cp_almostempty                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                 838          1          -    Covered              
        bin almostempty_1                                 162          1          -    Covered              
    Coverpoint cp_overflow                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                    910          1          -    Covered              
        bin overflow_1                                     90          1          -    Covered              
    Coverpoint cp_underflow                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                   965          1          -    Covered              
        bin underflow_1                                    35          1          -    Covered              
    Coverpoint cp_wr_ack                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      438          1          -    Covered              
        bin wr_ack_1                                      562          1          -    Covered              
    Cross cross_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostfull_1>              52          1          -    Covered              
            bin <write_0,read_1,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_0,almostfull_1>              26          1          -    Covered              
            bin <write_0,read_0,almostfull_1>              10          1          -    Covered              
            bin <write_1,read_1,almostfull_0>             166          1          -    Covered              
            bin <write_0,read_1,almostfull_0>              81          1          -    Covered              
            bin <write_1,read_0,almostfull_0>             475          1          -    Covered              
            bin <write_0,read_0,almostfull_0>             180          1          -    Covered              
    Cross cross_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,almostempty_1>             55          1          -    Covered              
            bin <write_0,read_1,almostempty_1>             10          1          -    Covered              
            bin <write_1,read_0,almostempty_1>             68          1          -    Covered              
            bin <write_0,read_0,almostempty_1>             29          1          -    Covered              
            bin <write_1,read_1,almostempty_0>            163          1          -    Covered              
            bin <write_0,read_1,almostempty_0>             81          1          -    Covered              
            bin <write_1,read_0,almostempty_0>            433          1          -    Covered              
            bin <write_0,read_0,almostempty_0>            161          1          -    Covered              
    Cross cross_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,empty_1>                   15          1          -    Covered              
            bin <write_0,read_1,empty_1>                   33          1          -    Covered              
            bin <write_1,read_0,empty_1>                   52          1          -    Covered              
            bin <write_0,read_0,empty_1>                   39          1          -    Covered              
            bin <write_1,read_1,empty_0>                  203          1          -    Covered              
            bin <write_0,read_1,empty_0>                   58          1          -    Covered              
            bin <write_1,read_0,empty_0>                  449          1          -    Covered              
            bin <write_0,read_0,empty_0>                  151          1          -    Covered              
    Cross cross_full                                   66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,full_0>                   218          1          -    Covered              
            bin <write_1,read_0,full_0>                   391          1          -    Covered              
            bin <write_0,read_1,full_0>                    91          1          -    Covered              
            bin <write_0,read_0,full_0>                   163          1          -    Covered              
            bin <*,*,full_1>                                0          1          2    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_full                         110                     -    Occurred             
            ignore_bin case1_full                          27                     -    Occurred             
    Cross cross_overflow                               83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,overflow_1>                31          1          -    Covered              
            bin <write_1,read_1,overflow_0>               187          1          -    Covered              
            bin <write_1,read_0,overflow_0>               442          1          -    Covered              
            bin <write_0,read_1,overflow_0>                91          1          -    Covered              
            bin <write_0,read_0,overflow_0>               190          1          -    Covered              
            bin <write_0,*,overflow_1>                      0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_overflow                      59                     -    Occurred             
            ignore_bin case1_overflow                       0                     -    ZERO                 
    Cross cross_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_1,underflow_1>               26          1          -    Covered              
            bin <write_0,read_1,underflow_1>                9          1          -    Covered              
            bin <write_1,read_1,underflow_0>              192          1          -    Covered              
            bin <write_1,read_0,underflow_0>              501          1          -    Covered              
            bin <write_0,read_1,underflow_0>               82          1          -    Covered              
            bin <write_0,read_0,underflow_0>              190          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin case2_underflow                      0                     -    ZERO                 
            ignore_bin case1_underflow                      0                     -    ZERO                 
    Cross cross_wr_ack                                 83.33%        100          -    Uncovered            
        covered/total bins:                                 5          6          -                      
        missing/total bins:                                 1          6          -                      
        % Hit:                                         83.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <write_1,read_0,wr_ack_1>                 390          1          -    Covered              
            bin <write_1,read_1,wr_ack_0>                  46          1          -    Covered              
            bin <write_1,read_0,wr_ack_0>                 111          1          -    Covered              
            bin <write_0,read_1,wr_ack_0>                  91          1          -    Covered              
            bin <write_0,read_0,wr_ack_0>                 190          1          -    Covered              
            bin <write_0,*,wr_ack_1>                        0          1          1    ZERO                 
            bin <*,read_1,wr_ack_1>                         0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin case2_wr_ack                       172                     -    Occurred             
            ignore_bin case1_wr_ack                         0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 95.83%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/async_reset_cover                   top    Verilog  SVA  top.sv(31)        82 Covered   
/top/dut/cover__count_threshold          FIFO   Verilog  SVA  FIFO.sv(189)    1004 Covered   
/top/dut/cover__read_pointer_threshold   FIFO   Verilog  SVA  FIFO.sv(188)    1004 Covered   
/top/dut/cover__write_pointer_threshold  FIFO   Verilog  SVA  FIFO.sv(187)    1004 Covered   
/top/dut/cover__read_pointer_wraparound  FIFO   Verilog  SVA  FIFO.sv(186)      11 Covered   
/top/dut/cover__write_pointer_wraparound FIFO   Verilog  SVA  FIFO.sv(185)      37 Covered   
/top/dut/cover__Almost_empty_Condition   FIFO   Verilog  SVA  FIFO.sv(184)     146 Covered   
/top/dut/cover__Almost_Full_Condition    FIFO   Verilog  SVA  FIFO.sv(183)      89 Covered   
/top/dut/cover__Full_Flag_Assertion      FIFO   Verilog  SVA  FIFO.sv(182)     127 Covered   
/top/dut/cover__Empty_Flag_Assertion     FIFO   Verilog  SVA  FIFO.sv(181)     131 Covered   
/top/dut/cover__underflow_detection      FIFO   Verilog  SVA  FIFO.sv(180)      31 Covered   
/top/dut/cover__overflow_detection       FIFO   Verilog  SVA  FIFO.sv(179)      86 Covered   
/top/dut/cover__write_ack                FIFO   Verilog  SVA  FIFO.sv(178)     510 Covered   
/top/dut/cover__after_reset              FIFO   Verilog  SVA  FIFO.sv(177)      88 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 14

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/async_reset_assertion
                     top.sv(29)                         0          1
/top/dut/assert__count_threshold
                     FIFO.sv(173)                       0          1
/top/dut/assert__read_pointer_threshold
                     FIFO.sv(166)                       0          1
/top/dut/assert__write_pointer_threshold
                     FIFO.sv(159)                       0          1
/top/dut/assert__read_pointer_wraparound
                     FIFO.sv(152)                       0          1
/top/dut/assert__write_pointer_wraparound
                     FIFO.sv(144)                       0          1
/top/dut/assert__Almost_empty_Condition
                     FIFO.sv(136)                       0          1
/top/dut/assert__Almost_Full_Condition
                     FIFO.sv(128)                       0          1
/top/dut/assert__Full_Flag_Assertion
                     FIFO.sv(120)                       0          1
/top/dut/assert__Empty_Flag_Assertion
                     FIFO.sv(112)                       0          1
/top/dut/assert__underflow_detection
                     FIFO.sv(104)                       0          1
/top/dut/assert__overflow_detection
                     FIFO.sv(96)                        0          1
/top/dut/assert__write_ack
                     FIFO.sv(88)                        0          1
/top/dut/assert__after_reset
                     FIFO.sv(80)                        0          1
/top/tb_inst/#ublk#182146786#23/immed__24
                     FIFO_tb.sv(24)                     0          1

Total Coverage By Instance (filtered view): 96.93%

