Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:46:17
gem5 executing on mnemosyne.ecn.purdue.edu, pid 16523
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c7fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c83ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c90ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c99ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ca2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c2bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c34ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c3eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c47ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c4fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c59ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c61ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bebef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bf3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bfcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c06ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c0fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c18ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7c20ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7babef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bb3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bbdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bc5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bd0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7bd8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7be1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b6aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b72ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b7cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b85ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b8fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b98ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ba2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b2aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b33ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b3cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b44ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b4eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b56ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b60ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b68ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7af2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7afaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b05ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b0eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b17ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b21ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7b29ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ab4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7abcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ac6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7aceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ad7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ae0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7ae9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a73ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a7cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a86ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a8eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a97ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a9fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7aa8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a31ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0e7a3aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a43be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a4b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a550f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a55b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a5d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a67048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a67a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79ef518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79eff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79f79e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a01470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a01eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a09940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a133c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a13e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a1c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a24320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7a24d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79ae7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79b7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79b7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79c1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79ca1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79cac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79d26a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79dc128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79dcb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79e45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e796d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e796dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7977550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7977f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e797fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79894a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7989ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7992978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7999400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7999e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79a38d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e792c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e792cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7935828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79402b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7940cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7947780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7951208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7951c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79596d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7962160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7962ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78eb630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78f30b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78f3b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78fb588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78fbfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7906a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e790e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e790ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e79189b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7922438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e7922e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78aa908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78b3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0e78b3dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78bb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78bb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78bbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78bbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78c7f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78d1f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78dd198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78dd3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78dd5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78dd828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78dda58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78ddc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78ddeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0e78e9c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0e784d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0e784dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_streamcluster
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Real time: 194.78s
Total real time: 194.78s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315695553500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696145581.  Starting simulation...
Exiting @ tick 641315696145581 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315696145581  simulated seconds
Real time: 0.58s
Total real time: 195.36s
Dumping and resetting stats...
Switched CPUS @ tick 641315696145581
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696196603.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641315703784153 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315703784153  simulated seconds
Real time: 3.97s
Total real time: 205.57s
Dumping and resetting stats...
Done with simulation! Completely exiting...
