// Seed: 803234997
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3
);
  type_8(
      1, 1, id_3, id_3, id_0
  );
  logic id_4;
  assign id_4 = id_4;
  assign id_3 = 1;
  logic id_5;
  type_11(
      1 & id_0, 1'h0, id_2, id_1, id_0
  );
endmodule
