#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun  1 15:38:33 2022
# Process ID: 5976
# Current directory: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5468 D:\CPU_with_TWO_ip_cores_with_button_v4\CPU_with_ip_core_with_button_v1\CPU.xpr
# Log file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/vivado.log
# Journal file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2020/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 994.547 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 15:49:56 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/xsim.dir/test_nonflag_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  1 15:52:08 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1047.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.539 ; gain = 3.359
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.168 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 16:44:12 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1475.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1475.168 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe' provided. It will be converted relative to IP Instance files '../../../../1to100.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 16:48:56 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1475.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1475.168 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.883 ; gain = 0.000
save_wave_config {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1536.883 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 19:45:42 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1536.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 20:01:17 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1536.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1536.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex2.coe' provided. It will be converted relative to IP Instance files '../../../../ex2.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex2.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex2.coe' provided. It will be converted relative to IP Instance files '../../../../ex2.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 20:18:01 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex2.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1536.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = ce41bf243755248a; cache size = 5.419 MB.
catch { [ delete_ip_run [get_ips -all RAM] ] }
INFO: [Project 1-386] Moving file 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1536.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1536.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 21:07:25 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1536.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1536.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 21:12:55 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1782.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.641 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe' provided. It will be converted relative to IP Instance files '../../../../ex1.coe'
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
[Wed Jun  1 21:27:37 2022] Launched RAM_synth_1...
Run output will be captured here: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_nonflag' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/MEMORY-v1.COE'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex1.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/1to100.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/mul.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/exe6.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/test3.coe'
INFO: [SIM-utils-43] Exported 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim/ex2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_nonflag_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/sim/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sim
INFO: [VRFC 10-311] analyzing module TOP_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sim_1/new/test_noflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_nonflag
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
"xelab -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 73c18d80dabf4a26879973bcbcada2c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_nonflag_behav xil_defaultlib.test_nonflag xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'control_signals' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.MR
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_mod
Compiling module xil_defaultlib.TOP_sim
Compiling module xil_defaultlib.test_nonflag
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_nonflag_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1782.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_nonflag_behav -key {Behavioral:sim_1:Functional:test_nonflag} -tclbatch {test_nonflag.tcl} -view {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.cu.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_nonflag.top_noflag.ram_mod.my_RAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_nonflag_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.641 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 21:35:21 2022...
