{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1381206063453 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "3ph EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"3ph\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1381206063609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381206063734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381206063734 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1381206063921 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1381206063921 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1381206063921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1381206064859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1381206064890 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1381206065625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1381206065625 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1381206065625 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17544 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381206065656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17546 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381206065656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17548 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381206065656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17550 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381206065656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 17552 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381206065656 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1381206065656 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1381206065687 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1381206065718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381206067531 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381206067531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381206067531 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381206067531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3ph.sdc " "Synopsys Design Constraints File file not found: '3ph.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1381206069890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1381206069890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1381206069921 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1381206069937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1381206070062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1381206070062 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1381206070062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1381206070437 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381206070468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381206070468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381206070500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381206070546 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1381206070578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1381206070578 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1381206070609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1381206074078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 EC " "Packed 12 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1381206074109 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1381206074109 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] CLK2~output " "PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "C:/Hardware/FPGA/FPGA_test/PLL.vhd" 141 0 0 } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 264 -120 120 440 "inst" "" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 984 992 1168 1000 "CLK2" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1381206074359 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWMC " "Node \"PWMC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWMC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1381206074562 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1381206074562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381206074562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1381206078625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381206086625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1381206086734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1381206122359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381206122359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1381206125796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1381206136703 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1381206136703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381206153859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1381206153875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1381206153875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.88 " "Total time spent on timing analysis during the Fitter is 8.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1381206154359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381206154500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381206158828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381206158890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381206163140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381206166921 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1381206168625 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone III " "63 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA15 3.3-V LVTTL 43 " "Pin XA15 uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA15 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA15" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 536 -312 -144 552 "XA15" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA14 3.3-V LVTTL 44 " "Pin XA14 uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA14 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA14" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 568 -312 -144 584 "XA14" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA13 3.3-V LVTTL 45 " "Pin XA13 uses I/O standard 3.3-V LVTTL at 45" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA13 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA13" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 608 -312 -144 624 "XA13" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA12 3.3-V LVTTL 46 " "Pin XA12 uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA12 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA12" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 648 -312 -144 664 "XA12" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA16 3.3-V LVTTL 41 " "Pin XA16 uses I/O standard 3.3-V LVTTL at 41" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA16 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA16" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1056 -376 -208 1072 "XA16" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA11 3.3-V LVTTL 49 " "Pin XA11 uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA11 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA11" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1080 -376 -208 1096 "XA11" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA10 3.3-V LVTTL 50 " "Pin XA10 uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA10 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA10" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1104 -376 -208 1120 "XA10" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA9 3.3-V LVTTL 51 " "Pin XA9 uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA9 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA9" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1128 -376 -208 1144 "XA9" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XA8 3.3-V LVTTL 52 " "Pin XA8 uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { XA8 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "XA8" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1152 -376 -208 1168 "XA8" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { XA8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[15\] 3.3-V LVTTL 102 " "Pin Data\[15\] uses I/O standard 3.3-V LVTTL at 102" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[15] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[14\] 3.3-V LVTTL 101 " "Pin Data\[14\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[14] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[13\] 3.3-V LVTTL 100 " "Pin Data\[13\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[13] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[12\] 3.3-V LVTTL 99 " "Pin Data\[12\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[12] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[11\] 3.3-V LVTTL 98 " "Pin Data\[11\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[11] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[10\] 3.3-V LVTTL 95 " "Pin Data\[10\] uses I/O standard 3.3-V LVTTL at 95" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[10] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[9\] 3.3-V LVTTL 94 " "Pin Data\[9\] uses I/O standard 3.3-V LVTTL at 94" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[9] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[8\] 3.3-V LVTTL 93 " "Pin Data\[8\] uses I/O standard 3.3-V LVTTL at 93" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[8] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[7\] 3.3-V LVTTL 88 " "Pin Data\[7\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[6\] 3.3-V LVTTL 87 " "Pin Data\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[5\] 3.3-V LVTTL 86 " "Pin Data\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[4\] 3.3-V LVTTL 85 " "Pin Data\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[3\] 3.3-V LVTTL 84 " "Pin Data\[3\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[2\] 3.3-V LVTTL 83 " "Pin Data\[2\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[1\] 3.3-V LVTTL 82 " "Pin Data\[1\] uses I/O standard 3.3-V LVTTL at 82" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Data\[0\] 3.3-V LVTTL 81 " "Pin Data\[0\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { Data[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -208 -296 -120 -192 "Data" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[23\] 3.3-V LVTTL 139 " "Pin IO1\[23\] uses I/O standard 3.3-V LVTTL at 139" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[23] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[23\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[22\] 3.3-V LVTTL 137 " "Pin IO1\[22\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[22] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[22\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[21\] 3.3-V LVTTL 135 " "Pin IO1\[21\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[21] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[21\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[20\] 3.3-V LVTTL 134 " "Pin IO1\[20\] uses I/O standard 3.3-V LVTTL at 134" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[20] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[20\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[19\] 3.3-V LVTTL 133 " "Pin IO1\[19\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[19] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[19\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[18\] 3.3-V LVTTL 132 " "Pin IO1\[18\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[18] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[18\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[17\] 3.3-V LVTTL 131 " "Pin IO1\[17\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[17] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[17\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[16\] 3.3-V LVTTL 128 " "Pin IO1\[16\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[16] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[16\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[15\] 3.3-V LVTTL 127 " "Pin IO1\[15\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[15] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[15\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[14\] 3.3-V LVTTL 126 " "Pin IO1\[14\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[14] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[14\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[13\] 3.3-V LVTTL 120 " "Pin IO1\[13\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[13] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[13\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[12\] 3.3-V LVTTL 119 " "Pin IO1\[12\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[12] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[12\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[11\] 3.3-V LVTTL 118 " "Pin IO1\[11\] uses I/O standard 3.3-V LVTTL at 118" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[11] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[11\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[10\] 3.3-V LVTTL 117 " "Pin IO1\[10\] uses I/O standard 3.3-V LVTTL at 117" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[10] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[10\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[9\] 3.3-V LVTTL 114 " "Pin IO1\[9\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[9] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[9\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[8\] 3.3-V LVTTL 113 " "Pin IO1\[8\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[8] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[8\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[7\] 3.3-V LVTTL 112 " "Pin IO1\[7\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[7\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[6\] 3.3-V LVTTL 111 " "Pin IO1\[6\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[6\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[5\] 3.3-V LVTTL 110 " "Pin IO1\[5\] uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[5\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[4\] 3.3-V LVTTL 109 " "Pin IO1\[4\] uses I/O standard 3.3-V LVTTL at 109" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[3\] 3.3-V LVTTL 108 " "Pin IO1\[3\] uses I/O standard 3.3-V LVTTL at 108" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[2\] 3.3-V LVTTL 107 " "Pin IO1\[2\] uses I/O standard 3.3-V LVTTL at 107" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[1\] 3.3-V LVTTL 106 " "Pin IO1\[1\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO1\[0\] 3.3-V LVTTL 103 " "Pin IO1\[0\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { IO1[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO1\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1240 976 1152 1256 "IO1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST2 3.3-V LVTTL 39 " "Pin RST2 uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { RST2 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST2" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 920 -352 -184 936 "RST2" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVTTL 38 " "Pin RST uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { RST } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 1336 -328 -160 1352 "RST" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ 3.3-V LVTTL 31 " "Pin clk_ uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { clk_ } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 408 -312 -144 424 "clk_" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xwe 3.3-V LVTTL 80 " "Pin xwe uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xwe } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xwe" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -56 -296 -128 -40 "xwe" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xwe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xzcs2 3.3-V LVTTL 70 " "Pin xzcs2 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xzcs2 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xzcs2" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -40 -296 -128 -24 "xzcs2" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xzcs2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr7 3.3-V LVTTL 55 " "Pin ADDr7 uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr7 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr7" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -312 -232 -64 -296 "ADDr7" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr5 3.3-V LVTTL 57 " "Pin ADDr5 uses I/O standard 3.3-V LVTTL at 57" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr5 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr5" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -344 -232 -64 -328 "ADDr5" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDr6 3.3-V LVTTL 56 " "Pin ADDr6 uses I/O standard 3.3-V LVTTL at 56" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ADDr6 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDr6" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -328 -232 -64 -312 "ADDr6" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDr6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[4\] 3.3-V LVTTL 63 " "Pin address\[4\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[4\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[0\] 3.3-V LVTTL 69 " "Pin address\[0\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[0\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[1\] 3.3-V LVTTL 68 " "Pin address\[1\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[1\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[2\] 3.3-V LVTTL 65 " "Pin address\[2\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[2\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "address\[3\] 3.3-V LVTTL 64 " "Pin address\[3\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { address[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "address\[3\]" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { -24 -296 -128 -8 "address" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xrd 3.3-V LVTTL 71 " "Pin xrd uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { xrd } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xrd" } } } } { "3ph.bdf" "" { Schematic "C:/Hardware/FPGA/FPGA_test/3ph.bdf" { { 88 -296 -128 104 "xrd" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Hardware/FPGA/FPGA_test/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1381206168765 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1381206168765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hardware/FPGA/FPGA_test/3ph.fit.smsg " "Generated suppressed messages file C:/Hardware/FPGA/FPGA_test/3ph.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1381206170406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381206173562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:22:53 2013 " "Processing ended: Tue Oct 08 15:22:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381206173562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381206173562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381206173562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1381206173562 ""}
