
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 377.695 ; gain = 95.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:1]
INFO: [Synth 8-638] synthesizing module 'BFloat16' [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:1]
WARNING: [Synth 8-567] referenced signal 'exp' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'fra' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp_sign' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp_mpy_3' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'exp_2complement' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'add7' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp_sign2' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'intger2' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'decimal_binary2' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'mpy3' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp_sign3' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'intger3' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'decimal_binary3' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'temp_sign1' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'intger1' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-567] referenced signal 'decimal_binary1' should be on the sensitivity list [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:27]
WARNING: [Synth 8-6014] Unused sequential element switch_display_reg was removed.  [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_mpy_3_reg' and it is trimmed from '144' to '27' bits. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:31]
INFO: [Synth 8-256] done synthesizing module 'BFloat16' (1#1) [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:59]
INFO: [Synth 8-226] default block is never used [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:96]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:1]
WARNING: [Synth 8-3331] design top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 418.777 ; gain = 136.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 418.777 ; gain = 136.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED_a'. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_b'. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_start'. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/constrs_1/imports/LAB10/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 739.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 739.148 ; gain = 457.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 739.148 ; gain = 457.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 739.148 ; gain = 457.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'exp_2complement_reg' [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/Lab.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 739.148 ; gain = 457.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module BFloat16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.srcs/sources_1/imports/LAB10/7-seg.v:56]
WARNING: [Synth 8-3331] design top has unconnected port rst
INFO: [Synth 8-3886] merging instance 'float/fra_reg[4]' (FDE) to 'float/fra_reg[0]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[0]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[16]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[6]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[2]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[18]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[5]' (FDE) to 'float/fra_reg[1]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[1]' (FDE) to 'float/fra_reg[3]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[17]' (FDE) to 'float/fra_reg[3]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[7]' (FDE) to 'float/fra_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (float/\fra_reg[15] )
INFO: [Synth 8-3886] merging instance 'float/fra_reg[3]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[82]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[114]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[50]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[130]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[66]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[98]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[34]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[138]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[74]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[106]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[42]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[122]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[58]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[90]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[26]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[142]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[78]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[110]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[46]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[126]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[62]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[94]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[30]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[134]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[70]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[102]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[38]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[118]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[54]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[86]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[22]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[80]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[112]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[48]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[128]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[64]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[96]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[32]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[136]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[72]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[104]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[40]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[120]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[56]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[88]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[24]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[140]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[76]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[108]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[44]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[124]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[60]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[92]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[28]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[132]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[68]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[100]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[36]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[116]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[52]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[84]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[20]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[81]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[113]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[49]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[129]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[65]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[97]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[33]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[137]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[73]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[105]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[41]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[121]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[57]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[89]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[25]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[141]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[77]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[109]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[45]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[125]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[61]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[93]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[29]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[133]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[69]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[101]' (FDE) to 'float/fra_reg[19]'
INFO: [Synth 8-3886] merging instance 'float/fra_reg[37]' (FDE) to 'float/fra_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float/\fra_reg[19] )
WARNING: [Synth 8-3332] Sequential element (fra_reg[19]) is unused and will be removed from module BFloat16.
WARNING: [Synth 8-3332] Sequential element (fra_reg[15]) is unused and will be removed from module BFloat16.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 739.148 ; gain = 457.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 746.734 ; gain = 464.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 747.734 ; gain = 465.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   115|
|3     |LUT1   |    61|
|4     |LUT2   |   192|
|5     |LUT3   |    73|
|6     |LUT4   |   119|
|7     |LUT5   |   213|
|8     |LUT6   |   398|
|9     |MUXF7  |     8|
|10    |FDRE   |    66|
|11    |FDSE   |    10|
|12    |LD     |     9|
|13    |IBUF   |    20|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  1301|
|2     |  float  |BFloat16 |   891|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 772.785 ; gain = 170.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 772.785 ; gain = 490.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 29 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 772.785 ; gain = 503.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/uiser/Desktop/DDLAB/lab10/LAB10/float/float.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 772.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 12 06:46:23 2020...
