

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_RD_LOOP1'
================================================================
* Date:           Thu Dec 29 13:25:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       26|  0.220 us|  0.260 us|   22|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_147          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_154         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln153_write_p3_fu_165  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_RD_LOOP1  |       20|       24|         5|          4|          1|  5 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       11|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|    40976|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40978|      204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_147          |read_p1   |        0|   0|  2|   2|    0|
    |call_ln153_write_p3_fu_165  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  2|  11|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_246_p2      |         +|   0|  0|  14|           7|           7|
    |grp_read_p1_fu_147_addr  |         +|   0|  0|  15|           8|           8|
    |i_37_fu_202_p2           |         +|   0|  0|  10|           3|           1|
    |icmp_ln149_fu_196_p2     |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  49|          22|          21|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  26|          5|     1|          5|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_36        |   9|          2|     3|          6|
    |i_fu_74                      |   9|          2|     3|          6|
    |this_0_address0              |  14|          3|     8|         24|
    |this_0_ce0                   |  14|          3|     1|          3|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_1_fu_78               |   9|          2|  8192|      16384|
    |this_3_1_fu_86               |   9|          2|  8192|      16384|
    |this_4_1_fu_82               |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 144|         31| 25620|      51252|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |     4|   0|     4|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln153_write_p3_fu_165_ap_start_reg  |     1|   0|     1|          0|
    |grp_read_p1_fu_147_ap_start_reg          |     1|   0|     1|          0|
    |i_36_reg_317                             |     3|   0|     3|          0|
    |i_fu_74                                  |     3|   0|     3|          0|
    |icmp_ln149_reg_323                       |     1|   0|     1|          0|
    |this_1_1_fu_78                           |  8192|   0|  8192|          0|
    |this_3_1_fu_86                           |  8192|   0|  8192|          0|
    |this_3_ret2_reg_327                      |  8192|   0|  8192|          0|
    |this_4_1_fu_82                           |  8192|   0|  8192|          0|
    |this_4_ret2_reg_333                      |  8192|   0|  8192|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 40976|   0| 40976|          0|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |          Source Object          |    C Type    |
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|p_read2                         |   in|  8192|     ap_none|                          p_read2|        scalar|
|p_read3                         |   in|  8192|     ap_none|                          p_read3|        scalar|
|p_read                          |   in|  8192|     ap_none|                           p_read|        scalar|
|itr_cast                        |   in|     3|     ap_none|                         itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                           this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                           this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                           this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                           this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                           this_0|         array|
|addr1                           |   in|     8|     ap_none|                            addr1|        scalar|
|p_read1                         |   in|  8192|     ap_none|                          p_read1|        scalar|
|this_3_1_out                    |  out|  8192|      ap_vld|                     this_3_1_out|       pointer|
|this_3_1_out_ap_vld             |  out|     1|      ap_vld|                     this_3_1_out|       pointer|
|this_4_1_out                    |  out|  8192|      ap_vld|                     this_4_1_out|       pointer|
|this_4_1_out_ap_vld             |  out|     1|      ap_vld|                     this_4_1_out|       pointer|
|this_1_1_out                    |  out|  8192|      ap_vld|                     this_1_1_out|       pointer|
|this_1_1_out_ap_vld             |  out|     1|      ap_vld|                     this_1_1_out|       pointer|
+--------------------------------+-----+------+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'this_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_4_1 = alloca i32 1"   --->   Operation 10 'alloca' 'this_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_3_1 = alloca i32 1"   --->   Operation 11 'alloca' 'this_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 14 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 15 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 16 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_12 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 17 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read32 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 18 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read21 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 19 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read21, i8192 %this_3_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read32, i8192 %this_4_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_12, i8192 %this_1_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_36 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 25 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.56ns)   --->   "%icmp_ln149 = icmp_eq  i3 %i_36, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 27 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%i_37 = add i3 %i_36, i3 1" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 29 'add' 'i_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc27.split, void %for.end29.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 30 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln149 = store i3 %i_37, i3 %i" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 31 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%this_1_1_load = load i8192 %this_1_1"   --->   Operation 51 'load' 'this_1_1_load' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%this_4_1_load = load i8192 %this_4_1"   --->   Operation 52 'load' 'this_4_1_load' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_3_1_load = load i8192 %this_3_1"   --->   Operation 53 'load' 'this_3_1_load' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_1_out, i8192 %this_3_1_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_1_out, i8192 %this_4_1_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_1_out, i8192 %this_1_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i3 %i_36" [HLS_Final_vitis_src/dpu.cpp:151]   --->   Operation 32 'zext' 'zext_ln151' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.87ns)   --->   "%add_ln151 = add i8 %zext_ln151, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:151]   --->   Operation 33 'add' 'add_ln151' <Predicate = (!icmp_ln149)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/2] (1.29ns)   --->   "%call_ret8 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln151" [HLS_Final_vitis_src/dpu.cpp:151]   --->   Operation 34 'call' 'call_ret8' <Predicate = (!icmp_ln149)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%this_4_1_load_1 = load i8192 %this_4_1" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 35 'load' 'this_4_1_load_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%this_3_1_load_1 = load i8192 %this_3_1" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 36 'load' 'this_3_1_load_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%call_ret8 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln151" [HLS_Final_vitis_src/dpu.cpp:151]   --->   Operation 37 'call' 'call_ret8' <Predicate = (!icmp_ln149)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [2/2] (5.82ns)   --->   "%call_ret9 = call i16384 @dpu_unit, i8192 %call_ret8, i8192 %p_read17, i8192 %this_3_1_load_1, i8192 %this_4_1_load_1, i8 3" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 38 'call' 'call_ret9' <Predicate = (!icmp_ln149)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln149 = store i8192 %call_ret8, i8192 %this_1_1" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 39 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%call_ret9 = call i16384 @dpu_unit, i8192 %call_ret8, i8192 %p_read17, i8192 %this_3_1_load_1, i8192 %this_4_1_load_1, i8 3" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 40 'call' 'call_ret9' <Predicate = (!icmp_ln149)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%this_3_ret2 = extractvalue i16384 %call_ret9" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 41 'extractvalue' 'this_3_ret2' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_ret2 = extractvalue i16384 %call_ret9" [HLS_Final_vitis_src/dpu.cpp:152]   --->   Operation 42 'extractvalue' 'this_4_ret2' <Predicate = (!icmp_ln149)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 43 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i3 %i_36" [HLS_Final_vitis_src/dpu.cpp:151]   --->   Operation 44 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln153 = add i7 %zext_ln151_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:153]   --->   Operation 45 'add' 'add_ln153' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %add_ln153" [HLS_Final_vitis_src/dpu.cpp:153]   --->   Operation 46 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.29ns)   --->   "%call_ln153 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret2, i8 %zext_ln153" [HLS_Final_vitis_src/dpu.cpp:153]   --->   Operation 47 'call' 'call_ln153' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln149 = store i8192 %this_3_ret2, i8192 %this_3_1" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 48 'store' 'store_ln149' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln149 = store i8192 %this_4_ret2, i8192 %this_4_1" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 49 'store' 'store_ln149' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc27" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 50 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 010000]
this_1_1                   (alloca                ) [ 011100]
this_4_1                   (alloca                ) [ 011111]
this_3_1                   (alloca                ) [ 011111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
p_read17                   (read                  ) [ 001100]
addr1_read                 (read                  ) [ 001000]
itr_cast_read              (read                  ) [ 000000]
p_read_12                  (read                  ) [ 000000]
p_read32                   (read                  ) [ 000000]
p_read21                   (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i_36                       (load                  ) [ 011111]
specpipeline_ln0           (specpipeline          ) [ 000000]
icmp_ln149                 (icmp                  ) [ 011110]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
i_37                       (add                   ) [ 000000]
br_ln149                   (br                    ) [ 000000]
store_ln149                (store                 ) [ 000000]
zext_ln151                 (zext                  ) [ 000000]
add_ln151                  (add                   ) [ 000000]
this_4_1_load_1            (load                  ) [ 000000]
this_3_1_load_1            (load                  ) [ 000000]
call_ret8                  (call                  ) [ 000000]
store_ln149                (store                 ) [ 000000]
call_ret9                  (call                  ) [ 000000]
this_3_ret2                (extractvalue          ) [ 010001]
this_4_ret2                (extractvalue          ) [ 010001]
specloopname_ln149         (specloopname          ) [ 000000]
zext_ln151_1               (zext                  ) [ 000000]
add_ln153                  (add                   ) [ 000000]
zext_ln153                 (zext                  ) [ 000000]
call_ln153                 (call                  ) [ 000000]
store_ln149                (store                 ) [ 000000]
store_ln149                (store                 ) [ 000000]
br_ln149                   (br                    ) [ 000000]
this_1_1_load              (load                  ) [ 000000]
this_4_1_load              (load                  ) [ 000000]
this_3_1_load              (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_1_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_4_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_3_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read17_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8192" slack="0"/>
<pin id="92" dir="0" index="1" bw="8192" slack="0"/>
<pin id="93" dir="1" index="2" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="addr1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="itr_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_12_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8192" slack="0"/>
<pin id="110" dir="0" index="1" bw="8192" slack="0"/>
<pin id="111" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read32_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8192" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read21_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8192" slack="0"/>
<pin id="122" dir="0" index="1" bw="8192" slack="0"/>
<pin id="123" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read21/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8192" slack="0"/>
<pin id="129" dir="0" index="2" bw="8192" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8192" slack="0"/>
<pin id="136" dir="0" index="2" bw="8192" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8192" slack="0"/>
<pin id="143" dir="0" index="2" bw="8192" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_read_p1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8192" slack="0"/>
<pin id="149" dir="0" index="1" bw="8192" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_dpu_unit_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16384" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="0"/>
<pin id="157" dir="0" index="2" bw="8192" slack="2"/>
<pin id="158" dir="0" index="3" bw="8192" slack="0"/>
<pin id="159" dir="0" index="4" bw="8192" slack="0"/>
<pin id="160" dir="0" index="5" bw="3" slack="0"/>
<pin id="161" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret9/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="call_ln153_write_p3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8192" slack="0"/>
<pin id="168" dir="0" index="2" bw="8192" slack="1"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8192" slack="0"/>
<pin id="175" dir="0" index="1" bw="8192" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8192" slack="0"/>
<pin id="180" dir="0" index="1" bw="8192" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8192" slack="0"/>
<pin id="185" dir="0" index="1" bw="8192" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_36_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_36/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln149_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_37_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln149_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln151_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln151_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="this_4_1_load_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8192" slack="2"/>
<pin id="224" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_1_load_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="this_3_1_load_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8192" slack="2"/>
<pin id="228" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_1_load_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln149_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8192" slack="0"/>
<pin id="232" dir="0" index="1" bw="8192" slack="2"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="this_3_ret2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16384" slack="0"/>
<pin id="237" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret2/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="this_4_ret2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16384" slack="0"/>
<pin id="241" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret2/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln151_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="4"/>
<pin id="245" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln153_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln153_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln149_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8192" slack="1"/>
<pin id="259" dir="0" index="1" bw="8192" slack="4"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln149_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8192" slack="1"/>
<pin id="263" dir="0" index="1" bw="8192" slack="4"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="this_1_1_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8192" slack="0"/>
<pin id="267" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_1_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="this_4_1_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8192" slack="0"/>
<pin id="271" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_1_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="this_3_1_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8192" slack="0"/>
<pin id="275" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_1_load/1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="this_1_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8192" slack="0"/>
<pin id="286" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="this_4_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8192" slack="0"/>
<pin id="293" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="this_3_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8192" slack="0"/>
<pin id="301" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_read17_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="2"/>
<pin id="309" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="312" class="1005" name="addr1_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_36_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln149_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149 "/>
</bind>
</comp>

<comp id="327" class="1005" name="this_3_ret2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8192" slack="1"/>
<pin id="329" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="this_4_ret2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8192" slack="1"/>
<pin id="335" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="120" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="114" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="102" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="216" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="234"><net_src comp="147" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="154" pin="6"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="154" pin="6"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="280"><net_src comp="74" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="287"><net_src comp="78" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="294"><net_src comp="82" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="302"><net_src comp="86" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="310"><net_src comp="90" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="315"><net_src comp="96" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="320"><net_src comp="193" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="326"><net_src comp="196" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="235" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="336"><net_src comp="239" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {5 }
	Port: this_3_1_out | {1 }
	Port: this_4_1_out | {1 }
	Port: this_1_1_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : this_0 | {2 3 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_36 : 1
		icmp_ln149 : 2
		i_37 : 2
		br_ln149 : 3
		store_ln149 : 3
		this_1_1_load : 1
		this_4_1_load : 1
		this_3_1_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		add_ln151 : 1
		call_ret8 : 2
	State 3
		call_ret9 : 1
		store_ln149 : 1
	State 4
		this_3_ret2 : 1
		this_4_ret2 : 1
	State 5
		add_ln153 : 1
		zext_ln153 : 2
		call_ln153 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     grp_read_p1_fu_147     |    0    |   0.46  |    8    |    9    |
|   call   |     grp_dpu_unit_fu_154    |   768   |    0    |  57349  |  118398 |
|          | call_ln153_write_p3_fu_165 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         i_37_fu_202        |    0    |    0    |    0    |    10   |
|    add   |      add_ln151_fu_216      |    0    |    0    |    0    |    15   |
|          |      add_ln153_fu_246      |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln149_fu_196     |    0    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     p_read17_read_fu_90    |    0    |    0    |    0    |    0    |
|          |    addr1_read_read_fu_96   |    0    |    0    |    0    |    0    |
|   read   |  itr_cast_read_read_fu_102 |    0    |    0    |    0    |    0    |
|          |    p_read_12_read_fu_108   |    0    |    0    |    0    |    0    |
|          |    p_read32_read_fu_114    |    0    |    0    |    0    |    0    |
|          |    p_read21_read_fu_120    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   write_ln0_write_fu_126   |    0    |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_133   |    0    |    0    |    0    |    0    |
|          |   write_ln0_write_fu_140   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln151_fu_213     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln151_1_fu_243    |    0    |    0    |    0    |    0    |
|          |      zext_ln153_fu_252     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|     this_3_ret2_fu_235     |    0    |    0    |    0    |    0    |
|          |     this_4_ret2_fu_239     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   768   |   0.46  |  57357  |  118454 |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| addr1_read_reg_312|    8   |
|    i_36_reg_317   |    3   |
|     i_reg_277     |    3   |
| icmp_ln149_reg_323|    1   |
|  p_read17_reg_307 |  8192  |
|  this_1_1_reg_284 |  8192  |
|  this_3_1_reg_299 |  8192  |
|this_3_ret2_reg_327|  8192  |
|  this_4_1_reg_291 |  8192  |
|this_4_ret2_reg_333|  8192  |
+-------------------+--------+
|       Total       |  49167 |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57357 | 118454 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  49167 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106524 | 118454 |
+-----------+--------+--------+--------+--------+
