

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Sat Apr 12 12:19:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.724 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     105|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U725  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_41_fu_142_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln44_fu_136_p2  |      icmp|   0|  0|  12|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           6|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_40_fu_56          |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_40_fu_56             |   3|   0|    3|          0|
    |transposed_09_fu_72    |  25|   0|   25|          0|
    |transposed_4_08_fu_68  |  25|   0|   25|          0|
    |transposed_5_07_fu_64  |  25|   0|   25|          0|
    |transposed_6_06_fu_60  |  25|   0|   25|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 105|   0|  105|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_1|  return value|
|result_l2_load               |   in|   25|     ap_none|                              result_l2_load|        scalar|
|result_l2_11_load            |   in|   25|     ap_none|                           result_l2_11_load|        scalar|
|result_l2_12_load            |   in|   25|     ap_none|                           result_l2_12_load|        scalar|
|result_l2_13_load            |   in|   25|     ap_none|                           result_l2_13_load|        scalar|
|input_T_load_out             |  out|   25|      ap_vld|                            input_T_load_out|       pointer|
|input_T_load_out_ap_vld      |  out|    1|      ap_vld|                            input_T_load_out|       pointer|
|input_T_6_load_out           |  out|   25|      ap_vld|                          input_T_6_load_out|       pointer|
|input_T_6_load_out_ap_vld    |  out|    1|      ap_vld|                          input_T_6_load_out|       pointer|
|input_T_9_load_1_out         |  out|   25|      ap_vld|                        input_T_9_load_1_out|       pointer|
|input_T_9_load_1_out_ap_vld  |  out|    1|      ap_vld|                        input_T_9_load_1_out|       pointer|
|input_T_12_load_out          |  out|   25|      ap_vld|                         input_T_12_load_out|       pointer|
|input_T_12_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_12_load_out|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+

