
bldc_driver_controller_runj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc90  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  0800ce68  0800ce68  0000de68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf90  0800cf90  0000e160  2**0
                  CONTENTS
  4 .ARM          00000000  0800cf90  0800cf90  0000e160  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cf90  0800cf90  0000e160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800cf90  0800cf90  0000df90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800cf9c  0800cf9c  0000df9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800cfa4  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000081c  20000160  0800d104  0000e160  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000097c  0800d104  0000e97c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032f9d  00000000  00000000  0000e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006305  00000000  00000000  0004112d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  00047438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016c9  00000000  00000000  00049208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029e2d  00000000  00000000  0004a8d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028eb4  00000000  00000000  000746fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1447  00000000  00000000  0009d5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e9f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089bc  00000000  00000000  0018ea3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  001973f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000160 	.word	0x20000160
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800ce50 	.word	0x0800ce50

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000164 	.word	0x20000164
 8000214:	0800ce50 	.word	0x0800ce50

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b9e:	eef0 7ae7 	vabs.f32	s15, s15
 8000ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <_ZN17AS5048A_interfaceC1Ev>:
	    .command_parity_bit = 15
};



AS5048A_interface::AS5048A_interface() {
 8000bb0:	b590      	push	{r4, r7, lr}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	4a2e      	ldr	r2, [pc, #184]	@ (8000c74 <_ZN17AS5048A_interfaceC1Ev+0xc4>)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f04f 0200 	mov.w	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	@ 0x24
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f04f 0200 	mov.w	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	f04f 0200 	mov.w	r2, #0
 8000bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	f04f 0200 	mov.w	r2, #0
 8000c04:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a1b      	ldr	r2, [pc, #108]	@ (8000c78 <_ZN17AS5048A_interfaceC1Ev+0xc8>)
 8000c0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c7c <_ZN17AS5048A_interfaceC1Ev+0xcc>)
 8000c10:	649a      	str	r2, [r3, #72]	@ 0x48
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	334c      	adds	r3, #76	@ 0x4c
 8000c16:	2201      	movs	r2, #1
 8000c18:	2102      	movs	r1, #2
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 fde2 	bl	80017e4 <_ZN3EKFC1Eii>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a17      	ldr	r2, [pc, #92]	@ (8000c80 <_ZN17AS5048A_interfaceC1Ev+0xd0>)
 8000c24:	3360      	adds	r3, #96	@ 0x60
 8000c26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c2a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a14      	ldr	r2, [pc, #80]	@ (8000c84 <_ZN17AS5048A_interfaceC1Ev+0xd4>)
 8000c32:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8000c36:	4613      	mov	r3, r2
 8000c38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <_ZN17AS5048A_interfaceC1Ev+0xd8>)
 8000c42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a10      	ldr	r2, [pc, #64]	@ (8000c8c <_ZN17AS5048A_interfaceC1Ev+0xdc>)
 8000c4a:	f103 0494 	add.w	r4, r3, #148	@ 0x94
 8000c4e:	4613      	mov	r3, r2
 8000c50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000c5c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f04f 0200 	mov.w	r2, #0
 8000c66:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	// TODO Auto-generated constructor stub

}
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	0800ceec 	.word	0x0800ceec
 8000c78:	c640e400 	.word	0xc640e400
 8000c7c:	ffffcfc7 	.word	0xffffcfc7
 8000c80:	0800ce68 	.word	0x0800ce68
 8000c84:	0800ce70 	.word	0x0800ce70
 8000c88:	3089705f 	.word	0x3089705f
 8000c8c:	0800ce80 	.word	0x0800ce80

08000c90 <_ZN17AS5048A_interfaceD1Ev>:

AS5048A_interface::~AS5048A_interface() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	4a06      	ldr	r2, [pc, #24]	@ (8000cb4 <_ZN17AS5048A_interfaceD1Ev+0x24>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	334c      	adds	r3, #76	@ 0x4c
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fdb6 	bl	8001814 <_ZN3EKFD1Ev>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	0800ceec 	.word	0x0800ceec

08000cb8 <_ZN17AS5048A_interfaceD0Ev>:
AS5048A_interface::~AS5048A_interface() {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
}
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ffe5 	bl	8000c90 <_ZN17AS5048A_interfaceD1Ev>
 8000cc6:	21ac      	movs	r1, #172	@ 0xac
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f00a fe8f 	bl	800b9ec <_ZdlPvj>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <_ZN17AS5048A_interface22MagneticSensorSPI_initEv>:

/**
 * @brief Initialize SPI for Magnetic Sensor with AS5048A_SPI
*/
void AS5048A_interface::MagneticSensorSPI_init() 
{
 8000cd8:	b5b0      	push	{r4, r5, r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	struct MagneticSensorSPIConfig_s config = AS5048A_SPI;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x74>)
 8000ce2:	f107 040c 	add.w	r4, r7, #12
 8000ce6:	461d      	mov	r5, r3
 8000ce8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cec:	682b      	ldr	r3, [r5, #0]
 8000cee:	6023      	str	r3, [r4, #0]
	// angle read register of the magnetic sensor
	angle_register = config.angle_registers ? config.angle_registers : DEF_ANGLE_REGISTER;
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x22>
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	e001      	b.n	8000cfe <_ZN17AS5048A_interface22MagneticSensorSPI_initEv+0x26>
 8000cfa:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	6193      	str	r3, [r2, #24]
	// register maximum value (counts per revolution)
	cpr = pow(2, config.bit_resolution);
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	4619      	mov	r1, r3
 8000d06:	2002      	movs	r0, #2
 8000d08:	f000 fa76 	bl	80011f8 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8000d0c:	ec53 2b10 	vmov	r2, r3, d0
 8000d10:	4610      	mov	r0, r2
 8000d12:	4619      	mov	r1, r3
 8000d14:	f7ff feec 	bl	8000af0 <__aeabi_d2f>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	605a      	str	r2, [r3, #4]
	bit_resolution = config.bit_resolution;
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	609a      	str	r2, [r3, #8]

	command_parity_bit = config.command_parity_bit; 	// for backwards compatibility
 8000d24:	69fa      	ldr	r2, [r7, #28]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	60da      	str	r2, [r3, #12]
	command_rw_bit = config.command_rw_bit; 			// for backwards compatibility
 8000d2a:	69ba      	ldr	r2, [r7, #24]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	611a      	str	r2, [r3, #16]
	data_start_bit = config.data_start_bit; 			// for backwards compatibility
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	615a      	str	r2, [r3, #20]

	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2110      	movs	r1, #16
 8000d3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d3e:	f007 fe71 	bl	8008a24 <HAL_GPIO_WritePin>
}
 8000d42:	bf00      	nop
 8000d44:	3720      	adds	r7, #32
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bdb0      	pop	{r4, r5, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000000 	.word	0x20000000

08000d50 <_ZN17AS5048A_interface11Sensor_initEv>:

/**
 * @brief Initialize the variable of encoder
*/
void AS5048A_interface::Sensor_init()
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	// initialize all the internal variables of Sensor to ensure a "smooth" startup (without a 'jump' from zero)
	getSensorAngle(); 
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f000 f8cb 	bl	8000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>
	vel_angle_prev = getSensorAngle();
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f000 f8c8 	bl	8000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>
 8000d64:	eef0 7a40 	vmov.f32	s15, s0
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	vel_angle_prev_ts = micros();
 8000d6e:	f000 f935 	bl	8000fdc <_ZN17AS5048A_interface6microsEv>
 8000d72:	4603      	mov	r3, r0
 8000d74:	461a      	mov	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(1);		// Wait for collecting data
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f004 fbf2 	bl	8005564 <HAL_Delay>
	getSensorAngle();
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f000 f8b7 	bl	8000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>
	angle_prev = getSensorAngle(); 
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 f8b4 	bl	8000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>
 8000d8c:	eef0 7a40 	vmov.f32	s15, s0
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	edc3 7a07 	vstr	s15, [r3, #28]
	angle_prev_ts = micros();
 8000d96:	f000 f921 	bl	8000fdc <_ZN17AS5048A_interface6microsEv>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	621a      	str	r2, [r3, #32]


	ekf_encoder.ekf_initialize(&_ekf_s_encoder, Pdiag);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3360      	adds	r3, #96	@ 0x60
 8000db2:	461a      	mov	r2, r3
 8000db4:	f000 fd4e 	bl	8001854 <_ZN3EKF14ekf_initializeEP5ekf_tPKf>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_ZN17AS5048A_interface17spiCalcEvenParityEt>:

/**
 * @brief Utility function used to calculate even parity of word
 */
uint8_t AS5048A_interface::spiCalcEvenParity(uint16_t value) 
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	807b      	strh	r3, [r7, #2]
	uint8_t cnt = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	for (i = 0; i < 16; i++) 
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73bb      	strb	r3, [r7, #14]
 8000dd4:	e00d      	b.n	8000df2 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x32>
	{
		if (value & 0x1)
 8000dd6:	887b      	ldrh	r3, [r7, #2]
 8000dd8:	f003 0301 	and.w	r3, r3, #1
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d002      	beq.n	8000de6 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x26>
			cnt++;
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	3301      	adds	r3, #1
 8000de4:	73fb      	strb	r3, [r7, #15]
		value >>= 1;
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	085b      	lsrs	r3, r3, #1
 8000dea:	807b      	strh	r3, [r7, #2]
	for (i = 0; i < 16; i++) 
 8000dec:	7bbb      	ldrb	r3, [r7, #14]
 8000dee:	3301      	adds	r3, #1
 8000df0:	73bb      	strb	r3, [r7, #14]
 8000df2:	7bbb      	ldrb	r3, [r7, #14]
 8000df4:	2b0f      	cmp	r3, #15
 8000df6:	d9ee      	bls.n	8000dd6 <_ZN17AS5048A_interface17spiCalcEvenParityEt+0x16>
	}
	return cnt & 0x1;
 8000df8:	7bfb      	ldrb	r3, [r7, #15]
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	b2db      	uxtb	r3, r3
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <_ZN17AS5048A_interface4readEt>:
 * @brief Read a register from the SPI encoder sensor
 * 		  Takes the address of the register as a 16 bit word
 * @return the value of the register
 */
uint16_t AS5048A_interface::read(uint16_t angle_register) 
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	807b      	strh	r3, [r7, #2]
	uint16_t register_value;
	uint16_t command = angle_register;
 8000e18:	887b      	ldrh	r3, [r7, #2]
 8000e1a:	817b      	strh	r3, [r7, #10]

	if (command_rw_bit > 0)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dd0b      	ble.n	8000e3c <_ZN17AS5048A_interface4readEt+0x30>
	{
		command = angle_register | (1 << command_rw_bit);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	2201      	movs	r2, #1
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	817b      	strh	r3, [r7, #10]
	}
	if (command_parity_bit > 0)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	dd11      	ble.n	8000e68 <_ZN17AS5048A_interface4readEt+0x5c>
	{
		//Add a parity bit on the the MSB
		command |= ((uint16_t) spiCalcEvenParity(command) << command_parity_bit);
 8000e44:	897b      	ldrh	r3, [r7, #10]
 8000e46:	4619      	mov	r1, r3
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff ffb9 	bl	8000dc0 <_ZN17AS5048A_interface17spiCalcEvenParityEt>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	461a      	mov	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	b21a      	sxth	r2, r3
 8000e5c:	897b      	ldrh	r3, [r7, #10]
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	4313      	orrs	r3, r2
 8000e62:	b21b      	sxth	r3, r3
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	817b      	strh	r3, [r7, #10]
	}

	//>>>> SPI - begin transaction <<<<
	//Send the command
	//  spi->transfer16(command);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2110      	movs	r1, #16
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f007 fdd8 	bl	8008a24 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &command, (uint8_t*) &register_value, sizeof(register_value) / sizeof(uint16_t), 100);
 8000e74:	f107 020c 	add.w	r2, r7, #12
 8000e78:	f107 010a 	add.w	r1, r7, #10
 8000e7c:	2364      	movs	r3, #100	@ 0x64
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2301      	movs	r3, #1
 8000e82:	4813      	ldr	r0, [pc, #76]	@ (8000ed0 <_ZN17AS5048A_interface4readEt+0xc4>)
 8000e84:	f008 fe77 	bl	8009b76 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e90:	f007 fdc8 	bl	8008a24 <HAL_GPIO_WritePin>
//	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) & command, (uint8_t*) &register_value, sizeof(register_value) / sizeof(uint16_t), 100);
//	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);

	//>>>> SPI - end transaction <<<<

	register_value = register_value >> (1 + data_start_bit - bit_resolution); //this should shift data to the rightmost bits of the word
 8000e94:	89bb      	ldrh	r3, [r7, #12]
 8000e96:	4619      	mov	r1, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	695b      	ldr	r3, [r3, #20]
 8000e9c:	1c5a      	adds	r2, r3, #1
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	fa41 f303 	asr.w	r3, r1, r3
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	81bb      	strh	r3, [r7, #12]
	uint16_t data_mask = 0xFFFF >> (16 - bit_resolution);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	f1c3 0310 	rsb	r3, r3, #16
 8000eb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eb8:	fa42 f303 	asr.w	r3, r2, r3
 8000ebc:	81fb      	strh	r3, [r7, #14]
	return register_value & data_mask; // Return the data, stripping the non data (e.g parity) bits
 8000ebe:	89ba      	ldrh	r2, [r7, #12]
 8000ec0:	89fb      	ldrh	r3, [r7, #14]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	b29b      	uxth	r3, r3
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000708 	.word	0x20000708

08000ed4 <_ZN17AS5048A_interface11getRawCountEv>:
 * @brief Reading the raw counter of the magnetic sensor
 * 
 * @return raw data from SPI signal [16-bits word]
*/
int AS5048A_interface::getRawCount() 
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	return (int) read(angle_register);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff ff91 	bl	8000e0c <_ZN17AS5048A_interface4readEt>
 8000eea:	4603      	mov	r3, r0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>:
 * @brief Get absolute angular position from raw data of encoder
 *
 * @return absolute angular position [radians]
 */
float AS5048A_interface::getSensorAngle() 
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	return (getRawCount() / (float) cpr) * _2PI;
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff ffe9 	bl	8000ed4 <_ZN17AS5048A_interface11getRawCountEv>
 8000f02:	ee07 0a90 	vmov	s15, r0
 8000f06:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f14:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8000f28 <_ZN17AS5048A_interface14getSensorAngleEv+0x34>
 8000f18:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40c90fdb 	.word	0x40c90fdb

08000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>:
 * 
 * @return absolute angular position with number of round [radians]
 * 
*/
float AS5048A_interface::get_full_rotation_angle() 
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	return (float) full_rotations * _2PI + angle_prev;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f40:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000f60 <_ZN17AS5048A_interface23get_full_rotation_angleEv+0x34>
 8000f44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f4e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000f52:	eeb0 0a67 	vmov.f32	s0, s15
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	40c90fdb 	.word	0x40c90fdb

08000f64 <_ZN17AS5048A_interface18getMechanicalAngleEv>:

/**
 * @brief Get absolute angular position from last call updateSensor function
*/
float AS5048A_interface::getMechanicalAngle() 
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	return angle_prev;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69db      	ldr	r3, [r3, #28]
 8000f70:	ee07 3a90 	vmov	s15, r3
}
 8000f74:	eeb0 0a67 	vmov.f32	s0, s15
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <_ZN17AS5048A_interface15electricalAngleEv>:
 * @brief Calculate electrical angular position from absoulute angular position 
 * 
 * @return electrical angular position [radians]
*/
float AS5048A_interface::electricalAngle() 
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	ed2d 8b02 	vpush	{d8}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	return _normalizeAngle((float) (sensor_direction * pole_pairs) * getMechanicalAngle() - zero_electric_angle);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f94:	4a10      	ldr	r2, [pc, #64]	@ (8000fd8 <_ZN17AS5048A_interface15electricalAngleEv+0x54>)
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	fb02 f303 	mul.w	r3, r2, r3
 8000f9c:	ee07 3a90 	vmov	s15, r3
 8000fa0:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f7ff ffdd 	bl	8000f64 <_ZN17AS5048A_interface18getMechanicalAngleEv>
 8000faa:	eef0 7a40 	vmov.f32	s15, s0
 8000fae:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fc0:	f001 fd66 	bl	8002a90 <_Z15_normalizeAnglef>
 8000fc4:	eef0 7a40 	vmov.f32	s15, s0
}
 8000fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	ecbd 8b02 	vpop	{d8}
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200000a8 	.word	0x200000a8

08000fdc <_ZN17AS5048A_interface6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t AS5048A_interface::micros(void) 
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8000fe0:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <_ZN17AS5048A_interface6microsEv+0x24>)
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <_ZN17AS5048A_interface6microsEv+0x28>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4907      	ldr	r1, [pc, #28]	@ (8001008 <_ZN17AS5048A_interface6microsEv+0x2c>)
 8000fea:	fba1 1303 	umull	r1, r3, r1, r3
 8000fee:	0c9b      	lsrs	r3, r3, #18
 8000ff0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e0001000 	.word	0xe0001000
 8001004:	200000f4 	.word	0x200000f4
 8001008:	431bde83 	.word	0x431bde83

0800100c <_ZN17AS5048A_interface12updateSensorEv>:
/**
 * @brief Update parameter of encoder 
 * 	- should be used in the loop
*/
void AS5048A_interface::updateSensor() 
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	float angle_current = getSensorAngle();
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff6d 	bl	8000ef4 <_ZN17AS5048A_interface14getSensorAngleEv>
 800101a:	ed87 0a03 	vstr	s0, [r7, #12]
	angle_prev_ts = micros();
 800101e:	f7ff ffdd 	bl	8000fdc <_ZN17AS5048A_interface6microsEv>
 8001022:	4603      	mov	r3, r0
 8001024:	461a      	mov	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	621a      	str	r2, [r3, #32]
	float d_angle = angle_current - angle_prev;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001030:	ed97 7a03 	vldr	s14, [r7, #12]
 8001034:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001038:	edc7 7a02 	vstr	s15, [r7, #8]
	// if overflow happened track it as full rotation
	if (abs(d_angle) > (0.8f * _2PI))
 800103c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001040:	f7ff fda6 	bl	8000b90 <_ZSt3absf>
 8001044:	eef0 7a40 	vmov.f32	s15, s0
 8001048:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001090 <_ZN17AS5048A_interface12updateSensorEv+0x84>
 800104c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001054:	bfcc      	ite	gt
 8001056:	2301      	movgt	r3, #1
 8001058:	2300      	movle	r3, #0
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00f      	beq.n	8001080 <_ZN17AS5048A_interface12updateSensorEv+0x74>
		full_rotations += (d_angle > 0) ? -1 : 1;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001064:	edd7 7a02 	vldr	s15, [r7, #8]
 8001068:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800106c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001070:	dd02      	ble.n	8001078 <_ZN17AS5048A_interface12updateSensorEv+0x6c>
 8001072:	f04f 32ff 	mov.w	r2, #4294967295
 8001076:	e000      	b.n	800107a <_ZN17AS5048A_interface12updateSensorEv+0x6e>
 8001078:	2201      	movs	r2, #1
 800107a:	441a      	add	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	639a      	str	r2, [r3, #56]	@ 0x38
	angle_prev = angle_current;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	61da      	str	r2, [r3, #28]

//	getShaftVelocity();
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40a0d97c 	.word	0x40a0d97c

08001094 <_ZN17AS5048A_interface14updateVelocityEv>:

void AS5048A_interface::updateVelocity()
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b08a      	sub	sp, #40	@ 0x28
 8001098:	af02      	add	r7, sp, #8
 800109a:	6078      	str	r0, [r7, #4]
	// calculate sample time
	float Ts = 1e-3f;
 800109c:	4b3f      	ldr	r3, [pc, #252]	@ (800119c <_ZN17AS5048A_interface14updateVelocityEv+0x108>)
 800109e:	61fb      	str	r3, [r7, #28]

	// [2] EKF Velocity estimation
	_float_t angle_measurement = get_full_rotation_angle();
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ff43 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 80010a6:	eef0 7a40 	vmov.f32	s15, s0
 80010aa:	edc7 7a06 	vstr	s15, [r7, #24]
	
    _float_t fx[EKF_N];
    fx[0] = _ekf_s_encoder.x[0] + _ekf_s_encoder.x[1] * Ts;   // Angle update
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b2:	ed93 7a00 	vldr	s14, [r3]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ba:	3304      	adds	r3, #4
 80010bc:	edd3 6a00 	vldr	s13, [r3]
 80010c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80010c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010cc:	edc7 7a04 	vstr	s15, [r7, #16]
    fx[1] = _ekf_s_encoder.x[1];                    // Velocity remains the same
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	617b      	str	r3, [r7, #20]
    ekf_encoder.ekf_predict(&_ekf_s_encoder, fx, F, Q);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f103 0494 	add.w	r4, r3, #148	@ 0x94
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3380      	adds	r3, #128	@ 0x80
 80010ee:	f107 0210 	add.w	r2, r7, #16
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	4623      	mov	r3, r4
 80010f6:	f000 fc14 	bl	8001922 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_>

    _float_t hx[EKF_N];
    hx[0] = _ekf_s_encoder.x[0];  // Predicted measurement
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	60bb      	str	r3, [r7, #8]
    ekf_encoder.ekf_update(&_ekf_s_encoder, &angle_measurement, hx, H, R);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	33a4      	adds	r3, #164	@ 0xa4
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	3290      	adds	r2, #144	@ 0x90
 8001116:	f107 0508 	add.w	r5, r7, #8
 800111a:	f107 0418 	add.w	r4, r7, #24
 800111e:	9201      	str	r2, [sp, #4]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	462b      	mov	r3, r5
 8001124:	4622      	mov	r2, r4
 8001126:	f000 fd08 	bl	8001b3a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_>

    vel_prev_EKF = LPF_velocity(_ekf_s_encoder.x[1]);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112e:	3304      	adds	r3, #4
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	eeb0 0a67 	vmov.f32	s0, s15
 8001138:	4819      	ldr	r0, [pc, #100]	@ (80011a0 <_ZN17AS5048A_interface14updateVelocityEv+0x10c>)
 800113a:	f001 fd2f 	bl	8002b9c <_ZN13LowPassFilterclEf>
 800113e:	eef0 7a40 	vmov.f32	s15, s0
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34



    // [1] Velocity calculation
    vel_prev = ((float)(full_rotations - vel_full_rotations) * _2PI + (angle_prev - vel_angle_prev)) / Ts;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80011a4 <_ZN17AS5048A_interface14updateVelocityEv+0x110>
 800115e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	edd3 6a07 	vldr	s13, [r3, #28]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800116e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001172:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001176:	ed97 7a07 	vldr	s14, [r7, #28]
 800117a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// save variables for next iteration
	vel_angle_prev = angle_prev;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69da      	ldr	r2, [r3, #28]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	625a      	str	r2, [r3, #36]	@ 0x24
	vel_full_rotations = full_rotations;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	63da      	str	r2, [r3, #60]	@ 0x3c
	// Low pass filter
//	vel_prev_LPF = sensor_direction * LPF_velocity(vel_prev);
}
 8001194:	bf00      	nop
 8001196:	3720      	adds	r7, #32
 8001198:	46bd      	mov	sp, r7
 800119a:	bdb0      	pop	{r4, r5, r7, pc}
 800119c:	3a83126f 	.word	0x3a83126f
 80011a0:	20000230 	.word	0x20000230
 80011a4:	40c90fdb 	.word	0x40c90fdb

080011a8 <_ZN17AS5048A_interface13getShaftAngleEv>:
 * Get filtered absolute angular position from encoder with sensor direction
 *
 * @return absolute angular position with sensor direction [radians]
*/
float AS5048A_interface::getShaftAngle() 
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	ed2d 8b02 	vpush	{d8}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	return sensor_direction * LPF_position(get_full_rotation_angle()) - sensor_offset;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff feb3 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 80011c6:	eef0 7a40 	vmov.f32	s15, s0
 80011ca:	eeb0 0a67 	vmov.f32	s0, s15
 80011ce:	4809      	ldr	r0, [pc, #36]	@ (80011f4 <_ZN17AS5048A_interface13getShaftAngleEv+0x4c>)
 80011d0:	f001 fce4 	bl	8002b9c <_ZN13LowPassFilterclEf>
 80011d4:	eef0 7a40 	vmov.f32	s15, s0
 80011d8:	ee28 7a27 	vmul.f32	s14, s16, s15
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80011e2:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80011e6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	ecbd 8b02 	vpop	{d8}
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000224 	.word	0x20000224

080011f8 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80011f8:	b5b0      	push	{r4, r5, r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff f95a 	bl	80004bc <__aeabi_i2d>
 8001208:	4604      	mov	r4, r0
 800120a:	460d      	mov	r5, r1
 800120c:	6838      	ldr	r0, [r7, #0]
 800120e:	f7ff f955 	bl	80004bc <__aeabi_i2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	ec43 2b11 	vmov	d1, r2, r3
 800121a:	ec45 4b10 	vmov	d0, r4, r5
 800121e:	f00a fc07 	bl	800ba30 <pow>
 8001222:	eeb0 7a40 	vmov.f32	s14, s0
 8001226:	eef0 7a60 	vmov.f32	s15, s1
    }
 800122a:	eeb0 0a47 	vmov.f32	s0, s14
 800122e:	eef0 0a67 	vmov.f32	s1, s15
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bdb0      	pop	{r4, r5, r7, pc}

08001238 <_ZN12CurrentSenseC1Ev>:

#include <CurrentSense.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU


CurrentSense::CurrentSense() 
 8001238:	b5b0      	push	{r4, r5, r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	4a4d      	ldr	r2, [pc, #308]	@ (8001378 <_ZN12CurrentSenseC1Ev+0x140>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	334c      	adds	r3, #76	@ 0x4c
 800124a:	2201      	movs	r2, #1
 800124c:	2102      	movs	r1, #2
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fac8 	bl	80017e4 <_ZN3EKFC1Eii>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a49      	ldr	r2, [pc, #292]	@ (800137c <_ZN12CurrentSenseC1Ev+0x144>)
 8001258:	3360      	adds	r3, #96	@ 0x60
 800125a:	ca07      	ldmia	r2, {r0, r1, r2}
 800125c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a47      	ldr	r2, [pc, #284]	@ (8001380 <_ZN12CurrentSenseC1Ev+0x148>)
 8001264:	f103 049c 	add.w	r4, r3, #156	@ 0x9c
 8001268:	4615      	mov	r5, r2
 800126a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800126c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001270:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001272:	682b      	ldr	r3, [r5, #0]
 8001274:	6023      	str	r3, [r4, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a41      	ldr	r2, [pc, #260]	@ (8001380 <_ZN12CurrentSenseC1Ev+0x148>)
 800127a:	f103 04c0 	add.w	r4, r3, #192	@ 0xc0
 800127e:	4615      	mov	r5, r2
 8001280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001288:	682b      	ldr	r3, [r5, #0]
 800128a:	6023      	str	r3, [r4, #0]
 800128c:	4b3d      	ldr	r3, [pc, #244]	@ (8001384 <_ZN12CurrentSenseC1Ev+0x14c>)
 800128e:	ed93 7a00 	vldr	s14, [r3]
 8001292:	4b3d      	ldr	r3, [pc, #244]	@ (8001388 <_ZN12CurrentSenseC1Ev+0x150>)
 8001294:	edd3 7a00 	vldr	s15, [r3]
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800138c <_ZN12CurrentSenseC1Ev+0x154>
 80012a0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80012a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001390 <_ZN12CurrentSenseC1Ev+0x158>)
 80012a6:	ed93 7a00 	vldr	s14, [r3]
 80012aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edc3 7a39 	vstr	s15, [r3, #228]	@ 0xe4
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80012da:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <_ZN12CurrentSenseC1Ev+0x14c>)
 80012dc:	ed93 7a00 	vldr	s14, [r3]
 80012e0:	4b29      	ldr	r3, [pc, #164]	@ (8001388 <_ZN12CurrentSenseC1Ev+0x150>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ea:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800138c <_ZN12CurrentSenseC1Ev+0x154>
 80012ee:	ee67 6a87 	vmul.f32	s13, s15, s14
 80012f2:	4b27      	ldr	r3, [pc, #156]	@ (8001390 <_ZN12CurrentSenseC1Ev+0x158>)
 80012f4:	ed93 7a00 	vldr	s14, [r3]
 80012f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001300:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f04f 0200 	mov.w	r2, #0
 8001324:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8001328:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <_ZN12CurrentSenseC1Ev+0x14c>)
 800132a:	ed93 7a00 	vldr	s14, [r3]
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <_ZN12CurrentSenseC1Ev+0x150>)
 8001330:	edd3 7a00 	vldr	s15, [r3]
 8001334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001338:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800138c <_ZN12CurrentSenseC1Ev+0x154>
 800133c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001340:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <_ZN12CurrentSenseC1Ev+0x158>)
 8001342:	ed93 7a00 	vldr	s14, [r3]
 8001346:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800134e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edc3 7a41 	vstr	s15, [r3, #260]	@ 0x104
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a0e      	ldr	r2, [pc, #56]	@ (8001394 <_ZN12CurrentSenseC1Ev+0x15c>)
 800135c:	f503 7484 	add.w	r4, r3, #264	@ 0x108
 8001360:	4615      	mov	r5, r2
 8001362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001366:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001368:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800136a:	682b      	ldr	r3, [r5, #0]
 800136c:	6023      	str	r3, [r4, #0]
{
	
}
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bdb0      	pop	{r4, r5, r7, pc}
 8001378:	0800cefc 	.word	0x0800cefc
 800137c:	0800ce90 	.word	0x0800ce90
 8001380:	0800ce9c 	.word	0x0800ce9c
 8001384:	20000098 	.word	0x20000098
 8001388:	200000a0 	.word	0x200000a0
 800138c:	3a83126f 	.word	0x3a83126f
 8001390:	200000a4 	.word	0x200000a4
 8001394:	0800cec0 	.word	0x0800cec0

08001398 <_ZN12CurrentSenseD1Ev>:

CurrentSense::~CurrentSense() 
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	4a06      	ldr	r2, [pc, #24]	@ (80013bc <_ZN12CurrentSenseD1Ev+0x24>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	334c      	adds	r3, #76	@ 0x4c
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 fa32 	bl	8001814 <_ZN3EKFD1Ev>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	0800cefc 	.word	0x0800cefc

080013c0 <_ZN12CurrentSenseD0Ev>:
CurrentSense::~CurrentSense() 
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
}
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ffe5 	bl	8001398 <_ZN12CurrentSenseD1Ev>
 80013ce:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f00a fb0a 	bl	800b9ec <_ZdlPvj>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <_ZN12CurrentSense16initCurrentsenseEff>:
/**
 * @brief Initialize Direct Memory Access (DMA) for Analog to Digital Convertor (ADC)
 * 			, which use to read current sensor signals 
*/
void CurrentSense::initCurrentsense(float _shunt_resistor, float _gain) 
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80013f0:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, adcResultDMA_a, 1);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3304      	adds	r3, #4
 80013f8:	2201      	movs	r2, #1
 80013fa:	4619      	mov	r1, r3
 80013fc:	480c      	ldr	r0, [pc, #48]	@ (8001430 <_ZN12CurrentSense16initCurrentsenseEff+0x4c>)
 80013fe:	f004 fcc1 	bl	8005d84 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adcResultDMA_c, 1);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3308      	adds	r3, #8
 8001406:	2201      	movs	r2, #1
 8001408:	4619      	mov	r1, r3
 800140a:	480a      	ldr	r0, [pc, #40]	@ (8001434 <_ZN12CurrentSense16initCurrentsenseEff+0x50>)
 800140c:	f004 fcba 	bl	8005d84 <HAL_ADC_Start_DMA>

	R_sense = _shunt_resistor;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	635a      	str	r2, [r3, #52]	@ 0x34
	gain_a = _gain;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	629a      	str	r2, [r3, #40]	@ 0x28
	gain_b = _gain;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	62da      	str	r2, [r3, #44]	@ 0x2c
	gain_c = _gain;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001428:	bf00      	nop
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000488 	.word	0x20000488
 8001434:	200004f4 	.word	0x200004f4

08001438 <_ZN12CurrentSense16calibrateOffsetsEv>:

/**
 * @brief Calibrate current offset in initial steady state (first 1000 iterations)
*/
void CurrentSense::calibrateOffsets() 
{
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	const int calibration_rounds = 1000;
 8001440:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001444:	60bb      	str	r3, [r7, #8]
	// find adc offset = zero current voltage
	offset_ia = 0;
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9c1 2304 	strd	r2, r3, [r1, #16]
	offset_ib = 0;
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	e9c1 2306 	strd	r2, r3, [r1, #24]
	offset_ic = 0;
 8001462:	6879      	ldr	r1, [r7, #4]
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 0300 	mov.w	r3, #0
 800146c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	// read the adc voltage 1000 times ( arbitrary number )
	for (int i = 0; i < calibration_rounds; i++) 
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	e02b      	b.n	80014ce <_ZN12CurrentSense16calibrateOffsetsEv+0x96>
	{
		offset_ia += adcResultDMA_a[0];
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f80b 	bl	800049c <__aeabi_ui2d>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4620      	mov	r0, r4
 800148c:	4629      	mov	r1, r5
 800148e:	f7fe fec9 	bl	8000224 <__adddf3>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	e9c1 2304 	strd	r2, r3, [r1, #16]
//		offset_ib += adcResultDMA[0];
		offset_ic += adcResultDMA_c[0];
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7fe fff8 	bl	800049c <__aeabi_ui2d>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4620      	mov	r0, r4
 80014b2:	4629      	mov	r1, r5
 80014b4:	f7fe feb6 	bl	8000224 <__adddf3>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	6879      	ldr	r1, [r7, #4]
 80014be:	e9c1 2308 	strd	r2, r3, [r1, #32]
		HAL_Delay(1);
 80014c2:	2001      	movs	r0, #1
 80014c4:	f004 f84e 	bl	8005564 <HAL_Delay>
	for (int i = 0; i < calibration_rounds; i++) 
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	3301      	adds	r3, #1
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014d4:	dbcf      	blt.n	8001476 <_ZN12CurrentSense16calibrateOffsetsEv+0x3e>
	}
	// calculate the mean offsets
	offset_ia = offset_ia / calibration_rounds;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80014dc:	f04f 0200 	mov.w	r2, #0
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <_ZN12CurrentSense16calibrateOffsetsEv+0xdc>)
 80014e2:	f7ff f97f 	bl	80007e4 <__aeabi_ddiv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	e9c1 2304 	strd	r2, r3, [r1, #16]
//	offset_ib = offset_ib / calibration_rounds;
	offset_ic = offset_ic / calibration_rounds;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <_ZN12CurrentSense16calibrateOffsetsEv+0xdc>)
 80014fc:	f7ff f972 	bl	80007e4 <__aeabi_ddiv>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	6879      	ldr	r1, [r7, #4]
 8001506:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bdb0      	pop	{r4, r5, r7, pc}
 8001512:	bf00      	nop
 8001514:	408f4000 	.word	0x408f4000

08001518 <_ZN12CurrentSense16getPhaseCurrentsEv>:
 * @note the value 3.05 to 0.25 is the range of ADC signal from DRV8323RH, please see Datasheet.
 * 
 * @return  Phase current in Struct PhaseCurrent_s (Amperes)
*/
struct PhaseCurrent_s CurrentSense::getPhaseCurrents() 
{
 8001518:	b5b0      	push	{r4, r5, r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6178      	str	r0, [r7, #20]
//	struct PhaseCurrent_s current;
	current.a = ((offset_ia - adcResultDMA_a[0]) * (3.3 / 4096.0)) / (R_sense * gain_a);
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ffb6 	bl	800049c <__aeabi_ui2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7fe fe72 	bl	8000220 <__aeabi_dsub>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4610      	mov	r0, r2
 8001542:	4619      	mov	r1, r3
 8001544:	a33a      	add	r3, pc, #232	@ (adr r3, 8001630 <_ZN12CurrentSense16getPhaseCurrentsEv+0x118>)
 8001546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154a:	f7ff f821 	bl	8000590 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4614      	mov	r4, r2
 8001554:	461d      	mov	r5, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001566:	ee17 0a90 	vmov	r0, s15
 800156a:	f7fe ffb9 	bl	80004e0 <__aeabi_f2d>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7ff f935 	bl	80007e4 <__aeabi_ddiv>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4610      	mov	r0, r2
 8001580:	4619      	mov	r1, r3
 8001582:	f7ff fab5 	bl	8000af0 <__aeabi_d2f>
 8001586:	4602      	mov	r2, r0
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	639a      	str	r2, [r3, #56]	@ 0x38
//	current.b = ((offset_ib - adcResultDMA_b[0]) * (3.3 / 4096.0)) / (R_sense * gain_b);
	current.c = ((offset_ic - adcResultDMA_c[0]) * (3.3 / 4096.0)) / (R_sense * gain_c);
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe ff80 	bl	800049c <__aeabi_ui2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4620      	mov	r0, r4
 80015a2:	4629      	mov	r1, r5
 80015a4:	f7fe fe3c 	bl	8000220 <__aeabi_dsub>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	4610      	mov	r0, r2
 80015ae:	4619      	mov	r1, r3
 80015b0:	a31f      	add	r3, pc, #124	@ (adr r3, 8001630 <_ZN12CurrentSense16getPhaseCurrentsEv+0x118>)
 80015b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b6:	f7fe ffeb 	bl	8000590 <__aeabi_dmul>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4614      	mov	r4, r2
 80015c0:	461d      	mov	r5, r3
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80015ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d2:	ee17 0a90 	vmov	r0, s15
 80015d6:	f7fe ff83 	bl	80004e0 <__aeabi_f2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4620      	mov	r0, r4
 80015e0:	4629      	mov	r1, r5
 80015e2:	f7ff f8ff 	bl	80007e4 <__aeabi_ddiv>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f7ff fa7f 	bl	8000af0 <__aeabi_d2f>
 80015f2:	4602      	mov	r2, r0
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	641a      	str	r2, [r3, #64]	@ 0x40
//    current.b = - current.a  - current.c; // --(1)
	return current;
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	3238      	adds	r2, #56	@ 0x38
 8001600:	ca07      	ldmia	r2, {r0, r1, r2}
 8001602:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001606:	69f9      	ldr	r1, [r7, #28]
 8001608:	6a3a      	ldr	r2, [r7, #32]
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	ee06 1a90 	vmov	s13, r1
 8001610:	ee07 2a10 	vmov	s14, r2
 8001614:	ee07 3a90 	vmov	s15, r3
}
 8001618:	eeb0 0a66 	vmov.f32	s0, s13
 800161c:	eef0 0a47 	vmov.f32	s1, s14
 8001620:	eeb0 1a67 	vmov.f32	s2, s15
 8001624:	3728      	adds	r7, #40	@ 0x28
 8001626:	46bd      	mov	sp, r7
 8001628:	bdb0      	pop	{r4, r5, r7, pc}
 800162a:	bf00      	nop
 800162c:	f3af 8000 	nop.w
 8001630:	66666666 	.word	0x66666666
 8001634:	3f4a6666 	.word	0x3f4a6666

08001638 <_ZN12CurrentSense14getFOCCurrentsEf>:
 * @note function calculate by Clarke-Park transform of the phase currents
 * 
 * @return  DQ current in Struct DQCurrent_s (Amperes)
*/
struct DQCurrent_s CurrentSense::getFOCCurrents(float angle_el) 
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b08b      	sub	sp, #44	@ 0x2c
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	ed87 0a02 	vstr	s0, [r7, #8]
	// read current phase currents
//	struct PhaseCurrent_s current = getPhaseCurrents(); //Ia, Ib, Ic
	current = getPhaseCurrents(); //Ia,Ib,Ic
 8001644:	68fc      	ldr	r4, [r7, #12]
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f7ff ff66 	bl	8001518 <_ZN12CurrentSense16getPhaseCurrentsEv>
 800164c:	eef0 6a40 	vmov.f32	s13, s0
 8001650:	eeb0 7a60 	vmov.f32	s14, s1
 8001654:	eef0 7a41 	vmov.f32	s15, s2
 8001658:	edc4 6a0e 	vstr	s13, [r4, #56]	@ 0x38
 800165c:	ed84 7a0f 	vstr	s14, [r4, #60]	@ 0x3c
 8001660:	edc4 7a10 	vstr	s15, [r4, #64]	@ 0x40
//    float a = current.a - mid;
//    float b = current.b - mid;
//    i_alpha = a;
//    i_beta = _1_SQRT3 * a + _2_SQRT3 * b;

	i_alpha = current.a;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
	i_beta = (-(_1_SQRT3) * current.a) + (-(_2_SQRT3) * current.c);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001670:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001714 <_ZN12CurrentSense14getFOCCurrentsEf+0xdc>
 8001674:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800167e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001718 <_ZN12CurrentSense14getFOCCurrentsEf+0xe0>
 8001682:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168a:	edc7 7a08 	vstr	s15, [r7, #32]

	// calculate park transform
	float ct = _cos(angle_el);
 800168e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001692:	f001 f91d 	bl	80028d0 <_Z4_cosf>
 8001696:	ed87 0a07 	vstr	s0, [r7, #28]
	float st = _sin(angle_el);
 800169a:	ed97 0a02 	vldr	s0, [r7, #8]
 800169e:	f001 f89f 	bl	80027e0 <_Z4_sinf>
 80016a2:	ed87 0a06 	vstr	s0, [r7, #24]

//	struct DQCurrent_s dq_current;		// Id, Iq

	dq_current.d = i_alpha * ct + i_beta  * st;
 80016a6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80016aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b2:	edd7 6a08 	vldr	s13, [r7, #32]
 80016b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80016ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	dq_current.q = i_beta  * ct - i_alpha * st;
 80016c8:	ed97 7a08 	vldr	s14, [r7, #32]
 80016cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80016d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016d4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80016d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80016dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	return dq_current;
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	3244      	adds	r2, #68	@ 0x44
 80016f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	ee07 2a10 	vmov	s14, r2
 8001702:	ee07 3a90 	vmov	s15, r3
}
 8001706:	eeb0 0a47 	vmov.f32	s0, s14
 800170a:	eef0 0a67 	vmov.f32	s1, s15
 800170e:	372c      	adds	r7, #44	@ 0x2c
 8001710:	46bd      	mov	sp, r7
 8001712:	bd90      	pop	{r4, r7, pc}
 8001714:	bf13cd3a 	.word	0xbf13cd3a
 8001718:	bf93cd3a 	.word	0xbf93cd3a

0800171c <_ZN6can_fdC1Ei>:
 *      Author: WINDOWS 11
 */

#include <can_fd.h>

can_fd::can_fd(int can_id)
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
{
	motor_id = can_id;
 8001726:	683a      	ldr	r2, [r7, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	609a      	str	r2, [r3, #8]
}
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
	...

0800173c <_ZN6can_fd6ConfigEv>:

void can_fd::Config()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	// Configure the filter to accept all messages (optional, adjust as needed)
	FDCAN_FilterTypeDef filterConfig;
    filterConfig.IdType = FDCAN_STANDARD_ID;       // Standard Identifier (11 bits)
 8001744:	2300      	movs	r3, #0
 8001746:	60bb      	str	r3, [r7, #8]
    filterConfig.FilterIndex = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
    filterConfig.FilterType = FDCAN_FILTER_MASK;
 800174c:	2302      	movs	r3, #2
 800174e:	613b      	str	r3, [r7, #16]
    filterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001750:	2301      	movs	r3, #1
 8001752:	617b      	str	r3, [r7, #20]
    filterConfig.FilterID1 = 0x1;               // Accept all IDs
 8001754:	2301      	movs	r3, #1
 8001756:	61bb      	str	r3, [r7, #24]
    filterConfig.FilterID2 = 0x7ff;               // Mask for all bits
 8001758:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800175c:	61fb      	str	r3, [r7, #28]

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &filterConfig) != HAL_OK)
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	4619      	mov	r1, r3
 8001764:	4816      	ldr	r0, [pc, #88]	@ (80017c0 <_ZN6can_fd6ConfigEv+0x84>)
 8001766:	f006 facf 	bl	8007d08 <HAL_FDCAN_ConfigFilter>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	bf14      	ite	ne
 8001770:	2301      	movne	r3, #1
 8001772:	2300      	moveq	r3, #0
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <_ZN6can_fd6ConfigEv+0x42>
    {
        Error_Handler();
 800177a:	f003 fa8d 	bl	8004c98 <Error_Handler>
    }
    // Start the FDCAN module
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 800177e:	4810      	ldr	r0, [pc, #64]	@ (80017c0 <_ZN6can_fd6ConfigEv+0x84>)
 8001780:	f006 fb1c 	bl	8007dbc <HAL_FDCAN_Start>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	bf14      	ite	ne
 800178a:	2301      	movne	r3, #1
 800178c:	2300      	moveq	r3, #0
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <_ZN6can_fd6ConfigEv+0x5c>
    {
        Error_Handler();
 8001794:	f003 fa80 	bl	8004c98 <Error_Handler>
    }
    // Activate the notification for RX FIFO 0
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001798:	2200      	movs	r2, #0
 800179a:	2101      	movs	r1, #1
 800179c:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <_ZN6can_fd6ConfigEv+0x84>)
 800179e:	f006 fc3d 	bl	800801c <HAL_FDCAN_ActivateNotification>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bf14      	ite	ne
 80017a8:	2301      	movne	r3, #1
 80017aa:	2300      	moveq	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <_ZN6can_fd6ConfigEv+0x7a>
    {
        Error_Handler();
 80017b2:	f003 fa71 	bl	8004c98 <Error_Handler>
    }
}
 80017b6:	bf00      	nop
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	2000066c 	.word	0x2000066c

080017c4 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80017ce:	ed97 0a01 	vldr	s0, [r7, #4]
 80017d2:	f00a f9bd 	bl	800bb50 <sqrtf>
 80017d6:	eef0 7a40 	vmov.f32	s15, s0
 80017da:	eeb0 0a67 	vmov.f32	s0, s15
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZN3EKFC1Eii>:
#include "ekf.h"

// EKF ///////////////////////////////////////////////////////////////////////
EKF::EKF(int n, int m) : EKF_N(n), EKF_M(m){}
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <_ZN3EKFC1Eii+0x2c>)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4618      	mov	r0, r3
 8001806:	3714      	adds	r7, #20
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	0800cf0c 	.word	0x0800cf0c

08001814 <_ZN3EKFD1Ev>:

EKF::~EKF(){}
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	4a04      	ldr	r2, [pc, #16]	@ (8001830 <_ZN3EKFD1Ev+0x1c>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	0800cf0c 	.word	0x0800cf0c

08001834 <_ZN3EKFD0Ev>:
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff ffe9 	bl	8001814 <_ZN3EKFD1Ev>
 8001842:	210c      	movs	r1, #12
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f00a f8d1 	bl	800b9ec <_ZdlPvj>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_ZN3EKF14ekf_initializeEP5ekf_tPKf>:
 * @param ekf pointer to an ekf_t structure
 * @param pdiag a vector of length EKF_N containing the initial values for the
 * covariance matrix diagonal
 */
void EKF::ekf_initialize(ekf_t* ekf, const _float_t* pdiag) 
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
    ekf->x = new _float_t[EKF_N];
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001868:	4293      	cmp	r3, r2
 800186a:	d201      	bcs.n	8001870 <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x1c>
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	e001      	b.n	8001874 <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x20>
 8001870:	f04f 33ff 	mov.w	r3, #4294967295
 8001874:	4618      	mov	r0, r3
 8001876:	f00a f8bd 	bl	800b9f4 <_Znaj>
 800187a:	4603      	mov	r3, r0
 800187c:	461a      	mov	r2, r3
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	601a      	str	r2, [r3, #0]
    ekf->P = new _float_t[EKF_N * EKF_N];
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	6852      	ldr	r2, [r2, #4]
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001892:	4293      	cmp	r3, r2
 8001894:	d201      	bcs.n	800189a <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x46>
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	e001      	b.n	800189e <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x4a>
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	4618      	mov	r0, r3
 80018a0:	f00a f8a8 	bl	800b9f4 <_Znaj>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < EKF_N; ++i) 
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	e02d      	b.n	800190e <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0xba>
    {
        for (int j = 0; j < EKF_N; ++j) 
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	e01a      	b.n	80018ee <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x9a>
        {
            ekf->P[i * EKF_N + j] = i == j ? pdiag[i] : 0;
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d105      	bne.n	80018cc <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x78>
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	4413      	add	r3, r2
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	e001      	b.n	80018d0 <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x7c>
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	68ba      	ldr	r2, [r7, #8]
 80018d2:	6851      	ldr	r1, [r2, #4]
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	6852      	ldr	r2, [r2, #4]
 80018d8:	6978      	ldr	r0, [r7, #20]
 80018da:	fb02 f000 	mul.w	r0, r2, r0
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	4402      	add	r2, r0
 80018e2:	0092      	lsls	r2, r2, #2
 80018e4:	440a      	add	r2, r1
 80018e6:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < EKF_N; ++j) 
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	3301      	adds	r3, #1
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	dbdf      	blt.n	80018b8 <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x64>
        }
        ekf->x[i] = 0;
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < EKF_N; ++i) 
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	3301      	adds	r3, #1
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbcc      	blt.n	80018b2 <_ZN3EKF14ekf_initializeEP5ekf_tPKf+0x5e>
    }
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_>:
  * @param F Jacobian of state-transition function
  * @param Q process noise matrix
  *
  */
void EKF::ekf_predict(ekf_t* ekf, const _float_t* fx, const _float_t* F, const _float_t* Q) 
{
 8001922:	b590      	push	{r4, r7, lr}
 8001924:	b08d      	sub	sp, #52	@ 0x34
 8001926:	af04      	add	r7, sp, #16
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
 800192e:	603b      	str	r3, [r7, #0]
    // \hat{x}_k = f(\hat{x}_{k-1}, u_k)
    memcpy(ekf->x, fx, EKF_N * sizeof(_float_t));
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	461a      	mov	r2, r3
 800193c:	6879      	ldr	r1, [r7, #4]
 800193e:	f00b fa2f 	bl	800cda0 <memcpy>

    // P_k = F_{k-1} P_{k-1} F^T_{k-1} + Q_{k-1}
    _float_t* FP = new _float_t[EKF_N * EKF_N]();
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	6852      	ldr	r2, [r2, #4]
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	461c      	mov	r4, r3
 8001950:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8001954:	429c      	cmp	r4, r3
 8001956:	d201      	bcs.n	800195c <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x3a>
 8001958:	00a3      	lsls	r3, r4, #2
 800195a:	e001      	b.n	8001960 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x3e>
 800195c:	f04f 33ff 	mov.w	r3, #4294967295
 8001960:	4618      	mov	r0, r3
 8001962:	f00a f847 	bl	800b9f4 <_Znaj>
 8001966:	4603      	mov	r3, r0
 8001968:	4618      	mov	r0, r3
 800196a:	4602      	mov	r2, r0
 800196c:	1e63      	subs	r3, r4, #1
 800196e:	e004      	b.n	800197a <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x58>
 8001970:	f04f 0100 	mov.w	r1, #0
 8001974:	6011      	str	r1, [r2, #0]
 8001976:	3b01      	subs	r3, #1
 8001978:	3204      	adds	r2, #4
 800197a:	2b00      	cmp	r3, #0
 800197c:	daf8      	bge.n	8001970 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x4e>
 800197e:	61f8      	str	r0, [r7, #28]
    _mulmat(F, ekf->P, FP, EKF_N, EKF_N, EKF_N);
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	6858      	ldr	r0, [r3, #4]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	6852      	ldr	r2, [r2, #4]
 800198c:	68f9      	ldr	r1, [r7, #12]
 800198e:	6849      	ldr	r1, [r1, #4]
 8001990:	9102      	str	r1, [sp, #8]
 8001992:	9201      	str	r2, [sp, #4]
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	4602      	mov	r2, r0
 800199a:	6839      	ldr	r1, [r7, #0]
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f000 fa8d 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>

    _float_t* Ft = new _float_t[EKF_N * EKF_N]();
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	6852      	ldr	r2, [r2, #4]
 80019aa:	fb02 f303 	mul.w	r3, r2, r3
 80019ae:	461c      	mov	r4, r3
 80019b0:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80019b4:	429c      	cmp	r4, r3
 80019b6:	d201      	bcs.n	80019bc <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x9a>
 80019b8:	00a3      	lsls	r3, r4, #2
 80019ba:	e001      	b.n	80019c0 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x9e>
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	4618      	mov	r0, r3
 80019c2:	f00a f817 	bl	800b9f4 <_Znaj>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4618      	mov	r0, r3
 80019ca:	4602      	mov	r2, r0
 80019cc:	1e63      	subs	r3, r4, #1
 80019ce:	e004      	b.n	80019da <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0xb8>
 80019d0:	f04f 0100 	mov.w	r1, #0
 80019d4:	6011      	str	r1, [r2, #0]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	3204      	adds	r2, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	daf8      	bge.n	80019d0 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0xae>
 80019de:	61b8      	str	r0, [r7, #24]
    _transpose(F, Ft, EKF_N, EKF_N);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	4613      	mov	r3, r2
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	f000 fb15 	bl	8002020 <_ZN3EKF10_transposeEPKfPfii>

    _float_t* FPFt = new _float_t[EKF_N * EKF_N]();
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	6852      	ldr	r2, [r2, #4]
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	461c      	mov	r4, r3
 8001a04:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8001a08:	429c      	cmp	r4, r3
 8001a0a:	d201      	bcs.n	8001a10 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0xee>
 8001a0c:	00a3      	lsls	r3, r4, #2
 8001a0e:	e001      	b.n	8001a14 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0xf2>
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295
 8001a14:	4618      	mov	r0, r3
 8001a16:	f009 ffed 	bl	800b9f4 <_Znaj>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	4602      	mov	r2, r0
 8001a20:	1e63      	subs	r3, r4, #1
 8001a22:	e004      	b.n	8001a2e <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x10c>
 8001a24:	f04f 0100 	mov.w	r1, #0
 8001a28:	6011      	str	r1, [r2, #0]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	3204      	adds	r2, #4
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	daf8      	bge.n	8001a24 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x102>
 8001a32:	6178      	str	r0, [r7, #20]
    _mulmat(FP, Ft, FPFt, EKF_N, EKF_N, EKF_N);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	6852      	ldr	r2, [r2, #4]
 8001a3c:	68f9      	ldr	r1, [r7, #12]
 8001a3e:	6849      	ldr	r1, [r1, #4]
 8001a40:	9102      	str	r1, [sp, #8]
 8001a42:	9201      	str	r2, [sp, #4]
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	69f9      	ldr	r1, [r7, #28]
 8001a4c:	68f8      	ldr	r0, [r7, #12]
 8001a4e:	f000 fa35 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>

    _addmat(FPFt, Q, ekf->P, EKF_N, EKF_N);
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	6859      	ldr	r1, [r3, #4]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	6852      	ldr	r2, [r2, #4]
 8001a5e:	9201      	str	r2, [sp, #4]
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	460b      	mov	r3, r1
 8001a64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a66:	6979      	ldr	r1, [r7, #20]
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f000 fb0f 	bl	800208c <_ZN3EKF7_addmatEPKfS1_Pfii>

    delete[] FP;
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d002      	beq.n	8001a7a <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x158>
 8001a74:	69f8      	ldr	r0, [r7, #28]
 8001a76:	f009 ffbb 	bl	800b9f0 <_ZdaPv>
    delete[] Ft;
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x164>
 8001a80:	69b8      	ldr	r0, [r7, #24]
 8001a82:	f009 ffb5 	bl	800b9f0 <_ZdaPv>
    delete[] FPFt;
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <_ZN3EKF11ekf_predictEP5ekf_tPKfS3_S3_+0x170>
 8001a8c:	6978      	ldr	r0, [r7, #20]
 8001a8e:	f009 ffaf 	bl	800b9f0 <_ZdaPv>
}
 8001a92:	bf00      	nop
 8001a94:	3724      	adds	r7, #36	@ 0x24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}

08001a9a <_ZN3EKF16ekf_update_step3EP5ekf_tPf>:



void EKF::ekf_update_step3(ekf_t* ekf, _float_t* GH) 
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b08a      	sub	sp, #40	@ 0x28
 8001a9e:	af04      	add	r7, sp, #16
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
    _negate(GH, EKF_N, EKF_N);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f000 fb30 	bl	8002116 <_ZN3EKF7_negateEPfii>
    _addeye(GH, EKF_N);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	461a      	mov	r2, r3
 8001abc:	6879      	ldr	r1, [r7, #4]
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f000 fb63 	bl	800218a <_ZN3EKF7_addeyeEPfi>
    _float_t* GHP = new _float_t[EKF_N * EKF_N];
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	6852      	ldr	r2, [r2, #4]
 8001acc:	fb02 f303 	mul.w	r3, r2, r3
 8001ad0:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d201      	bcs.n	8001adc <_ZN3EKF16ekf_update_step3EP5ekf_tPf+0x42>
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	e001      	b.n	8001ae0 <_ZN3EKF16ekf_update_step3EP5ekf_tPf+0x46>
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f009 ff87 	bl	800b9f4 <_Znaj>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	617b      	str	r3, [r7, #20]
    _mulmat(GH, ekf->P, GHP, EKF_N, EKF_N, EKF_N);
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	6858      	ldr	r0, [r3, #4]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	6852      	ldr	r2, [r2, #4]
 8001af6:	68f9      	ldr	r1, [r7, #12]
 8001af8:	6849      	ldr	r1, [r1, #4]
 8001afa:	9102      	str	r1, [sp, #8]
 8001afc:	9201      	str	r2, [sp, #4]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	4602      	mov	r2, r0
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 f9d8 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>
    memcpy(ekf->P, GHP, EKF_N * EKF_N * sizeof(_float_t));
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	6858      	ldr	r0, [r3, #4]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	6852      	ldr	r2, [r2, #4]
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	461a      	mov	r2, r3
 8001b20:	6979      	ldr	r1, [r7, #20]
 8001b22:	f00b f93d 	bl	800cda0 <memcpy>
    delete[] GHP;
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <_ZN3EKF16ekf_update_step3EP5ekf_tPf+0x98>
 8001b2c:	6978      	ldr	r0, [r7, #20]
 8001b2e:	f009 ff5f 	bl	800b9f0 <_ZdaPv>
}
 8001b32:	bf00      	nop
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_>:
  * @param H sensor-function Jacobian matrix
  * @param R measurement-noise matrix
  *
  */
bool EKF::ekf_update(ekf_t* ekf, const _float_t* z, const _float_t* hx, const _float_t* H, const _float_t* R) 
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b092      	sub	sp, #72	@ 0x48
 8001b3e:	af04      	add	r7, sp, #16
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
 8001b46:	603b      	str	r3, [r7, #0]
     // G_k = P_k H^T_k (H_k P_k H^T_k + R)^{-1}
    _float_t* G = new _float_t[EKF_N * EKF_M];
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	6892      	ldr	r2, [r2, #8]
 8001b50:	fb02 f303 	mul.w	r3, r2, r3
 8001b54:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d201      	bcs.n	8001b60 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x26>
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	e001      	b.n	8001b64 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x2a>
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	4618      	mov	r0, r3
 8001b66:	f009 ff45 	bl	800b9f4 <_Znaj>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	637b      	str	r3, [r7, #52]	@ 0x34
    _float_t* Ht = new _float_t[EKF_N * EKF_M];
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	6892      	ldr	r2, [r2, #8]
 8001b76:	fb02 f303 	mul.w	r3, r2, r3
 8001b7a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d201      	bcs.n	8001b86 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x4c>
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	e001      	b.n	8001b8a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x50>
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f009 ff32 	bl	800b9f4 <_Znaj>
 8001b90:	4603      	mov	r3, r0
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
    _transpose(H, Ht, EKF_M, EKF_N);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ba2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f000 fa3b 	bl	8002020 <_ZN3EKF10_transposeEPKfPfii>
    _float_t* PHt = new _float_t[EKF_N * EKF_M];
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	6892      	ldr	r2, [r2, #8]
 8001bb2:	fb02 f303 	mul.w	r3, r2, r3
 8001bb6:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d201      	bcs.n	8001bc2 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x88>
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	e001      	b.n	8001bc6 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x8c>
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f009 ff14 	bl	800b9f4 <_Znaj>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    _mulmat(ekf->P, Ht, PHt, EKF_N, EKF_N, EKF_M);
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	6858      	ldr	r0, [r3, #4]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	6852      	ldr	r2, [r2, #4]
 8001bdc:	68f9      	ldr	r1, [r7, #12]
 8001bde:	6889      	ldr	r1, [r1, #8]
 8001be0:	9102      	str	r1, [sp, #8]
 8001be2:	9201      	str	r2, [sp, #4]
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bea:	4601      	mov	r1, r0
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f000 f965 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>
    _float_t* HP = new _float_t[EKF_M * EKF_N];
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	6852      	ldr	r2, [r2, #4]
 8001bfa:	fb02 f303 	mul.w	r3, r2, r3
 8001bfe:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d201      	bcs.n	8001c0a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0xd0>
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	e001      	b.n	8001c0e <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0xd4>
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f009 fef0 	bl	800b9f4 <_Znaj>
 8001c14:	4603      	mov	r3, r0
 8001c16:	62bb      	str	r3, [r7, #40]	@ 0x28
    _mulmat(H, ekf->P, HP, EKF_M, EKF_N, EKF_N);
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	6858      	ldr	r0, [r3, #4]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	6852      	ldr	r2, [r2, #4]
 8001c24:	68f9      	ldr	r1, [r7, #12]
 8001c26:	6849      	ldr	r1, [r1, #4]
 8001c28:	9102      	str	r1, [sp, #8]
 8001c2a:	9201      	str	r2, [sp, #4]
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c30:	4602      	mov	r2, r0
 8001c32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001c34:	68f8      	ldr	r0, [r7, #12]
 8001c36:	f000 f941 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>
    _float_t* HpHt = new _float_t[EKF_M * EKF_M];
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	6892      	ldr	r2, [r2, #8]
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d201      	bcs.n	8001c52 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x118>
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	e001      	b.n	8001c56 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x11c>
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
 8001c56:	4618      	mov	r0, r3
 8001c58:	f009 fecc 	bl	800b9f4 <_Znaj>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    _mulmat(HP, Ht, HpHt, EKF_M, EKF_N, EKF_M);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	6852      	ldr	r2, [r2, #4]
 8001c68:	68f9      	ldr	r1, [r7, #12]
 8001c6a:	6889      	ldr	r1, [r1, #8]
 8001c6c:	9102      	str	r1, [sp, #8]
 8001c6e:	9201      	str	r2, [sp, #4]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f91f 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>
    _float_t* HpHtR = new _float_t[EKF_M * EKF_M];
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	6892      	ldr	r2, [r2, #8]
 8001c86:	fb02 f303 	mul.w	r3, r2, r3
 8001c8a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d201      	bcs.n	8001c96 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x15c>
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	e001      	b.n	8001c9a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x160>
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f009 feaa 	bl	800b9f4 <_Znaj>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	623b      	str	r3, [r7, #32]
    _addmat(HpHt, R, HpHtR, EKF_M, EKF_M);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	6892      	ldr	r2, [r2, #8]
 8001cac:	9201      	str	r2, [sp, #4]
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f9e8 	bl	800208c <_ZN3EKF7_addmatEPKfS1_Pfii>
    _float_t* HPHtRinv = new _float_t[EKF_M * EKF_M];
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	6892      	ldr	r2, [r2, #8]
 8001cc4:	fb02 f303 	mul.w	r3, r2, r3
 8001cc8:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d201      	bcs.n	8001cd4 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x19a>
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	e001      	b.n	8001cd8 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x19e>
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f009 fe8b 	bl	800b9f4 <_Znaj>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	61fb      	str	r3, [r7, #28]
    if (!invert(HpHtR, HPHtRinv)) {
 8001ce2:	69fa      	ldr	r2, [r7, #28]
 8001ce4:	6a39      	ldr	r1, [r7, #32]
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f000 fd1d 	bl	8002726 <_ZN3EKF6invertEPKfPf>
 8001cec:	4603      	mov	r3, r0
 8001cee:	f083 0301 	eor.w	r3, r3, #1
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d02b      	beq.n	8001d50 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x216>
        delete[] G;
 8001cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x1ca>
 8001cfe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001d00:	f009 fe76 	bl	800b9f0 <_ZdaPv>
        delete[] Ht;
 8001d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x1d6>
 8001d0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d0c:	f009 fe70 	bl	800b9f0 <_ZdaPv>
        delete[] PHt;
 8001d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x1e2>
 8001d16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001d18:	f009 fe6a 	bl	800b9f0 <_ZdaPv>
        delete[] HP;
 8001d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x1ee>
 8001d22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d24:	f009 fe64 	bl	800b9f0 <_ZdaPv>
        delete[] HpHt;
 8001d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d002      	beq.n	8001d34 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x1fa>
 8001d2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d30:	f009 fe5e 	bl	800b9f0 <_ZdaPv>
        delete[] HpHtR;
 8001d34:	6a3b      	ldr	r3, [r7, #32]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x206>
 8001d3a:	6a38      	ldr	r0, [r7, #32]
 8001d3c:	f009 fe58 	bl	800b9f0 <_ZdaPv>
        delete[] HPHtRinv;
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x212>
 8001d46:	69f8      	ldr	r0, [r7, #28]
 8001d48:	f009 fe52 	bl	800b9f0 <_ZdaPv>
        return false;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	e0b1      	b.n	8001eb4 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x37a>
    }
    _mulmat(PHt, HPHtRinv, G, EKF_N, EKF_M, EKF_M);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	6892      	ldr	r2, [r2, #8]
 8001d58:	68f9      	ldr	r1, [r7, #12]
 8001d5a:	6889      	ldr	r1, [r1, #8]
 8001d5c:	9102      	str	r1, [sp, #8]
 8001d5e:	9201      	str	r2, [sp, #4]
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d64:	69fa      	ldr	r2, [r7, #28]
 8001d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d68:	68f8      	ldr	r0, [r7, #12]
 8001d6a:	f000 f8a7 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>

    // \hat{x}_k = \hat{x_k} + G_k(z_k - h(\hat{x}_k))
    _float_t* z_hx = new _float_t[EKF_M];
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d201      	bcs.n	8001d7e <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x244>
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	e001      	b.n	8001d82 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x248>
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	4618      	mov	r0, r3
 8001d84:	f009 fe36 	bl	800b9f4 <_Znaj>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	61bb      	str	r3, [r7, #24]
    _sub(z, hx, z_hx, EKF_M);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f000 fc98 	bl	80026ce <_ZN3EKF4_subEPKfS1_Pfi>
    _float_t* Gz_hx = new _float_t[EKF_N];
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d201      	bcs.n	8001dae <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x274>
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	e001      	b.n	8001db2 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x278>
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295
 8001db2:	4618      	mov	r0, r3
 8001db4:	f009 fe1e 	bl	800b9f4 <_Znaj>
 8001db8:	4603      	mov	r3, r0
 8001dba:	617b      	str	r3, [r7, #20]
    _mulvec(G, z_hx, Gz_hx, EKF_N, EKF_M);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	6892      	ldr	r2, [r2, #8]
 8001dc4:	9201      	str	r2, [sp, #4]
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001dce:	68f8      	ldr	r0, [r7, #12]
 8001dd0:	f000 f8dc 	bl	8001f8c <_ZN3EKF7_mulvecEPKfS1_Pfii>
    _addvec(ekf->x, Gz_hx, ekf->x, EKF_N);
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	6819      	ldr	r1, [r3, #0]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	4613      	mov	r3, r2
 8001de4:	697a      	ldr	r2, [r7, #20]
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f000 fc45 	bl	8002676 <_ZN3EKF7_addvecEPKfS1_Pfi>

    // P_k = (I - G_k H_k) P_k
    _float_t* GH = new _float_t[EKF_N * EKF_N];
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	6852      	ldr	r2, [r2, #4]
 8001df4:	fb02 f303 	mul.w	r3, r2, r3
 8001df8:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d201      	bcs.n	8001e04 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x2ca>
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	e001      	b.n	8001e08 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x2ce>
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f009 fdf3 	bl	800b9f4 <_Znaj>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	613b      	str	r3, [r7, #16]
    _mulmat(G, H, GH, EKF_N, EKF_M, EKF_N);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	6892      	ldr	r2, [r2, #8]
 8001e1a:	68f9      	ldr	r1, [r7, #12]
 8001e1c:	6849      	ldr	r1, [r1, #4]
 8001e1e:	9102      	str	r1, [sp, #8]
 8001e20:	9201      	str	r2, [sp, #4]
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001e28:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f000 f846 	bl	8001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>
    ekf_update_step3(ekf, GH);
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	68b9      	ldr	r1, [r7, #8]
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7ff fe30 	bl	8001a9a <_ZN3EKF16ekf_update_step3EP5ekf_tPf>

    delete[] G;
 8001e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d002      	beq.n	8001e46 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x30c>
 8001e40:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001e42:	f009 fdd5 	bl	800b9f0 <_ZdaPv>
    delete[] Ht;
 8001e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d002      	beq.n	8001e52 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x318>
 8001e4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e4e:	f009 fdcf 	bl	800b9f0 <_ZdaPv>
    delete[] PHt;
 8001e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x324>
 8001e58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001e5a:	f009 fdc9 	bl	800b9f0 <_ZdaPv>
    delete[] HP;
 8001e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d002      	beq.n	8001e6a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x330>
 8001e64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001e66:	f009 fdc3 	bl	800b9f0 <_ZdaPv>
    delete[] HpHt;
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d002      	beq.n	8001e76 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x33c>
 8001e70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e72:	f009 fdbd 	bl	800b9f0 <_ZdaPv>
    delete[] HpHtR;
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x348>
 8001e7c:	6a38      	ldr	r0, [r7, #32]
 8001e7e:	f009 fdb7 	bl	800b9f0 <_ZdaPv>
    delete[] HPHtRinv;
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x354>
 8001e88:	69f8      	ldr	r0, [r7, #28]
 8001e8a:	f009 fdb1 	bl	800b9f0 <_ZdaPv>
    delete[] z_hx;
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d002      	beq.n	8001e9a <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x360>
 8001e94:	69b8      	ldr	r0, [r7, #24]
 8001e96:	f009 fdab 	bl	800b9f0 <_ZdaPv>
    delete[] Gz_hx;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d002      	beq.n	8001ea6 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x36c>
 8001ea0:	6978      	ldr	r0, [r7, #20]
 8001ea2:	f009 fda5 	bl	800b9f0 <_ZdaPv>
    delete[] GH;
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <_ZN3EKF10ekf_updateEP5ekf_tPKfS3_S3_S3_+0x378>
 8001eac:	6938      	ldr	r0, [r7, #16]
 8001eae:	f009 fd9f 	bl	800b9f0 <_ZdaPv>

    // success
    return true;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3738      	adds	r7, #56	@ 0x38
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <_ZN3EKF7_mulmatEPKfS1_Pfiii>:
        const _float_t * b,
        _float_t * c,
        const int arows,
        const int acols,
        const int bcols)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b089      	sub	sp, #36	@ 0x24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
    for (int i=0; i<arows; ++i) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
 8001ece:	e052      	b.n	8001f76 <_ZN3EKF7_mulmatEPKfS1_Pfiii+0xba>
        for (int j=0; j<bcols; ++j) {
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61bb      	str	r3, [r7, #24]
 8001ed4:	e048      	b.n	8001f68 <_ZN3EKF7_mulmatEPKfS1_Pfiii+0xac>
            c[i*bcols+j] = 0;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001eda:	fb03 f202 	mul.w	r2, r3, r2
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
            for (int k=0; k<acols; ++k) {
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	e032      	b.n	8001f5a <_ZN3EKF7_mulmatEPKfS1_Pfiii+0x9e>
                c[i*bcols+j] += a[i*acols+k] * b[k*bcols+j];
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ef8:	fb03 f202 	mul.w	r2, r3, r2
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	4413      	add	r3, r2
 8001f06:	ed93 7a00 	vldr	s14, [r3]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f0e:	fb03 f202 	mul.w	r2, r3, r2
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	edd3 6a00 	vldr	s13, [r3]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f24:	fb03 f202 	mul.w	r2, r3, r2
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	edd3 7a00 	vldr	s15, [r3]
 8001f36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f3e:	fb03 f202 	mul.w	r2, r3, r2
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f50:	edc3 7a00 	vstr	s15, [r3]
            for (int k=0; k<acols; ++k) {
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	3301      	adds	r3, #1
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	dbc8      	blt.n	8001ef4 <_ZN3EKF7_mulmatEPKfS1_Pfiii+0x38>
        for (int j=0; j<bcols; ++j) {
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	3301      	adds	r3, #1
 8001f66:	61bb      	str	r3, [r7, #24]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	dbb2      	blt.n	8001ed6 <_ZN3EKF7_mulmatEPKfS1_Pfiii+0x1a>
    for (int i=0; i<arows; ++i) {
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	3301      	adds	r3, #1
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	69fa      	ldr	r2, [r7, #28]
 8001f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dba8      	blt.n	8001ed0 <_ZN3EKF7_mulmatEPKfS1_Pfiii+0x14>
            }
        }
    }
}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	3724      	adds	r7, #36	@ 0x24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <_ZN3EKF7_mulvecEPKfS1_Pfii>:
        const _float_t * a,
        const _float_t * x,
        _float_t * y,
        const int m,
        const int n)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	603b      	str	r3, [r7, #0]
    for (int i=0; i<m; ++i) {
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	e034      	b.n	800200a <_ZN3EKF7_mulvecEPKfS1_Pfii+0x7e>
        y[i] = 0;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
        for (int j=0; j<n; ++j)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	e023      	b.n	8001ffc <_ZN3EKF7_mulvecEPKfS1_Pfii+0x70>
            y[i] += x[j] * a[i*n+j];
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	ed93 7a00 	vldr	s14, [r3]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	edd3 6a00 	vldr	s13, [r3]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd0:	fb03 f202 	mul.w	r2, r3, r2
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	4413      	add	r3, r2
 8001fde:	edd3 7a00 	vldr	s15, [r3]
 8001fe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	4413      	add	r3, r2
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0; j<n; ++j)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	429a      	cmp	r2, r3
 8002002:	dbd7      	blt.n	8001fb4 <_ZN3EKF7_mulvecEPKfS1_Pfii+0x28>
    for (int i=0; i<m; ++i) {
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	3301      	adds	r3, #1
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	429a      	cmp	r2, r3
 8002010:	dbc6      	blt.n	8001fa0 <_ZN3EKF7_mulvecEPKfS1_Pfii+0x14>
    }
}
 8002012:	bf00      	nop
 8002014:	bf00      	nop
 8002016:	371c      	adds	r7, #28
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_ZN3EKF10_transposeEPKfPfii>:

/// @private
 void EKF::_transpose(
        const _float_t * a, _float_t * at, const int m, const int n)
{
 8002020:	b480      	push	{r7}
 8002022:	b087      	sub	sp, #28
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	603b      	str	r3, [r7, #0]
    for (int i=0; i<m; ++i)
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	e020      	b.n	8002076 <_ZN3EKF10_transposeEPKfPfii+0x56>
        for (int j=0; j<n; ++j) {
 8002034:	2300      	movs	r3, #0
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	e016      	b.n	8002068 <_ZN3EKF10_transposeEPKfPfii+0x48>
            at[j*m+i] = a[i*n+j];
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	6a3a      	ldr	r2, [r7, #32]
 800203e:	fb03 f202 	mul.w	r2, r3, r2
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	441a      	add	r2, r3
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	6839      	ldr	r1, [r7, #0]
 8002050:	fb03 f101 	mul.w	r1, r3, r1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	440b      	add	r3, r1
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	440b      	add	r3, r1
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	601a      	str	r2, [r3, #0]
        for (int j=0; j<n; ++j) {
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	3301      	adds	r3, #1
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	6a3b      	ldr	r3, [r7, #32]
 800206c:	429a      	cmp	r2, r3
 800206e:	dbe4      	blt.n	800203a <_ZN3EKF10_transposeEPKfPfii+0x1a>
    for (int i=0; i<m; ++i)
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	3301      	adds	r3, #1
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	dbda      	blt.n	8002034 <_ZN3EKF10_transposeEPKfPfii+0x14>
        }
}
 800207e:	bf00      	nop
 8002080:	bf00      	nop
 8002082:	371c      	adds	r7, #28
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_ZN3EKF7_addmatEPKfS1_Pfii>:

/// @private
 void EKF::_addmat(
        const _float_t * a, const _float_t * b, _float_t * c,
        const int m, const int n)
{
 800208c:	b480      	push	{r7}
 800208e:	b087      	sub	sp, #28
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
 8002098:	603b      	str	r3, [r7, #0]
    for (int i=0; i<m; ++i) {
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	e02f      	b.n	8002100 <_ZN3EKF7_addmatEPKfS1_Pfii+0x74>
        for (int j=0; j<n; ++j) {
 80020a0:	2300      	movs	r3, #0
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	e025      	b.n	80020f2 <_ZN3EKF7_addmatEPKfS1_Pfii+0x66>
            c[i*n+j] = a[i*n+j] + b[i*n+j];
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020aa:	fb03 f202 	mul.w	r2, r3, r2
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	4413      	add	r3, r2
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c0:	fb03 f202 	mul.w	r2, r3, r2
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	edd3 7a00 	vldr	s15, [r3]
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020d6:	fb03 f202 	mul.w	r2, r3, r2
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e8:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0; j<n; ++j) {
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	3301      	adds	r3, #1
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbd5      	blt.n	80020a6 <_ZN3EKF7_addmatEPKfS1_Pfii+0x1a>
    for (int i=0; i<m; ++i) {
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	3301      	adds	r3, #1
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	6a3b      	ldr	r3, [r7, #32]
 8002104:	429a      	cmp	r2, r3
 8002106:	dbcb      	blt.n	80020a0 <_ZN3EKF7_addmatEPKfS1_Pfii+0x14>
        }
    }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_ZN3EKF7_negateEPfii>:

/// @private
 void EKF::_negate(_float_t * a, const int m, const int n)
{
 8002116:	b480      	push	{r7}
 8002118:	b087      	sub	sp, #28
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
 8002122:	603b      	str	r3, [r7, #0]
    for (int i=0; i<m; ++i) {
 8002124:	2300      	movs	r3, #0
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	e024      	b.n	8002174 <_ZN3EKF7_negateEPfii+0x5e>
        for (int j=0; j<n; ++j) {
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	e01a      	b.n	8002166 <_ZN3EKF7_negateEPfii+0x50>
            a[i*n+j] = -a[i*n+j];
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	fb03 f202 	mul.w	r2, r3, r2
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	4413      	add	r3, r2
 8002142:	edd3 7a00 	vldr	s15, [r3]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	fb03 f202 	mul.w	r2, r3, r2
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4413      	add	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	4413      	add	r3, r2
 8002158:	eef1 7a67 	vneg.f32	s15, s15
 800215c:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0; j<n; ++j) {
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	3301      	adds	r3, #1
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	dbe0      	blt.n	8002130 <_ZN3EKF7_negateEPfii+0x1a>
    for (int i=0; i<m; ++i) {
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	3301      	adds	r3, #1
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	429a      	cmp	r2, r3
 800217a:	dbd6      	blt.n	800212a <_ZN3EKF7_negateEPfii+0x14>
        }
    }
}
 800217c:	bf00      	nop
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_ZN3EKF7_addeyeEPfi>:

/// @private
 void EKF::_addeye(_float_t * a, const int n)
{
 800218a:	b480      	push	{r7}
 800218c:	b087      	sub	sp, #28
 800218e:	af00      	add	r7, sp, #0
 8002190:	60f8      	str	r0, [r7, #12]
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
    for (int i=0; i<n; ++i) {
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	e01c      	b.n	80021d6 <_ZN3EKF7_addeyeEPfi+0x4c>
        a[i*n+i] += 1;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	fb03 f202 	mul.w	r2, r3, r2
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	4413      	add	r3, r2
 80021ae:	edd3 7a00 	vldr	s15, [r3]
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	fb03 f202 	mul.w	r2, r3, r2
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	4413      	add	r3, r2
 80021c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021cc:	edc3 7a00 	vstr	s15, [r3]
    for (int i=0; i<n; ++i) {
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	3301      	adds	r3, #1
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	429a      	cmp	r2, r3
 80021dc:	dbde      	blt.n	800219c <_ZN3EKF7_addeyeEPfi+0x12>
    }
}
 80021de:	bf00      	nop
 80021e0:	bf00      	nop
 80021e2:	371c      	adds	r7, #28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_ZN3EKF8_choldc1EPfS0_i>:
/* Cholesky-decomposition matrix-inversion code, adapated from
http://jean-pierre.moreau.pagesperso-orange.fr/Cplus/_choles_cpp.txt */

/// @private
 int EKF::_choldc1(_float_t * a, _float_t * p, const int n)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b089      	sub	sp, #36	@ 0x24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
 80021f8:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < n; i++) {
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	e06e      	b.n	80022de <_ZN3EKF8_choldc1EPfS0_i+0xf2>
        for (int j = i; j < n; j++) {
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	e064      	b.n	80022d0 <_ZN3EKF8_choldc1EPfS0_i+0xe4>
            _float_t sum = a[i*n+j];
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	fb03 f202 	mul.w	r2, r3, r2
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4413      	add	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	68ba      	ldr	r2, [r7, #8]
 8002216:	4413      	add	r3, r2
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	617b      	str	r3, [r7, #20]
            for (int k = i - 1; k >= 0; k--) {
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	3b01      	subs	r3, #1
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	e020      	b.n	8002266 <_ZN3EKF8_choldc1EPfS0_i+0x7a>
                sum -= a[i*n+k] * a[j*n+k];
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	fb03 f202 	mul.w	r2, r3, r2
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	4413      	add	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	4413      	add	r3, r2
 8002236:	ed93 7a00 	vldr	s14, [r3]
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	fb03 f202 	mul.w	r2, r3, r2
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	4413      	add	r3, r2
 800224c:	edd3 7a00 	vldr	s15, [r3]
 8002250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002254:	ed97 7a05 	vldr	s14, [r7, #20]
 8002258:	ee77 7a67 	vsub.f32	s15, s14, s15
 800225c:	edc7 7a05 	vstr	s15, [r7, #20]
            for (int k = i - 1; k >= 0; k--) {
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	3b01      	subs	r3, #1
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	dadb      	bge.n	8002224 <_ZN3EKF8_choldc1EPfS0_i+0x38>
            }
            if (i == j) {
 800226c:	69fa      	ldr	r2, [r7, #28]
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	429a      	cmp	r2, r3
 8002272:	d115      	bne.n	80022a0 <_ZN3EKF8_choldc1EPfS0_i+0xb4>
                if (sum <= 0) {
 8002274:	edd7 7a05 	vldr	s15, [r7, #20]
 8002278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800227c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002280:	d801      	bhi.n	8002286 <_ZN3EKF8_choldc1EPfS0_i+0x9a>
                    return 1; /* error */
 8002282:	2301      	movs	r3, #1
 8002284:	e030      	b.n	80022e8 <_ZN3EKF8_choldc1EPfS0_i+0xfc>
                }
                p[i] = sqrt(sum);
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	18d4      	adds	r4, r2, r3
 800228e:	ed97 0a05 	vldr	s0, [r7, #20]
 8002292:	f7ff fa97 	bl	80017c4 <_ZSt4sqrtf>
 8002296:	eef0 7a40 	vmov.f32	s15, s0
 800229a:	edc4 7a00 	vstr	s15, [r4]
 800229e:	e014      	b.n	80022ca <_ZN3EKF8_choldc1EPfS0_i+0xde>
            }
            else {
                a[j*n+i] = sum / p[i];
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	4413      	add	r3, r2
 80022a8:	ed93 7a00 	vldr	s14, [r3]
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	fb03 f202 	mul.w	r2, r3, r2
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	4413      	add	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	4413      	add	r3, r2
 80022be:	edd7 6a05 	vldr	s13, [r7, #20]
 80022c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022c6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = i; j < n; j++) {
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	3301      	adds	r3, #1
 80022ce:	61bb      	str	r3, [r7, #24]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	db96      	blt.n	8002206 <_ZN3EKF8_choldc1EPfS0_i+0x1a>
    for (int i = 0; i < n; i++) {
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	3301      	adds	r3, #1
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	db8c      	blt.n	8002200 <_ZN3EKF8_choldc1EPfS0_i+0x14>
            }
        }
    }

    return 0; // success:w
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3724      	adds	r7, #36	@ 0x24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd90      	pop	{r4, r7, pc}

080022f0 <_ZN3EKF9_choldcslEPKfPfS2_i>:

/// @private
 int EKF::_choldcsl(const _float_t * A, _float_t * a, _float_t * p, const int n)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	@ 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < n; i++) {
 80022fe:	2300      	movs	r3, #0
 8002300:	627b      	str	r3, [r7, #36]	@ 0x24
 8002302:	e020      	b.n	8002346 <_ZN3EKF9_choldcslEPKfPfS2_i+0x56>
        for (int j = 0; j < n; j++) {
 8002304:	2300      	movs	r3, #0
 8002306:	623b      	str	r3, [r7, #32]
 8002308:	e016      	b.n	8002338 <_ZN3EKF9_choldcslEPKfPfS2_i+0x48>
            a[i*n+j] = A[i*n+j];
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800230e:	fb03 f202 	mul.w	r2, r3, r2
 8002312:	6a3b      	ldr	r3, [r7, #32]
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	441a      	add	r2, r3
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002320:	fb03 f101 	mul.w	r1, r3, r1
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	440b      	add	r3, r1
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	440b      	add	r3, r1
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < n; j++) {
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	3301      	adds	r3, #1
 8002336:	623b      	str	r3, [r7, #32]
 8002338:	6a3a      	ldr	r2, [r7, #32]
 800233a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233c:	429a      	cmp	r2, r3
 800233e:	dbe4      	blt.n	800230a <_ZN3EKF9_choldcslEPKfPfS2_i+0x1a>
    for (int i = 0; i < n; i++) {
 8002340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002342:	3301      	adds	r3, #1
 8002344:	627b      	str	r3, [r7, #36]	@ 0x24
 8002346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800234a:	429a      	cmp	r2, r3
 800234c:	dbda      	blt.n	8002304 <_ZN3EKF9_choldcslEPKfPfS2_i+0x14>
        }
    }
    if (_choldc1(a, p, n)) {
 800234e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f7ff ff49 	bl	80021ec <_ZN3EKF8_choldc1EPfS0_i>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	bf14      	ite	ne
 8002360:	2301      	movne	r3, #1
 8002362:	2300      	moveq	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <_ZN3EKF9_choldcslEPKfPfS2_i+0x7e>
        return 1;
 800236a:	2301      	movs	r3, #1
 800236c:	e06a      	b.n	8002444 <_ZN3EKF9_choldcslEPKfPfS2_i+0x154>
    }
    for (int i = 0; i < n; i++) {
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
 8002372:	e062      	b.n	800243a <_ZN3EKF9_choldcslEPKfPfS2_i+0x14a>
        a[i*n+i] = 1 / p[i];
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	4413      	add	r3, r2
 800237c:	ed93 7a00 	vldr	s14, [r3]
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002384:	fb03 f202 	mul.w	r2, r3, r2
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	4413      	add	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	4413      	add	r3, r2
 8002392:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800239a:	edc3 7a00 	vstr	s15, [r3]
        for (int j = i + 1; j < n; j++) {
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	3301      	adds	r3, #1
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	e042      	b.n	800242c <_ZN3EKF9_choldcslEPKfPfS2_i+0x13c>
            _float_t sum = 0;
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
            for (int k = i; k < j; k++) {
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	e020      	b.n	80023f4 <_ZN3EKF9_choldcslEPKfPfS2_i+0x104>
                sum -= a[j*n+k] * a[k*n+i];
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023b6:	fb03 f202 	mul.w	r2, r3, r2
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	ed93 7a00 	vldr	s14, [r3]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023cc:	fb03 f202 	mul.w	r2, r3, r2
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	4413      	add	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	edd3 7a00 	vldr	s15, [r3]
 80023de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80023e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ea:	edc7 7a05 	vstr	s15, [r7, #20]
            for (int k = i; k < j; k++) {
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	3301      	adds	r3, #1
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	dbda      	blt.n	80023b2 <_ZN3EKF9_choldcslEPKfPfS2_i+0xc2>
            }
            a[j*n+i] = sum / p[j];
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	4413      	add	r3, r2
 8002404:	ed93 7a00 	vldr	s14, [r3]
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800240c:	fb03 f202 	mul.w	r2, r3, r2
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	edd7 6a05 	vldr	s13, [r7, #20]
 800241e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002422:	edc3 7a00 	vstr	s15, [r3]
        for (int j = i + 1; j < n; j++) {
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	3301      	adds	r3, #1
 800242a:	61bb      	str	r3, [r7, #24]
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002430:	429a      	cmp	r2, r3
 8002432:	dbb8      	blt.n	80023a6 <_ZN3EKF9_choldcslEPKfPfS2_i+0xb6>
    for (int i = 0; i < n; i++) {
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	3301      	adds	r3, #1
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	69fa      	ldr	r2, [r7, #28]
 800243c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800243e:	429a      	cmp	r2, r3
 8002440:	db98      	blt.n	8002374 <_ZN3EKF9_choldcslEPKfPfS2_i+0x84>
        }
    }

    return 0; // success
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3728      	adds	r7, #40	@ 0x28
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_ZN3EKF7_cholslEPKfPfS2_i>:

/// @private
 int EKF::_cholsl(const _float_t * A, _float_t * a, _float_t * p, const int n)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08e      	sub	sp, #56	@ 0x38
 8002450:	af02      	add	r7, sp, #8
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
    if (_choldcsl(A,a,p,n)) {
 800245a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	68b9      	ldr	r1, [r7, #8]
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff ff43 	bl	80022f0 <_ZN3EKF9_choldcslEPKfPfS2_i>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	bf14      	ite	ne
 8002470:	2301      	movne	r3, #1
 8002472:	2300      	moveq	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <_ZN3EKF7_cholslEPKfPfS2_i+0x32>
        return 1;
 800247a:	2301      	movs	r3, #1
 800247c:	e0f7      	b.n	800266e <_ZN3EKF7_cholslEPKfPfS2_i+0x222>
    }

    for (int i = 0; i < n; i++) {
 800247e:	2300      	movs	r3, #0
 8002480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002482:	e019      	b.n	80024b8 <_ZN3EKF7_cholslEPKfPfS2_i+0x6c>
        for (int j = i + 1; j < n; j++) {
 8002484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002486:	3301      	adds	r3, #1
 8002488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800248a:	e00e      	b.n	80024aa <_ZN3EKF7_cholslEPKfPfS2_i+0x5e>
            a[i*n+j] = 0.0;
 800248c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800248e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002490:	fb03 f202 	mul.w	r2, r3, r2
 8002494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
        for (int j = i + 1; j < n; j++) {
 80024a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a6:	3301      	adds	r3, #1
 80024a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80024ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024ae:	429a      	cmp	r2, r3
 80024b0:	dbec      	blt.n	800248c <_ZN3EKF7_cholslEPKfPfS2_i+0x40>
    for (int i = 0; i < n; i++) {
 80024b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024b4:	3301      	adds	r3, #1
 80024b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024bc:	429a      	cmp	r2, r3
 80024be:	dbe1      	blt.n	8002484 <_ZN3EKF7_cholslEPKfPfS2_i+0x38>
        }
    }
    for (int i = 0; i < n; i++) {
 80024c0:	2300      	movs	r3, #0
 80024c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80024c4:	e0a5      	b.n	8002612 <_ZN3EKF7_cholslEPKfPfS2_i+0x1c6>
        a[i*n+i] *= a[i*n+i];
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024ca:	fb03 f202 	mul.w	r2, r3, r2
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	ed93 7a00 	vldr	s14, [r3]
 80024dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024e0:	fb03 f202 	mul.w	r2, r3, r2
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	4413      	add	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	4413      	add	r3, r2
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024f6:	fb03 f202 	mul.w	r2, r3, r2
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	4413      	add	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	4413      	add	r3, r2
 8002504:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002508:	edc3 7a00 	vstr	s15, [r3]
        for (int k = i + 1; k < n; k++) {
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	3301      	adds	r3, #1
 8002510:	623b      	str	r3, [r7, #32]
 8002512:	e032      	b.n	800257a <_ZN3EKF7_cholslEPKfPfS2_i+0x12e>
            a[i*n+i] += a[k*n+i] * a[k*n+i];
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002518:	fb03 f202 	mul.w	r2, r3, r2
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	4413      	add	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	ed93 7a00 	vldr	s14, [r3]
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800252e:	fb03 f202 	mul.w	r2, r3, r2
 8002532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002534:	4413      	add	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	4413      	add	r3, r2
 800253c:	edd3 6a00 	vldr	s13, [r3]
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002544:	fb03 f202 	mul.w	r2, r3, r2
 8002548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254a:	4413      	add	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	4413      	add	r3, r2
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800255a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800255e:	fb03 f202 	mul.w	r2, r3, r2
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	4413      	add	r3, r2
 800256c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002570:	edc3 7a00 	vstr	s15, [r3]
        for (int k = i + 1; k < n; k++) {
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	3301      	adds	r3, #1
 8002578:	623b      	str	r3, [r7, #32]
 800257a:	6a3a      	ldr	r2, [r7, #32]
 800257c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800257e:	429a      	cmp	r2, r3
 8002580:	dbc8      	blt.n	8002514 <_ZN3EKF7_cholslEPKfPfS2_i+0xc8>
        }
        for (int j = i + 1; j < n; j++) {
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	3301      	adds	r3, #1
 8002586:	61fb      	str	r3, [r7, #28]
 8002588:	e03c      	b.n	8002604 <_ZN3EKF7_cholslEPKfPfS2_i+0x1b8>
            for (int k = j; k < n; k++) {
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	61bb      	str	r3, [r7, #24]
 800258e:	e032      	b.n	80025f6 <_ZN3EKF7_cholslEPKfPfS2_i+0x1aa>
                a[i*n+j] += a[k*n+i] * a[k*n+j];
 8002590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002594:	fb03 f202 	mul.w	r2, r3, r2
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	4413      	add	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	4413      	add	r3, r2
 80025a2:	ed93 7a00 	vldr	s14, [r3]
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80025aa:	fb03 f202 	mul.w	r2, r3, r2
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	4413      	add	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	edd3 6a00 	vldr	s13, [r3]
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80025c0:	fb03 f202 	mul.w	r2, r3, r2
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	edd3 7a00 	vldr	s15, [r3]
 80025d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80025da:	fb03 f202 	mul.w	r2, r3, r2
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	4413      	add	r3, r2
 80025e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ec:	edc3 7a00 	vstr	s15, [r3]
            for (int k = j; k < n; k++) {
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	3301      	adds	r3, #1
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025fa:	429a      	cmp	r2, r3
 80025fc:	dbc8      	blt.n	8002590 <_ZN3EKF7_cholslEPKfPfS2_i+0x144>
        for (int j = i + 1; j < n; j++) {
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3301      	adds	r3, #1
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	69fa      	ldr	r2, [r7, #28]
 8002606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002608:	429a      	cmp	r2, r3
 800260a:	dbbe      	blt.n	800258a <_ZN3EKF7_cholslEPKfPfS2_i+0x13e>
    for (int i = 0; i < n; i++) {
 800260c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260e:	3301      	adds	r3, #1
 8002610:	627b      	str	r3, [r7, #36]	@ 0x24
 8002612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002616:	429a      	cmp	r2, r3
 8002618:	f6ff af55 	blt.w	80024c6 <_ZN3EKF7_cholslEPKfPfS2_i+0x7a>
            }
        }
    }
    for (int i = 0; i < n; i++) {
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	e020      	b.n	8002664 <_ZN3EKF7_cholslEPKfPfS2_i+0x218>
        for (int j = 0; j < i; j++) {
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	e016      	b.n	8002656 <_ZN3EKF7_cholslEPKfPfS2_i+0x20a>
            a[i*n+j] = a[j*n+i];
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800262c:	fb03 f202 	mul.w	r2, r3, r2
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	4413      	add	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	441a      	add	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800263e:	fb03 f101 	mul.w	r1, r3, r1
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	440b      	add	r3, r1
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	440b      	add	r3, r1
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < i; j++) {
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	3301      	adds	r3, #1
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	429a      	cmp	r2, r3
 800265c:	dbe4      	blt.n	8002628 <_ZN3EKF7_cholslEPKfPfS2_i+0x1dc>
    for (int i = 0; i < n; i++) {
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3301      	adds	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002668:	429a      	cmp	r2, r3
 800266a:	dbda      	blt.n	8002622 <_ZN3EKF7_cholslEPKfPfS2_i+0x1d6>
        }
    }

    return 0; // success
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3730      	adds	r7, #48	@ 0x30
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <_ZN3EKF7_addvecEPKfS1_Pfi>:

/// @private
 void EKF::_addvec(
        const _float_t * a, const _float_t * b, _float_t * c, const int n)
{
 8002676:	b480      	push	{r7}
 8002678:	b087      	sub	sp, #28
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	603b      	str	r3, [r7, #0]
    for (int j=0; j<n; ++j) {
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	e016      	b.n	80026b8 <_ZN3EKF7_addvecEPKfS1_Pfi+0x42>
        c[j] = a[j] + b[j];
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	4413      	add	r3, r2
 8002692:	ed93 7a00 	vldr	s14, [r3]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	edd3 7a00 	vldr	s15, [r3]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	4413      	add	r3, r2
 80026aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ae:	edc3 7a00 	vstr	s15, [r3]
    for (int j=0; j<n; ++j) {
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	3301      	adds	r3, #1
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	429a      	cmp	r2, r3
 80026be:	dbe4      	blt.n	800268a <_ZN3EKF7_addvecEPKfS1_Pfi+0x14>
    }
}
 80026c0:	bf00      	nop
 80026c2:	bf00      	nop
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <_ZN3EKF4_subEPKfS1_Pfi>:

/// @private
 void EKF::_sub(
        const _float_t * a, const _float_t * b, _float_t * c, const int n)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b087      	sub	sp, #28
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
    for (int j=0; j<n; ++j) {
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	e016      	b.n	8002710 <_ZN3EKF4_subEPKfS1_Pfi+0x42>
        c[j] = a[j] - b[j];
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	4413      	add	r3, r2
 80026ea:	ed93 7a00 	vldr	s14, [r3]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	4413      	add	r3, r2
 80026f6:	edd3 7a00 	vldr	s15, [r3]
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	4413      	add	r3, r2
 8002702:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002706:	edc3 7a00 	vstr	s15, [r3]
    for (int j=0; j<n; ++j) {
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3301      	adds	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	6a3b      	ldr	r3, [r7, #32]
 8002714:	429a      	cmp	r2, r3
 8002716:	dbe4      	blt.n	80026e2 <_ZN3EKF4_subEPKfS1_Pfi+0x14>
    }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <_ZN3EKF6invertEPKfPf>:

/// @private
 bool EKF::invert(const _float_t * a, _float_t * ainv)
{
 8002726:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800272a:	b089      	sub	sp, #36	@ 0x24
 800272c:	af02      	add	r7, sp, #8
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
    _float_t tmp[EKF_M];

    return _cholsl(a, ainv, tmp, EKF_M) == 0;
}
 8002734:	466b      	mov	r3, sp
 8002736:	461e      	mov	r6, r3
    _float_t tmp[EKF_M];
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6899      	ldr	r1, [r3, #8]
 800273c:	1e4b      	subs	r3, r1, #1
 800273e:	617b      	str	r3, [r7, #20]
 8002740:	460a      	mov	r2, r1
 8002742:	2300      	movs	r3, #0
 8002744:	4690      	mov	r8, r2
 8002746:	4699      	mov	r9, r3
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8002754:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002758:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800275c:	460a      	mov	r2, r1
 800275e:	2300      	movs	r3, #0
 8002760:	4614      	mov	r4, r2
 8002762:	461d      	mov	r5, r3
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	016b      	lsls	r3, r5, #5
 800276e:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002772:	0162      	lsls	r2, r4, #5
 8002774:	460b      	mov	r3, r1
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	3307      	adds	r3, #7
 800277a:	08db      	lsrs	r3, r3, #3
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	ebad 0d03 	sub.w	sp, sp, r3
 8002782:	ab02      	add	r3, sp, #8
 8002784:	3303      	adds	r3, #3
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	613b      	str	r3, [r7, #16]
    return _cholsl(a, ainv, tmp, EKF_M) == 0;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff fe57 	bl	800244c <_ZN3EKF7_cholslEPKfPfS2_i>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bf0c      	ite	eq
 80027a4:	2301      	moveq	r3, #1
 80027a6:	2300      	movne	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	46b5      	mov	sp, r6
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	371c      	adds	r7, #28
 80027b0:	46bd      	mov	sp, r7
 80027b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080027b6 <_ZSt4fmodff>:
  { return __builtin_fmodf(__x, __y); }
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	ed87 0a01 	vstr	s0, [r7, #4]
 80027c0:	edc7 0a00 	vstr	s1, [r7]
 80027c4:	edd7 0a00 	vldr	s1, [r7]
 80027c8:	ed97 0a01 	vldr	s0, [r7, #4]
 80027cc:	f009 f9a0 	bl	800bb10 <fmodf>
 80027d0:	eef0 7a40 	vmov.f32	s15, s0
 80027d4:	eeb0 0a67 	vmov.f32	s0, s15
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <_Z4_sinf>:


// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a){
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0,804,1608,2411,3212,4011,4808,5602,6393,7180,7962,8740,9512,10279,11039,11793,12540,13279,14010,14733,15447,16151,16846,17531,18205,18868,19520,20160,20788,21403,22006,22595,23170,23732,24279,24812,25330,25833,26320,26791,27246,27684,28106,28511,28899,29269,29622,29957,30274,30572,30853,31114,31357,31581,31786,31972,32138,32286,32413,32522,32610,32679,32729,32758,32768};
  unsigned int i = (unsigned int)(a * (64*4*256.0f/_2PI));
 80027ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80027ee:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80028c4 <_Z4_sinf+0xe4>
 80027f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027fa:	ee17 3a90 	vmov	r3, s15
 80027fe:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	b2db      	uxtb	r3, r3
 8002804:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	0a1b      	lsrs	r3, r3, #8
 800280a:	b2db      	uxtb	r3, r3
 800280c:	60fb      	str	r3, [r7, #12]
  if (i < 64) {
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2b3f      	cmp	r3, #63	@ 0x3f
 8002812:	d80b      	bhi.n	800282c <_Z4_sinf+0x4c>
    t1 = sine_array[i]; t2 = sine_array[i+1];
 8002814:	4a2c      	ldr	r2, [pc, #176]	@ (80028c8 <_Z4_sinf+0xe8>)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	3301      	adds	r3, #1
 8002822:	4a29      	ldr	r2, [pc, #164]	@ (80028c8 <_Z4_sinf+0xe8>)
 8002824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	e033      	b.n	8002894 <_Z4_sinf+0xb4>
  }
  else if(i < 128) {
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002830:	d80e      	bhi.n	8002850 <_Z4_sinf+0x70>
    t1 = sine_array[128 - i]; t2 = sine_array[127 - i];
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002838:	4a23      	ldr	r2, [pc, #140]	@ (80028c8 <_Z4_sinf+0xe8>)
 800283a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8002846:	4a20      	ldr	r2, [pc, #128]	@ (80028c8 <_Z4_sinf+0xe8>)
 8002848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	e021      	b.n	8002894 <_Z4_sinf+0xb4>
  }
  else if(i < 192) {
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2bbf      	cmp	r3, #191	@ 0xbf
 8002854:	d80e      	bhi.n	8002874 <_Z4_sinf+0x94>
    t1 = -sine_array[-128 + i]; t2 = -sine_array[-127 + i];
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	3b80      	subs	r3, #128	@ 0x80
 800285a:	4a1b      	ldr	r2, [pc, #108]	@ (80028c8 <_Z4_sinf+0xe8>)
 800285c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002860:	425b      	negs	r3, r3
 8002862:	617b      	str	r3, [r7, #20]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3b7f      	subs	r3, #127	@ 0x7f
 8002868:	4a17      	ldr	r2, [pc, #92]	@ (80028c8 <_Z4_sinf+0xe8>)
 800286a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800286e:	425b      	negs	r3, r3
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	e00f      	b.n	8002894 <_Z4_sinf+0xb4>
  }
  else {
    t1 = -sine_array[256 - i]; t2 = -sine_array[255 - i];
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800287a:	4a13      	ldr	r2, [pc, #76]	@ (80028c8 <_Z4_sinf+0xe8>)
 800287c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002880:	425b      	negs	r3, r3
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800288a:	4a0f      	ldr	r2, [pc, #60]	@ (80028c8 <_Z4_sinf+0xe8>)
 800288c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002890:	425b      	negs	r3, r3
 8002892:	613b      	str	r3, [r7, #16]
  }
  return (1.0f/32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	fb02 f303 	mul.w	r3, r2, r3
 80028a0:	121a      	asrs	r2, r3, #8
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	4413      	add	r3, r2
 80028a6:	ee07 3a90 	vmov	s15, r3
 80028aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ae:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80028cc <_Z4_sinf+0xec>
 80028b2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80028b6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	4622f983 	.word	0x4622f983
 80028c8:	20000014 	.word	0x20000014
 80028cc:	38000000 	.word	0x38000000

080028d0 <_Z4_cosf>:
// function approximating cosine calculation by using fixed size array
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 80028da:	edd7 7a01 	vldr	s15, [r7, #4]
 80028de:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002928 <_Z4_cosf+0x58>
 80028e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028e6:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 80028ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80028ee:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800292c <_Z4_cosf+0x5c>
 80028f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fa:	dd06      	ble.n	800290a <_Z4_cosf+0x3a>
 80028fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002900:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800292c <_Z4_cosf+0x5c>
 8002904:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002908:	e001      	b.n	800290e <_Z4_cosf+0x3e>
 800290a:	edd7 7a03 	vldr	s15, [r7, #12]
 800290e:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 8002912:	ed97 0a03 	vldr	s0, [r7, #12]
 8002916:	f7ff ff63 	bl	80027e0 <_Z4_sinf>
 800291a:	eef0 7a40 	vmov.f32	s15, s0
}
 800291e:	eeb0 0a67 	vmov.f32	s0, s15
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	3fc90fdb 	.word	0x3fc90fdb
 800292c:	40c90fdb 	.word	0x40c90fdb

08002930 <_ZSt3minIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	ed93 7a00 	vldr	s14, [r3]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294e:	d501      	bpl.n	8002954 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	e000      	b.n	8002956 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8002954:	687b      	ldr	r3, [r7, #4]
    }
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
	...

08002964 <_Z6_atan2ff>:
// Via Odrive project
// https://github.com/odriverobotics/ODrive/blob/master/Firmware/MotorControl/utils.cpp
// This function is MIT licenced, copyright Oskar Weigl/Odrive Robotics
// The origin for Odrive atan2 is public domain. Thanks to Odrive for making
// it easy to borrow.
__attribute__((weak)) float _atan2(float y, float x) {
 8002964:	b580      	push	{r7, lr}
 8002966:	ed2d 8b02 	vpush	{d8}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
 800296e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002972:	edc7 0a00 	vstr	s1, [r7]
    // a := min (|x|, |y|) / max (|x|, |y|)
    float abs_y = fabsf(y);
 8002976:	edd7 7a01 	vldr	s15, [r7, #4]
 800297a:	eef0 7ae7 	vabs.f32	s15, s15
 800297e:	edc7 7a04 	vstr	s15, [r7, #16]
    float abs_x = fabsf(x);
 8002982:	edd7 7a00 	vldr	s15, [r7]
 8002986:	eef0 7ae7 	vabs.f32	s15, s15
 800298a:	edc7 7a03 	vstr	s15, [r7, #12]
    // inject FLT_MIN in denominator to avoid division by zero
    float a = min(abs_x, abs_y) / (max(abs_x, abs_y));
 800298e:	f107 0210 	add.w	r2, r7, #16
 8002992:	f107 030c 	add.w	r3, r7, #12
 8002996:	4611      	mov	r1, r2
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ffc9 	bl	8002930 <_ZSt3minIfERKT_S2_S2_>
 800299e:	4603      	mov	r3, r0
 80029a0:	ed93 8a00 	vldr	s16, [r3]
 80029a4:	f107 0210 	add.w	r2, r7, #16
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f8c4 	bl	8002b3c <_ZSt3maxIfERKT_S2_S2_>
 80029b4:	4603      	mov	r3, r0
 80029b6:	ed93 7a00 	vldr	s14, [r3]
 80029ba:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80029be:	edc7 7a06 	vstr	s15, [r7, #24]
    // s := a * a
    float s = a * a;
 80029c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80029c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80029ca:	edc7 7a05 	vstr	s15, [r7, #20]
    // r := ((-0.0464964749 * s + 0.15931422) * s - 0.327622764) * s * a + a
    float r =
        ((-0.0464964749f * s + 0.15931422f) * s - 0.327622764f) * s * a + a;
 80029ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002a7c <_Z6_atan2ff+0x118>
 80029d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029da:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002a80 <_Z6_atan2ff+0x11c>
 80029de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002a84 <_Z6_atan2ff+0x120>
 80029ee:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80029f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80029f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80029fe:	ee67 7a27 	vmul.f32	s15, s14, s15
    float r =
 8002a02:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a0a:	edc7 7a07 	vstr	s15, [r7, #28]
    // if |y| > |x| then r := 1.57079637 - r
    if (abs_y > abs_x) r = 1.57079637f - r;
 8002a0e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a1e:	dd07      	ble.n	8002a30 <_Z6_atan2ff+0xcc>
 8002a20:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002a88 <_Z6_atan2ff+0x124>
 8002a24:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a2c:	edc7 7a07 	vstr	s15, [r7, #28]
    // if x < 0 then r := 3.14159274 - r
    if (x < 0.0f) r = 3.14159274f - r;
 8002a30:	edd7 7a00 	vldr	s15, [r7]
 8002a34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3c:	d507      	bpl.n	8002a4e <_Z6_atan2ff+0xea>
 8002a3e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002a8c <_Z6_atan2ff+0x128>
 8002a42:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a4a:	edc7 7a07 	vstr	s15, [r7, #28]
    // if y < 0 then r := -r
    if (y < 0.0f) r = -r;
 8002a4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5a:	d505      	bpl.n	8002a68 <_Z6_atan2ff+0x104>
 8002a5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a60:	eef1 7a67 	vneg.f32	s15, s15
 8002a64:	edc7 7a07 	vstr	s15, [r7, #28]

    return r;
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	ee07 3a90 	vmov	s15, r3
  }
 8002a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a72:	3720      	adds	r7, #32
 8002a74:	46bd      	mov	sp, r7
 8002a76:	ecbd 8b02 	vpop	{d8}
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	bd3e7316 	.word	0xbd3e7316
 8002a80:	3e232344 	.word	0x3e232344
 8002a84:	3ea7be2c 	.word	0x3ea7be2c
 8002a88:	3fc90fdb 	.word	0x3fc90fdb
 8002a8c:	40490fdb 	.word	0x40490fdb

08002a90 <_Z15_normalizeAnglef>:


// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 8002a9a:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8002ad4 <_Z15_normalizeAnglef+0x44>
 8002a9e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002aa2:	f7ff fe88 	bl	80027b6 <_ZSt4fmodff>
 8002aa6:	ed87 0a03 	vstr	s0, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 8002aaa:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab6:	db02      	blt.n	8002abe <_Z15_normalizeAnglef+0x2e>
 8002ab8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002abc:	e005      	b.n	8002aca <_Z15_normalizeAnglef+0x3a>
 8002abe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ac2:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8002ad4 <_Z15_normalizeAnglef+0x44>
 8002ac6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8002aca:	eeb0 0a67 	vmov.f32	s0, s15
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40c90fdb 	.word	0x40c90fdb

08002ad8 <_Z16_electricalAnglefi>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs) {
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ae2:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	ee07 3a90 	vmov	s15, r3
 8002aea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aee:	edd7 7a01 	vldr	s15, [r7, #4]
 8002af2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002af6:	eeb0 0a67 	vmov.f32	s0, s15
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <_Z11_sqrtApproxf>:

// square root approximation function using
// https://reprap.org/forum/read.php?147,219210
// https://en.wikipedia.org/wiki/Fast_inverse_square_root
__attribute__((weak)) float _sqrtApprox(float number) {//low in fat
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	ed87 0a01 	vstr	s0, [r7, #4]
  union {
    float    f;
    uint32_t i;
  } y = { .f = number };
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	60fb      	str	r3, [r7, #12]
  y.i = 0x5f375a86 - ( y.i >> 1 );
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	085a      	lsrs	r2, r3, #1
 8002b16:	4b08      	ldr	r3, [pc, #32]	@ (8002b38 <_Z11_sqrtApproxf+0x34>)
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
  return number * y.f;
 8002b1c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b20:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b24:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002b28:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	5f375a86 	.word	0x5f375a86

08002b3c <_ZSt3maxIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	ed93 7a00 	vldr	s14, [r3]
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5a:	d501      	bpl.n	8002b60 <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	e000      	b.n	8002b62 <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 8002b60:	687b      	ldr	r3, [r7, #4]
    }
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <_ZN13LowPassFilterC1Ef>:
 */

#include <lowpass_filter.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU

LowPassFilter::LowPassFilter(float time_constant)
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b082      	sub	sp, #8
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	ed87 0a00 	vstr	s0, [r7]
    : Tf(time_constant)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	601a      	str	r2, [r3, #0]
    , y_prev(0.0f)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f04f 0200 	mov.w	r2, #0
 8002b86:	609a      	str	r2, [r3, #8]
{
    timestamp_prev = micros();
 8002b88:	f000 f872 	bl	8002c70 <_ZN13LowPassFilter6microsEv>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	605a      	str	r2, [r3, #4]
}
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4618      	mov	r0, r3
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <_ZN13LowPassFilterclEf>:


float LowPassFilter::operator() (float x)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	ed87 0a00 	vstr	s0, [r7]
    unsigned long timestamp = micros();
 8002ba8:	f000 f862 	bl	8002c70 <_ZN13LowPassFilter6microsEv>
 8002bac:	6138      	str	r0, [r7, #16]
    float dt = (timestamp - timestamp_prev)*1e-6f;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bbe:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002c64 <_ZN13LowPassFilterclEf+0xc8>
 8002bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc6:	edc7 7a05 	vstr	s15, [r7, #20]

    if (dt < 0.0f ) dt = 1e-3f;
 8002bca:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	d502      	bpl.n	8002bde <_ZN13LowPassFilterclEf+0x42>
 8002bd8:	4b23      	ldr	r3, [pc, #140]	@ (8002c68 <_ZN13LowPassFilterclEf+0xcc>)
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	e010      	b.n	8002c00 <_ZN13LowPassFilterclEf+0x64>
    else if(dt > 0.3f) {
 8002bde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002be2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002c6c <_ZN13LowPassFilterclEf+0xd0>
 8002be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bee:	dd07      	ble.n	8002c00 <_ZN13LowPassFilterclEf+0x64>
        y_prev = x;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	609a      	str	r2, [r3, #8]
        timestamp_prev = timestamp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	605a      	str	r2, [r3, #4]
        return x;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	e029      	b.n	8002c54 <_ZN13LowPassFilterclEf+0xb8>
    }

    float alpha = Tf/(Tf + dt);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	edd3 6a00 	vldr	s13, [r3]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	ed93 7a00 	vldr	s14, [r3]
 8002c0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c18:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha*y_prev + (1.0f - alpha)*x;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c22:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c36:	edd7 7a00 	vldr	s15, [r7]
 8002c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c42:	edc7 7a02 	vstr	s15, [r7, #8]
    y_prev = y;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	609a      	str	r2, [r3, #8]
    timestamp_prev = timestamp;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	605a      	str	r2, [r3, #4]
    return y;
 8002c52:	68bb      	ldr	r3, [r7, #8]
}
 8002c54:	ee07 3a90 	vmov	s15, r3
 8002c58:	eeb0 0a67 	vmov.f32	s0, s15
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	358637bd 	.word	0x358637bd
 8002c68:	3a83126f 	.word	0x3a83126f
 8002c6c:	3e99999a 	.word	0x3e99999a

08002c70 <_ZN13LowPassFilter6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t LowPassFilter::micros(void) 
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8002c74:	4b07      	ldr	r3, [pc, #28]	@ (8002c94 <_ZN13LowPassFilter6microsEv+0x24>)
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	4b07      	ldr	r3, [pc, #28]	@ (8002c98 <_ZN13LowPassFilter6microsEv+0x28>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4907      	ldr	r1, [pc, #28]	@ (8002c9c <_ZN13LowPassFilter6microsEv+0x2c>)
 8002c7e:	fba1 1303 	umull	r1, r3, r1, r3
 8002c82:	0c9b      	lsrs	r3, r3, #18
 8002c84:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	e0001000 	.word	0xe0001000
 8002c98:	200000f4 	.word	0x200000f4
 8002c9c:	431bde83 	.word	0x431bde83

08002ca0 <_Z41__static_initialization_and_destruction_0ii>:
PIDController PID_position  {3.0, 0.0, 0.2, 0, velocity_limit};

LowPassFilter LPF_current_q	{0.1f}; // 1 is very slow
LowPassFilter LPF_current_d	{0.1f}; // 1 is very slow
LowPassFilter LPF_position	{0.01}; // 1 is very slow
LowPassFilter LPF_velocity	{0.0};  // 1 is very slow (EKF)
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d158      	bne.n	8002d62 <_Z41__static_initialization_and_destruction_0ii+0xc2>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d153      	bne.n	8002d62 <_Z41__static_initialization_and_destruction_0ii+0xc2>
PIDController PID_current_d {1.0, 0.0, 0.0, 1000.0, voltage_limit};
 8002cba:	4b2c      	ldr	r3, [pc, #176]	@ (8002d6c <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8002cbc:	edd3 7a00 	vldr	s15, [r3]
 8002cc0:	eeb0 2a67 	vmov.f32	s4, s15
 8002cc4:	eddf 1a2a 	vldr	s3, [pc, #168]	@ 8002d70 <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8002cc8:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002ccc:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002cd0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002cd4:	4828      	ldr	r0, [pc, #160]	@ (8002d78 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 8002cd6:	f000 f871 	bl	8002dbc <_ZN13PIDControllerC1Efffff>
PIDController PID_current_q {1.0, 1.0, 0.0, 1000.0, voltage_limit};
 8002cda:	4b24      	ldr	r3, [pc, #144]	@ (8002d6c <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8002cdc:	edd3 7a00 	vldr	s15, [r3]
 8002ce0:	eeb0 2a67 	vmov.f32	s4, s15
 8002ce4:	eddf 1a22 	vldr	s3, [pc, #136]	@ 8002d70 <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8002ce8:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002cec:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002cf0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002cf4:	4821      	ldr	r0, [pc, #132]	@ (8002d7c <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 8002cf6:	f000 f861 	bl	8002dbc <_ZN13PIDControllerC1Efffff>
PIDController PID_velocity  {1.0, 0.1, 0.1, 1000.0, current_limit};
 8002cfa:	4b21      	ldr	r3, [pc, #132]	@ (8002d80 <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 8002cfc:	edd3 7a00 	vldr	s15, [r3]
 8002d00:	eeb0 2a67 	vmov.f32	s4, s15
 8002d04:	eddf 1a1a 	vldr	s3, [pc, #104]	@ 8002d70 <_Z41__static_initialization_and_destruction_0ii+0xd0>
 8002d08:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 8002d84 <_Z41__static_initialization_and_destruction_0ii+0xe4>
 8002d0c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8002d84 <_Z41__static_initialization_and_destruction_0ii+0xe4>
 8002d10:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002d14:	481c      	ldr	r0, [pc, #112]	@ (8002d88 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8002d16:	f000 f851 	bl	8002dbc <_ZN13PIDControllerC1Efffff>
PIDController PID_position  {3.0, 0.0, 0.2, 0, velocity_limit};
 8002d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d8c <_Z41__static_initialization_and_destruction_0ii+0xec>)
 8002d1c:	edd3 7a00 	vldr	s15, [r3]
 8002d20:	eeb0 2a67 	vmov.f32	s4, s15
 8002d24:	eddf 1a13 	vldr	s3, [pc, #76]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002d28:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002d90 <_Z41__static_initialization_and_destruction_0ii+0xf0>
 8002d2c:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002d30:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8002d34:	4817      	ldr	r0, [pc, #92]	@ (8002d94 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 8002d36:	f000 f841 	bl	8002dbc <_ZN13PIDControllerC1Efffff>
LowPassFilter LPF_current_q	{0.1f}; // 1 is very slow
 8002d3a:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8002d84 <_Z41__static_initialization_and_destruction_0ii+0xe4>
 8002d3e:	4816      	ldr	r0, [pc, #88]	@ (8002d98 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 8002d40:	f7ff ff15 	bl	8002b6e <_ZN13LowPassFilterC1Ef>
LowPassFilter LPF_current_d	{0.1f}; // 1 is very slow
 8002d44:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8002d84 <_Z41__static_initialization_and_destruction_0ii+0xe4>
 8002d48:	4814      	ldr	r0, [pc, #80]	@ (8002d9c <_Z41__static_initialization_and_destruction_0ii+0xfc>)
 8002d4a:	f7ff ff10 	bl	8002b6e <_ZN13LowPassFilterC1Ef>
LowPassFilter LPF_position	{0.01}; // 1 is very slow
 8002d4e:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8002da0 <_Z41__static_initialization_and_destruction_0ii+0x100>
 8002d52:	4814      	ldr	r0, [pc, #80]	@ (8002da4 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 8002d54:	f7ff ff0b 	bl	8002b6e <_ZN13LowPassFilterC1Ef>
LowPassFilter LPF_velocity	{0.0};  // 1 is very slow (EKF)
 8002d58:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002d74 <_Z41__static_initialization_and_destruction_0ii+0xd4>
 8002d5c:	4812      	ldr	r0, [pc, #72]	@ (8002da8 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8002d5e:	f7ff ff06 	bl	8002b6e <_ZN13LowPassFilterC1Ef>
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200000b0 	.word	0x200000b0
 8002d70:	447a0000 	.word	0x447a0000
 8002d74:	00000000 	.word	0x00000000
 8002d78:	2000017c 	.word	0x2000017c
 8002d7c:	200001a0 	.word	0x200001a0
 8002d80:	200000b4 	.word	0x200000b4
 8002d84:	3dcccccd 	.word	0x3dcccccd
 8002d88:	200001c4 	.word	0x200001c4
 8002d8c:	200000b8 	.word	0x200000b8
 8002d90:	3e4ccccd 	.word	0x3e4ccccd
 8002d94:	200001e8 	.word	0x200001e8
 8002d98:	2000020c 	.word	0x2000020c
 8002d9c:	20000218 	.word	0x20000218
 8002da0:	3c23d70a 	.word	0x3c23d70a
 8002da4:	20000224 	.word	0x20000224
 8002da8:	20000230 	.word	0x20000230

08002dac <_GLOBAL__sub_I_CurrentSense_resistance>:
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002db4:	2001      	movs	r0, #1
 8002db6:	f7ff ff73 	bl	8002ca0 <_Z41__static_initialization_and_destruction_0ii>
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <_ZN13PIDControllerC1Efffff>:
 */

#include <pid.h>
#include "stm32g4xx_hal.h" // Include the HAL header for your specific MCU

PIDController::PIDController(float P, float I, float D, float ramp, float limit)
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6178      	str	r0, [r7, #20]
 8002dc4:	ed87 0a04 	vstr	s0, [r7, #16]
 8002dc8:	edc7 0a03 	vstr	s1, [r7, #12]
 8002dcc:	ed87 1a02 	vstr	s2, [r7, #8]
 8002dd0:	edc7 1a01 	vstr	s3, [r7, #4]
 8002dd4:	ed87 2a00 	vstr	s4, [r7]
    : P(P)
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	601a      	str	r2, [r3, #0]
    , I(I)
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	605a      	str	r2, [r3, #4]
    , D(D)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	609a      	str	r2, [r3, #8]
    , output_ramp(ramp)    // output derivative limit [volts/second]
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	60da      	str	r2, [r3, #12]
    , limit(limit)         // output supply limit     [volts]
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	611a      	str	r2, [r3, #16]
    , error_prev(0.0f)
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	615a      	str	r2, [r3, #20]
    , output_prev(0.0f)
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	619a      	str	r2, [r3, #24]
    , integral_prev(0.0f)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	61da      	str	r2, [r3, #28]
{
    timestamp_prev = micros();
 8002e0e:	f000 f91d 	bl	800304c <_ZN13PIDController6microsEv>
 8002e12:	4602      	mov	r2, r0
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	621a      	str	r2, [r3, #32]
}
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <_ZN13PIDControllerclEf>:

// PID controller "Functors" (see https://www.geeksforgeeks.org/functors-in-cpp/)
float PIDController::operator() (float error)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	@ 0x28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	ed87 0a00 	vstr	s0, [r7]
    // calculate the time from the last call
    unsigned long timestamp_now = micros();
 8002e30:	f000 f90c 	bl	800304c <_ZN13PIDController6microsEv>
 8002e34:	61f8      	str	r0, [r7, #28]
    float Ts = (timestamp_now - timestamp_prev) * 1e-6f;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	ee07 3a90 	vmov	s15, r3
 8002e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e46:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8003044 <_ZN13PIDControllerclEf+0x220>
 8002e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e4e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    // quick fix for strange cases (micros overflow)
    if(Ts <= 0 || Ts > 0.5f) Ts = 1e-3f;
 8002e52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002e56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5e:	d908      	bls.n	8002e72 <_ZN13PIDControllerclEf+0x4e>
 8002e60:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002e64:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002e68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e70:	dd01      	ble.n	8002e76 <_ZN13PIDControllerclEf+0x52>
 8002e72:	4b75      	ldr	r3, [pc, #468]	@ (8003048 <_ZN13PIDControllerclEf+0x224>)
 8002e74:	627b      	str	r3, [r7, #36]	@ 0x24

    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = P * error;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	edd3 7a00 	vldr	s15, [r3]
 8002e7c:	ed97 7a00 	vldr	s14, [r7]
 8002e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e84:	edc7 7a06 	vstr	s15, [r7, #24]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float integral = integral_prev + I*Ts*0.5f*(error + error_prev);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	ed93 7a07 	vldr	s14, [r3, #28]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	edd3 6a01 	vldr	s13, [r3, #4]
 8002e94:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002e98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002ea0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	ed93 6a05 	vldr	s12, [r3, #20]
 8002eaa:	edd7 7a00 	vldr	s15, [r7]
 8002eae:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002eb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eba:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -limit, limit);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ec4:	eef1 7a67 	vneg.f32	s15, s15
 8002ec8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ecc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	d505      	bpl.n	8002ee2 <_ZN13PIDControllerclEf+0xbe>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	edd3 7a04 	vldr	s15, [r3, #16]
 8002edc:	eef1 7a67 	vneg.f32	s15, s15
 8002ee0:	e00f      	b.n	8002f02 <_ZN13PIDControllerclEf+0xde>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ee8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002eec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef4:	dd03      	ble.n	8002efe <_ZN13PIDControllerclEf+0xda>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	edd3 7a04 	vldr	s15, [r3, #16]
 8002efc:	e001      	b.n	8002f02 <_ZN13PIDControllerclEf+0xde>
 8002efe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f02:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = D*(error - error_prev)/Ts;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f12:	edd7 6a00 	vldr	s13, [r7]
 8002f16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f1a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002f1e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002f22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f26:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 8002f2a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f36:	ed97 7a04 	vldr	s14, [r7, #16]
 8002f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f3e:	edc7 7a08 	vstr	s15, [r7, #32]
    // antiwindup - limit the output variable
    output = _constrain(output, -limit, limit);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f48:	eef1 7a67 	vneg.f32	s15, s15
 8002f4c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f58:	d505      	bpl.n	8002f66 <_ZN13PIDControllerclEf+0x142>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f60:	eef1 7a67 	vneg.f32	s15, s15
 8002f64:	e00f      	b.n	8002f86 <_ZN13PIDControllerclEf+0x162>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f6c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f78:	dd03      	ble.n	8002f82 <_ZN13PIDControllerclEf+0x15e>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f80:	e001      	b.n	8002f86 <_ZN13PIDControllerclEf+0x162>
 8002f82:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f86:	edc7 7a08 	vstr	s15, [r7, #32]

    // if output ramp defined
    if(output_ramp > 0)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f98:	dd3f      	ble.n	800301a <_ZN13PIDControllerclEf+0x1f6>
	{
        // limit the acceleration by ramping the output
        float output_rate = (output - output_prev)/Ts;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002fa0:	ed97 7a08 	vldr	s14, [r7, #32]
 8002fa4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002fa8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fb0:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > output_ramp)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002fba:	ed97 7a03 	vldr	s14, [r7, #12]
 8002fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc6:	dd0e      	ble.n	8002fe6 <_ZN13PIDControllerclEf+0x1c2>
            output = output_prev + output_ramp*Ts;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	ed93 7a06 	vldr	s14, [r3, #24]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	edd3 6a03 	vldr	s13, [r3, #12]
 8002fd4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002fd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe0:	edc7 7a08 	vstr	s15, [r7, #32]
 8002fe4:	e019      	b.n	800301a <_ZN13PIDControllerclEf+0x1f6>
        else if (output_rate < -output_ramp)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002fec:	eef1 7a67 	vneg.f32	s15, s15
 8002ff0:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ffc:	d50d      	bpl.n	800301a <_ZN13PIDControllerclEf+0x1f6>
            output = output_prev - output_ramp*Ts;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	ed93 7a06 	vldr	s14, [r3, #24]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 6a03 	vldr	s13, [r3, #12]
 800300a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800300e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003012:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003016:	edc7 7a08 	vstr	s15, [r7, #32]
    }
    // saving for the next pass
    integral_prev = integral;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	61da      	str	r2, [r3, #28]
    output_prev = output;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a3a      	ldr	r2, [r7, #32]
 8003024:	619a      	str	r2, [r3, #24]
    error_prev = error;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	615a      	str	r2, [r3, #20]
    timestamp_prev = timestamp_now;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69fa      	ldr	r2, [r7, #28]
 8003030:	621a      	str	r2, [r3, #32]
    return output;
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	ee07 3a90 	vmov	s15, r3
}
 8003038:	eeb0 0a67 	vmov.f32	s0, s15
 800303c:	3728      	adds	r7, #40	@ 0x28
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	358637bd 	.word	0x358637bd
 8003048:	3a83126f 	.word	0x3a83126f

0800304c <_ZN13PIDController6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t PIDController::micros(void) 
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8003050:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <_ZN13PIDController6microsEv+0x24>)
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4b07      	ldr	r3, [pc, #28]	@ (8003074 <_ZN13PIDController6microsEv+0x28>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4907      	ldr	r1, [pc, #28]	@ (8003078 <_ZN13PIDController6microsEv+0x2c>)
 800305a:	fba1 1303 	umull	r1, r3, r1, r3
 800305e:	0c9b      	lsrs	r3, r3, #18
 8003060:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	e0001000 	.word	0xe0001000
 8003074:	200000f4 	.word	0x200000f4
 8003078:	431bde83 	.word	0x431bde83

0800307c <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	ed87 0a01 	vstr	s0, [r7, #4]
 8003086:	ed97 0a01 	vldr	s0, [r7, #4]
 800308a:	f008 fe0f 	bl	800bcac <floorf>
 800308e:	eef0 7a40 	vmov.f32	s15, s0
 8003092:	eeb0 0a67 	vmov.f32	s0, s15
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <_ZN11pwm_driversC1Ev>:
 */

#include <pwm_drivers.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU
#include "motor_param.h"
pwm_drivers::pwm_drivers() {
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	4a04      	ldr	r2, [pc, #16]	@ (80030b8 <_ZN11pwm_driversC1Ev+0x1c>)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	0800cf1c 	.word	0x0800cf1c

080030bc <_ZN11pwm_driversD1Ev>:

pwm_drivers::~pwm_drivers() {
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	4a04      	ldr	r2, [pc, #16]	@ (80030d8 <_ZN11pwm_driversD1Ev+0x1c>)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4618      	mov	r0, r3
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	0800cf1c 	.word	0x0800cf1c

080030dc <_ZN11pwm_driversD0Ev>:
pwm_drivers::~pwm_drivers() {
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
}
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ffe9 	bl	80030bc <_ZN11pwm_driversD1Ev>
 80030ea:	2110      	movs	r1, #16
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f008 fc7d 	bl	800b9ec <_ZdlPvj>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4618      	mov	r0, r3
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <_ZN11pwm_drivers10initDriverEv>:

void pwm_drivers::initDriver()
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);   //pinMode
 8003104:	2100      	movs	r1, #0
 8003106:	4807      	ldr	r0, [pc, #28]	@ (8003124 <_ZN11pwm_drivers10initDriverEv+0x28>)
 8003108:	f007 f9d6 	bl	800a4b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);	//pinMode
 800310c:	2104      	movs	r1, #4
 800310e:	4805      	ldr	r0, [pc, #20]	@ (8003124 <_ZN11pwm_drivers10initDriverEv+0x28>)
 8003110:	f007 f9d2 	bl	800a4b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	//pinMode
 8003114:	2108      	movs	r1, #8
 8003116:	4803      	ldr	r0, [pc, #12]	@ (8003124 <_ZN11pwm_drivers10initDriverEv+0x28>)
 8003118:	f007 f9ce 	bl	800a4b8 <HAL_TIM_PWM_Start>
}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	2000076c 	.word	0x2000076c

08003128 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff>:

//Write PWM fsw = 25kHzfloat Ts
void pwm_drivers::writeDutyCycle3PWM(float dc_a, float dc_b, float dc_c) 
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	ed87 0a02 	vstr	s0, [r7, #8]
 8003134:	edc7 0a01 	vstr	s1, [r7, #4]
 8003138:	ed87 1a00 	vstr	s2, [r7]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, fsw*dc_a);
 800313c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003140:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003198 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 8003144:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003148:	4b14      	ldr	r3, [pc, #80]	@ (800319c <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003150:	ee17 2a90 	vmov	r2, s15
 8003154:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, fsw*dc_b);
 8003156:	edd7 7a01 	vldr	s15, [r7, #4]
 800315a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8003198 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 800315e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003162:	4b0e      	ldr	r3, [pc, #56]	@ (800319c <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800316a:	ee17 2a90 	vmov	r2, s15
 800316e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, fsw*dc_c);
 8003170:	edd7 7a00 	vldr	s15, [r7]
 8003174:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003198 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x70>
 8003178:	ee67 7a87 	vmul.f32	s15, s15, s14
 800317c:	4b07      	ldr	r3, [pc, #28]	@ (800319c <_ZN11pwm_drivers18writeDutyCycle3PWMEfff+0x74>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003184:	ee17 2a90 	vmov	r2, s15
 8003188:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	45610000 	.word	0x45610000
 800319c:	2000076c 	.word	0x2000076c

080031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>:

// Method using FOC to set Uq and Ud to the motor at the optimal angle
// Function implementing Space Vector PWM and Sine PWM algorithms
void pwm_drivers::setPhaseVoltage(float Uq, float Ud, float angle_el) 
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b090      	sub	sp, #64	@ 0x40
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80031ac:	edc7 0a01 	vstr	s1, [r7, #4]
 80031b0:	ed87 1a00 	vstr	s2, [r7]


// ===========================================================================[Old]
	float Uout;
	// a bit of optitmisation
	if (Ud)
 80031b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80031b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80031bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c0:	d029      	beq.n	8003216 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x76>
	{
		// only if Ud and Uq set
		// _sqrt is an approx of sqrt (3-4% error)
		Uout = _sqrtApprox(Ud*Ud + Uq*Uq) / voltage_limit;
 80031c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80031c6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80031ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80031ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80031d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031d6:	eeb0 0a67 	vmov.f32	s0, s15
 80031da:	f7ff fc93 	bl	8002b04 <_Z11_sqrtApproxf>
 80031de:	eef0 6a40 	vmov.f32	s13, s0
 80031e2:	4be8      	ldr	r3, [pc, #928]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 80031e4:	ed93 7a00 	vldr	s14, [r3]
 80031e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031ec:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		// angle normalisation in between 0 and 2pi
		// only necessary if using _sin and _cos - approximation functions
		angle_el = _normalizeAngle(angle_el + _atan2(Uq, Ud));
 80031f0:	edd7 0a01 	vldr	s1, [r7, #4]
 80031f4:	ed97 0a02 	vldr	s0, [r7, #8]
 80031f8:	f7ff fbb4 	bl	8002964 <_Z6_atan2ff>
 80031fc:	eeb0 7a40 	vmov.f32	s14, s0
 8003200:	edd7 7a00 	vldr	s15, [r7]
 8003204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003208:	eeb0 0a67 	vmov.f32	s0, s15
 800320c:	f7ff fc40 	bl	8002a90 <_Z15_normalizeAnglef>
 8003210:	ed87 0a00 	vstr	s0, [r7]
 8003214:	e014      	b.n	8003240 <_ZN11pwm_drivers15setPhaseVoltageEfff+0xa0>
	}
	else
	{
		// only Uq available - no need for atan2 and sqrt
		Uout = Uq / voltage_limit;
 8003216:	4bdb      	ldr	r3, [pc, #876]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8003218:	ed93 7a00 	vldr	s14, [r3]
 800321c:	edd7 6a02 	vldr	s13, [r7, #8]
 8003220:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003224:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		// angle normalisation in between 0 and 2pi
		// only necessary if using _sin and _cos - approximation functions
		angle_el = _normalizeAngle(angle_el + _PI_2);
 8003228:	edd7 7a00 	vldr	s15, [r7]
 800322c:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8003588 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e8>
 8003230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003234:	eeb0 0a67 	vmov.f32	s0, s15
 8003238:	f7ff fc2a 	bl	8002a90 <_Z15_normalizeAnglef>
 800323c:	ed87 0a00 	vstr	s0, [r7]
	}
	// find the sector we are in currently
	int sector = floor(angle_el / _PI_3) + 1;
 8003240:	edd7 7a00 	vldr	s15, [r7]
 8003244:	eddf 6ad1 	vldr	s13, [pc, #836]	@ 800358c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 8003248:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800324c:	eeb0 0a47 	vmov.f32	s0, s14
 8003250:	f7ff ff14 	bl	800307c <_ZSt5floorf>
 8003254:	eef0 7a40 	vmov.f32	s15, s0
 8003258:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800325c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003264:	ee17 3a90 	vmov	r3, s15
 8003268:	62fb      	str	r3, [r7, #44]	@ 0x2c
	// calculate the duty cycles
	float T1 = _SQRT3 * _sin(sector * _PI_3 - angle_el) * Uout;
 800326a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326c:	ee07 3a90 	vmov	s15, r3
 8003270:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003274:	ed9f 7ac5 	vldr	s14, [pc, #788]	@ 800358c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 8003278:	ee27 7a87 	vmul.f32	s14, s15, s14
 800327c:	edd7 7a00 	vldr	s15, [r7]
 8003280:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003284:	eeb0 0a67 	vmov.f32	s0, s15
 8003288:	f7ff faaa 	bl	80027e0 <_Z4_sinf>
 800328c:	eef0 7a40 	vmov.f32	s15, s0
 8003290:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8003590 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f0>
 8003294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003298:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800329c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032a0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float T2 = _SQRT3 * _sin(angle_el - (sector - 1.0f) * _PI_3) * Uout;
 80032a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032b6:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 800358c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3ec>
 80032ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032be:	ed97 7a00 	vldr	s14, [r7]
 80032c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ca:	f7ff fa89 	bl	80027e0 <_Z4_sinf>
 80032ce:	eef0 7a40 	vmov.f32	s15, s0
 80032d2:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8003590 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f0>
 80032d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032da:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80032de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T0 = 1 - T1 - T2; // modulation_centered around driver->voltage_limit/2
 80032e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032ea:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80032ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032f2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032fa:	edc7 7a08 	vstr	s15, [r7, #32]
//	float T0 = 0; // pulled to 0 - better for low power supply voltage

	// calculate the duty cycles(times)
	float Ta, Tb, Tc;
	switch (sector) {
 80032fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003300:	3b01      	subs	r3, #1
 8003302:	2b05      	cmp	r3, #5
 8003304:	f200 80ee 	bhi.w	80034e4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x344>
 8003308:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x170>)
 800330a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330e:	bf00      	nop
 8003310:	08003329 	.word	0x08003329
 8003314:	08003373 	.word	0x08003373
 8003318:	080033bd 	.word	0x080033bd
 800331c:	08003407 	.word	0x08003407
 8003320:	08003451 	.word	0x08003451
 8003324:	0800349b 	.word	0x0800349b
	case 1:
		Ta = T1 + T2 + T0 / 2;
 8003328:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800332c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003330:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003334:	edd7 6a08 	vldr	s13, [r7, #32]
 8003338:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800333c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003344:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T2 + T0 / 2;
 8003348:	ed97 7a08 	vldr	s14, [r7, #32]
 800334c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003350:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003354:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800335c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T0 / 2;
 8003360:	ed97 7a08 	vldr	s14, [r7, #32]
 8003364:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003368:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800336c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8003370:	e0c1      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 2:
		Ta = T1 + T0 / 2;
 8003372:	ed97 7a08 	vldr	s14, [r7, #32]
 8003376:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800337a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800337e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003386:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T2 + T0 / 2;
 800338a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800338e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003392:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003396:	edd7 6a08 	vldr	s13, [r7, #32]
 800339a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800339e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80033a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033a6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T0 / 2;
 80033aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80033ae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80033b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033b6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 80033ba:	e09c      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 3:
		Ta = T0 / 2;
 80033bc:	ed97 7a08 	vldr	s14, [r7, #32]
 80033c0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80033c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033c8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T2 + T0 / 2;
 80033cc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80033d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80033d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033d8:	edd7 6a08 	vldr	s13, [r7, #32]
 80033dc:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80033e0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80033e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T2 + T0 / 2;
 80033ec:	ed97 7a08 	vldr	s14, [r7, #32]
 80033f0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80033f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033f8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80033fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003400:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8003404:	e077      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 4:
		Ta = T0 / 2;
 8003406:	ed97 7a08 	vldr	s14, [r7, #32]
 800340a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800340e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003412:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T1 + T0 / 2;
 8003416:	ed97 7a08 	vldr	s14, [r7, #32]
 800341a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800341e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003422:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800342a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T2 + T0 / 2;
 800342e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003432:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800343a:	edd7 6a08 	vldr	s13, [r7, #32]
 800343e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8003442:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800344a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 800344e:	e052      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 5:
		Ta = T2 + T0 / 2;
 8003450:	ed97 7a08 	vldr	s14, [r7, #32]
 8003454:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003458:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800345c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003464:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T0 / 2;
 8003468:	ed97 7a08 	vldr	s14, [r7, #32]
 800346c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003470:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003474:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T2 + T0 / 2;
 8003478:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800347c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003484:	edd7 6a08 	vldr	s13, [r7, #32]
 8003488:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800348c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003494:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 8003498:	e02d      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	case 6:
		Ta = T1 + T2 + T0 / 2;
 800349a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800349e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80034a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034a6:	edd7 6a08 	vldr	s13, [r7, #32]
 80034aa:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80034ae:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80034b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034b6:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		Tb = T0 / 2;
 80034ba:	ed97 7a08 	vldr	s14, [r7, #32]
 80034be:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80034c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034c6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Tc = T1 + T0 / 2;
 80034ca:	ed97 7a08 	vldr	s14, [r7, #32]
 80034ce:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80034d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034d6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80034da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034de:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		break;
 80034e2:	e008      	b.n	80034f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x356>
	default:
		// possible error state
		Ta = 0;
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	63bb      	str	r3, [r7, #56]	@ 0x38
		Tb = 0;
 80034ea:	f04f 0300 	mov.w	r3, #0
 80034ee:	637b      	str	r3, [r7, #52]	@ 0x34
		Tc = 0;
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	// calculate the phase voltages
	Ua = Ta * voltage_limit;
 80034f6:	4b23      	ldr	r3, [pc, #140]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 80034f8:	ed93 7a00 	vldr	s14, [r3]
 80034fc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	edc3 7a01 	vstr	s15, [r3, #4]
	Ub = Tb * voltage_limit;
 800350a:	4b1e      	ldr	r3, [pc, #120]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 800350c:	ed93 7a00 	vldr	s14, [r3]
 8003510:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	edc3 7a02 	vstr	s15, [r3, #8]
	Uc = Tc * voltage_limit;
 800351e:	4b19      	ldr	r3, [pc, #100]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8003520:	ed93 7a00 	vldr	s14, [r3]
 8003524:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	edc3 7a03 	vstr	s15, [r3, #12]
// ===========================================================================

	// set the voltages in hardware
	// limit the voltage in driver
	Ua = _constrain(Ua, 0.0f, voltage_limit);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	edd3 7a01 	vldr	s15, [r3, #4]
 8003538:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800353c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003540:	d502      	bpl.n	8003548 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3a8>
 8003542:	f04f 0300 	mov.w	r3, #0
 8003546:	e00f      	b.n	8003568 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c8>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	ed93 7a01 	vldr	s14, [r3, #4]
 800354e:	4b0d      	ldr	r3, [pc, #52]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355c:	dd02      	ble.n	8003564 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c4>
 800355e:	4b09      	ldr	r3, [pc, #36]	@ (8003584 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3e4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	e001      	b.n	8003568 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3c8>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	6053      	str	r3, [r2, #4]
	Ub = _constrain(Ub, 0.0f, voltage_limit);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003572:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357a:	d50b      	bpl.n	8003594 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x3f4>
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	e018      	b.n	80035b4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x414>
 8003582:	bf00      	nop
 8003584:	200000b0 	.word	0x200000b0
 8003588:	3fc90fdb 	.word	0x3fc90fdb
 800358c:	3f860a92 	.word	0x3f860a92
 8003590:	3fddb3d7 	.word	0x3fddb3d7
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	ed93 7a02 	vldr	s14, [r3, #8]
 800359a:	4b5e      	ldr	r3, [pc, #376]	@ (8003714 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 800359c:	edd3 7a00 	vldr	s15, [r3]
 80035a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a8:	dd02      	ble.n	80035b0 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x410>
 80035aa:	4b5a      	ldr	r3, [pc, #360]	@ (8003714 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	e001      	b.n	80035b4 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x414>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	6093      	str	r3, [r2, #8]
	Uc = _constrain(Uc, 0.0f, voltage_limit);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80035be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c6:	d502      	bpl.n	80035ce <_ZN11pwm_drivers15setPhaseVoltageEfff+0x42e>
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	e00f      	b.n	80035ee <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44e>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80035d4:	4b4f      	ldr	r3, [pc, #316]	@ (8003714 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 80035d6:	edd3 7a00 	vldr	s15, [r3]
 80035da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e2:	dd02      	ble.n	80035ea <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44a>
 80035e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003714 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x574>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	e001      	b.n	80035ee <_ZN11pwm_drivers15setPhaseVoltageEfff+0x44e>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	60d3      	str	r3, [r2, #12]
	// calculate duty cycle
	float dc_a;  //duty cycle phase A [0, 1]
	float dc_b;  //duty cycle phase B [0, 1]
	float dc_c;  //duty cycle phase C [0, 1]
	// limited in [0,1]
	dc_a = _constrain(Ua / voltage_power_supply, 0.0f, 0.94f);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	edd3 6a01 	vldr	s13, [r3, #4]
 80035f8:	4b47      	ldr	r3, [pc, #284]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 80035fa:	ed93 7a00 	vldr	s14, [r3]
 80035fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003602:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360a:	d502      	bpl.n	8003612 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x472>
 800360c:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800371c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 8003610:	e019      	b.n	8003646 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4a6>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	edd3 6a01 	vldr	s13, [r3, #4]
 8003618:	4b3f      	ldr	r3, [pc, #252]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 800361a:	ed93 7a00 	vldr	s14, [r3]
 800361e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003622:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 8003626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800362a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362e:	dd02      	ble.n	8003636 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x496>
 8003630:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 8003634:	e007      	b.n	8003646 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4a6>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	edd3 6a01 	vldr	s13, [r3, #4]
 800363c:	4b36      	ldr	r3, [pc, #216]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 800363e:	ed93 7a00 	vldr	s14, [r3]
 8003642:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003646:	edc7 7a07 	vstr	s15, [r7, #28]
	dc_b = _constrain(Ub / voltage_power_supply, 0.0f, 0.94f);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003650:	4b31      	ldr	r3, [pc, #196]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8003652:	ed93 7a00 	vldr	s14, [r3]
 8003656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800365a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800365e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003662:	d502      	bpl.n	800366a <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4ca>
 8003664:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800371c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 8003668:	e019      	b.n	800369e <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4fe>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003670:	4b29      	ldr	r3, [pc, #164]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8003672:	ed93 7a00 	vldr	s14, [r3]
 8003676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800367a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 800367e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003686:	dd02      	ble.n	800368e <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4ee>
 8003688:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 800368c:	e007      	b.n	800369e <_ZN11pwm_drivers15setPhaseVoltageEfff+0x4fe>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	edd3 6a02 	vldr	s13, [r3, #8]
 8003694:	4b20      	ldr	r3, [pc, #128]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 8003696:	ed93 7a00 	vldr	s14, [r3]
 800369a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800369e:	edc7 7a06 	vstr	s15, [r7, #24]
	dc_c = _constrain(Uc / voltage_power_supply, 0.0f, 0.94f);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	edd3 6a03 	vldr	s13, [r3, #12]
 80036a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 80036aa:	ed93 7a00 	vldr	s14, [r3]
 80036ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ba:	d502      	bpl.n	80036c2 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x522>
 80036bc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800371c <_ZN11pwm_drivers15setPhaseVoltageEfff+0x57c>
 80036c0:	e019      	b.n	80036f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x556>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	edd3 6a03 	vldr	s13, [r3, #12]
 80036c8:	4b13      	ldr	r3, [pc, #76]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 80036ca:	ed93 7a00 	vldr	s14, [r3]
 80036ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 80036d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036de:	dd02      	ble.n	80036e6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x546>
 80036e0:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8003720 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x580>
 80036e4:	e007      	b.n	80036f6 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x556>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	edd3 6a03 	vldr	s13, [r3, #12]
 80036ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003718 <_ZN11pwm_drivers15setPhaseVoltageEfff+0x578>)
 80036ee:	ed93 7a00 	vldr	s14, [r3]
 80036f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036f6:	edc7 7a05 	vstr	s15, [r7, #20]
	writeDutyCycle3PWM(dc_a, dc_b, dc_c);
 80036fa:	ed97 1a05 	vldr	s2, [r7, #20]
 80036fe:	edd7 0a06 	vldr	s1, [r7, #24]
 8003702:	ed97 0a07 	vldr	s0, [r7, #28]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f7ff fd0e 	bl	8003128 <_ZN11pwm_drivers18writeDutyCycle3PWMEfff>
}
 800370c:	bf00      	nop
 800370e:	3740      	adds	r7, #64	@ 0x40
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	200000b0 	.word	0x200000b0
 8003718:	200000ac 	.word	0x200000ac
 800371c:	00000000 	.word	0x00000000
 8003720:	3f70a3d7 	.word	0x3f70a3d7

08003724 <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	ed87 0a01 	vstr	s0, [r7, #4]
 800372e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003732:	eef0 7ae7 	vabs.f32	s15, s15
 8003736:	eeb0 0a67 	vmov.f32	s0, s15
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <_ZN9simpleFOCC1Ev>:
#include <simpleFOC.h>
#include "stm32g4xx_hal.h"  // Include the HAL header for your specific MCU



simpleFOC::simpleFOC() 
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	4a0f      	ldr	r2, [pc, #60]	@ (800378c <_ZN9simpleFOCC1Ev+0x48>)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3308      	adds	r3, #8
 8003756:	4618      	mov	r0, r3
 8003758:	f7fd fa2a 	bl	8000bb0 <_ZN17AS5048A_interfaceC1Ev>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	33b8      	adds	r3, #184	@ 0xb8
 8003760:	4618      	mov	r0, r3
 8003762:	f7fd fd69 	bl	8001238 <_ZN12CurrentSenseC1Ev>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fc95 	bl	800309c <_ZN11pwm_driversC1Ev>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a06      	ldr	r2, [pc, #24]	@ (8003790 <_ZN9simpleFOCC1Ev+0x4c>)
 8003776:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a04      	ldr	r2, [pc, #16]	@ (8003790 <_ZN9simpleFOCC1Ev+0x4c>)
 800377e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
{

}
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	0800cf2c 	.word	0x0800cf2c
 8003790:	40400000 	.word	0x40400000

08003794 <_ZN9simpleFOCD1Ev>:

simpleFOC::~simpleFOC() 
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	4a0b      	ldr	r2, [pc, #44]	@ (80037cc <_ZN9simpleFOCD1Ev+0x38>)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff fc87 	bl	80030bc <_ZN11pwm_driversD1Ev>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	33b8      	adds	r3, #184	@ 0xb8
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fd fdf0 	bl	8001398 <_ZN12CurrentSenseD1Ev>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3308      	adds	r3, #8
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fd fa67 	bl	8000c90 <_ZN17AS5048A_interfaceD1Ev>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4618      	mov	r0, r3
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	0800cf2c 	.word	0x0800cf2c

080037d0 <_ZN9simpleFOCD0Ev>:
simpleFOC::~simpleFOC() 
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
}
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7ff ffdb 	bl	8003794 <_ZN9simpleFOCD1Ev>
 80037de:	f44f 710e 	mov.w	r1, #568	@ 0x238
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f008 f902 	bl	800b9ec <_ZdlPvj>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <_ZN9simpleFOC11initSensorsEv>:

void simpleFOC::initSensors()
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
	driver.initDriver();
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003802:	4618      	mov	r0, r3
 8003804:	f7ff fc7a 	bl	80030fc <_ZN11pwm_drivers10initDriverEv>
	Encoder.MagneticSensorSPI_init();
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3308      	adds	r3, #8
 800380c:	4618      	mov	r0, r3
 800380e:	f7fd fa63 	bl	8000cd8 <_ZN17AS5048A_interface22MagneticSensorSPI_initEv>
	Encoder.Sensor_init();
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	3308      	adds	r3, #8
 8003816:	4618      	mov	r0, r3
 8003818:	f7fd fa9a 	bl	8000d50 <_ZN17AS5048A_interface11Sensor_initEv>
	CurrentSensor.initCurrentsense(CurrentSense_resistance, CurrentSense_gain);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	33b8      	adds	r3, #184	@ 0xb8
 8003820:	4a0a      	ldr	r2, [pc, #40]	@ (800384c <_ZN9simpleFOC11initSensorsEv+0x58>)
 8003822:	edd2 7a00 	vldr	s15, [r2]
 8003826:	4a0a      	ldr	r2, [pc, #40]	@ (8003850 <_ZN9simpleFOC11initSensorsEv+0x5c>)
 8003828:	ed92 7a00 	vldr	s14, [r2]
 800382c:	eef0 0a47 	vmov.f32	s1, s14
 8003830:	eeb0 0a67 	vmov.f32	s0, s15
 8003834:	4618      	mov	r0, r3
 8003836:	f7fd fdd5 	bl	80013e4 <_ZN12CurrentSense16initCurrentsenseEff>
	CurrentSensor.calibrateOffsets();
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	33b8      	adds	r3, #184	@ 0xb8
 800383e:	4618      	mov	r0, r3
 8003840:	f7fd fdfa 	bl	8001438 <_ZN12CurrentSense16calibrateOffsetsEv>
}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	20000098 	.word	0x20000098
 8003850:	2000009c 	.word	0x2000009c

08003854 <_ZN9simpleFOC11needsSearchEv>:

// returns 0 if it does need search for absolute zero
// 0 - magnetic sensor (& encoder with index which is found)
// 1 - encoder with index (with index not found yet)
int simpleFOC::needsSearch() 
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
	return 0;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <_ZN9simpleFOC18absoluteZeroSearchEv>:

// Encoder alignment the absolute zero angle
// - to the index
int simpleFOC::absoluteZeroSearch() 
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	// search the absolute zero with small velocity
	float limit_vel = velocity_limit;
 8003874:	4b29      	ldr	r3, [pc, #164]	@ (800391c <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	60fb      	str	r3, [r7, #12]
	float limit_volt = voltage_limit;
 800387a:	4b29      	ldr	r3, [pc, #164]	@ (8003920 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60bb      	str	r3, [r7, #8]
	velocity_limit = velocity_index_search;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8003886:	4a25      	ldr	r2, [pc, #148]	@ (800391c <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 8003888:	6013      	str	r3, [r2, #0]
	voltage_limit = voltage_sensor_align;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 8003890:	4a23      	ldr	r2, [pc, #140]	@ (8003920 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 8003892:	6013      	str	r3, [r2, #0]
	shaft_angle = 0;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	605a      	str	r2, [r3, #4]
	while (needsSearch() && shaft_angle < _2PI) 
 800389c:	e009      	b.n	80038b2 <_ZN9simpleFOC18absoluteZeroSearchEv+0x46>
	{
		angleOpenloop(1.5 * _2PI);
 800389e:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8003924 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb8>
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fadc 	bl	8003e60 <_ZN9simpleFOC13angleOpenloopEf>
		// call important for some sensors not to loose count
		// not needed for the search
		Encoder.get_full_rotation_angle();
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3308      	adds	r3, #8
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7fd fb3d 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
	while (needsSearch() && shaft_angle < _2PI) 
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7ff ffce 	bl	8003854 <_ZN9simpleFOC11needsSearchEv>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00b      	beq.n	80038d6 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80038c4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003928 <_ZN9simpleFOC18absoluteZeroSearchEv+0xbc>
 80038c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d0:	d501      	bpl.n	80038d6 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6a>
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <_ZN9simpleFOC18absoluteZeroSearchEv+0x6c>
 80038d6:	2300      	movs	r3, #0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1e0      	bne.n	800389e <_ZN9simpleFOC18absoluteZeroSearchEv+0x32>
	}
	driver.setPhaseVoltage(0, 0, 0);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80038e2:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 800392c <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 80038e6:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800392c <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 80038ea:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800392c <_ZN9simpleFOC18absoluteZeroSearchEv+0xc0>
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff fc56 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>

	// re-init the limits
	velocity_limit = limit_vel;
 80038f4:	4a09      	ldr	r2, [pc, #36]	@ (800391c <_ZN9simpleFOC18absoluteZeroSearchEv+0xb0>)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6013      	str	r3, [r2, #0]
	voltage_limit = limit_volt;
 80038fa:	4a09      	ldr	r2, [pc, #36]	@ (8003920 <_ZN9simpleFOC18absoluteZeroSearchEv+0xb4>)
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	6013      	str	r3, [r2, #0]
	return !needsSearch();
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7ff ffa7 	bl	8003854 <_ZN9simpleFOC11needsSearchEv>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	bf0c      	ite	eq
 800390c:	2301      	moveq	r3, #1
 800390e:	2300      	movne	r3, #0
 8003910:	b2db      	uxtb	r3, r3
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	200000b8 	.word	0x200000b8
 8003920:	200000b0 	.word	0x200000b0
 8003924:	4116cbe4 	.word	0x4116cbe4
 8003928:	40c90fdb 	.word	0x40c90fdb
 800392c:	00000000 	.word	0x00000000

08003930 <_ZN9simpleFOC11alignSensorEv>:

// Encoder alignment to electrical 0 angle
int simpleFOC::alignSensor() 
{
 8003930:	b580      	push	{r7, lr}
 8003932:	ed2d 8b02 	vpush	{d8}
 8003936:	b08a      	sub	sp, #40	@ 0x28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	int exit_flag = 1; //success
 800393c:	2301      	movs	r3, #1
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
	// if unknown natural direction
	if (!_isset(Encoder.sensor_direction)) //sensor_direction == -12345.0
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800394c:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8003c28 <_ZN9simpleFOC11alignSensorEv+0x2f8>
 8003950:	eef4 7a47 	vcmp.f32	s15, s14
 8003954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003958:	f040 810a 	bne.w	8003b70 <_ZN9simpleFOC11alignSensorEv+0x240>
	{
		// check if sensor needs zero search
		if (needsSearch()) //needSearch == 0 because use Magnetic sensor
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ff79 	bl	8003854 <_ZN9simpleFOC11needsSearchEv>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <_ZN9simpleFOC11alignSensorEv+0x4a>
			exit_flag = absoluteZeroSearch(); // o
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ff7a 	bl	800386c <_ZN9simpleFOC18absoluteZeroSearchEv>
 8003978:	6278      	str	r0, [r7, #36]	@ 0x24
		if (!exit_flag)
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <_ZN9simpleFOC11alignSensorEv+0x54>
			return exit_flag;
 8003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003982:	e146      	b.n	8003c12 <_ZN9simpleFOC11alignSensorEv+0x2e2>

		// find natural direction
		// move one electrical revolution forward
		for (int i = 0; i <= 500; i++) 
 8003984:	2300      	movs	r3, #0
 8003986:	623b      	str	r3, [r7, #32]
 8003988:	e037      	b.n	80039fa <_ZN9simpleFOC11alignSensorEv+0xca>
		{
			float angle = _3PI_2 + _2PI * i / 500.0;
 800398a:	6a3b      	ldr	r3, [r7, #32]
 800398c:	ee07 3a90 	vmov	s15, r3
 8003990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003994:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8003c2c <_ZN9simpleFOC11alignSensorEv+0x2fc>
 8003998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800399c:	ee17 0a90 	vmov	r0, s15
 80039a0:	f7fc fd9e 	bl	80004e0 <__aeabi_f2d>
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	4ba1      	ldr	r3, [pc, #644]	@ (8003c30 <_ZN9simpleFOC11alignSensorEv+0x300>)
 80039aa:	f7fc ff1b 	bl	80007e4 <__aeabi_ddiv>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	4610      	mov	r0, r2
 80039b4:	4619      	mov	r1, r3
 80039b6:	a39a      	add	r3, pc, #616	@ (adr r3, 8003c20 <_ZN9simpleFOC11alignSensorEv+0x2f0>)
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	f7fc fc32 	bl	8000224 <__adddf3>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	4610      	mov	r0, r2
 80039c6:	4619      	mov	r1, r3
 80039c8:	f7fd f892 	bl	8000af0 <__aeabi_d2f>
 80039cc:	4603      	mov	r3, r0
 80039ce:	60bb      	str	r3, [r7, #8]
			driver.setPhaseVoltage(voltage_sensor_align, 0, angle);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 80039dc:	ed97 1a02 	vldr	s2, [r7, #8]
 80039e0:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 80039e4:	eeb0 0a67 	vmov.f32	s0, s15
 80039e8:	4610      	mov	r0, r2
 80039ea:	f7ff fbd9 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
			HAL_Delay(2);
 80039ee:	2002      	movs	r0, #2
 80039f0:	f001 fdb8 	bl	8005564 <HAL_Delay>
		for (int i = 0; i <= 500; i++) 
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	3301      	adds	r3, #1
 80039f8:	623b      	str	r3, [r7, #32]
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003a00:	ddc3      	ble.n	800398a <_ZN9simpleFOC11alignSensorEv+0x5a>
		}
		Encoder.updateSensor();
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3308      	adds	r3, #8
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fb00 	bl	800100c <_ZN17AS5048A_interface12updateSensorEv>
		// take and angle in the middle
		float mid_angle = Encoder.get_full_rotation_angle();
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3308      	adds	r3, #8
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7fd fa8b 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 8003a16:	ed87 0a06 	vstr	s0, [r7, #24]
		// move one electrical revolution backwards
		for (int i = 500; i >= 0; i--) 
 8003a1a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003a1e:	61fb      	str	r3, [r7, #28]
 8003a20:	e037      	b.n	8003a92 <_ZN9simpleFOC11alignSensorEv+0x162>
		{
			float angle = _3PI_2 + _2PI * i / 500.0;
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	ee07 3a90 	vmov	s15, r3
 8003a28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a2c:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8003c2c <_ZN9simpleFOC11alignSensorEv+0x2fc>
 8003a30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a34:	ee17 0a90 	vmov	r0, s15
 8003a38:	f7fc fd52 	bl	80004e0 <__aeabi_f2d>
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	4b7b      	ldr	r3, [pc, #492]	@ (8003c30 <_ZN9simpleFOC11alignSensorEv+0x300>)
 8003a42:	f7fc fecf 	bl	80007e4 <__aeabi_ddiv>
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	a374      	add	r3, pc, #464	@ (adr r3, 8003c20 <_ZN9simpleFOC11alignSensorEv+0x2f0>)
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f7fc fbe6 	bl	8000224 <__adddf3>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	4619      	mov	r1, r3
 8003a60:	f7fd f846 	bl	8000af0 <__aeabi_d2f>
 8003a64:	4603      	mov	r3, r0
 8003a66:	60fb      	str	r3, [r7, #12]
			driver.setPhaseVoltage(voltage_sensor_align, 0, angle);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003a74:	ed97 1a03 	vldr	s2, [r7, #12]
 8003a78:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a80:	4610      	mov	r0, r2
 8003a82:	f7ff fb8d 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
			HAL_Delay(2);
 8003a86:	2002      	movs	r0, #2
 8003a88:	f001 fd6c 	bl	8005564 <HAL_Delay>
		for (int i = 500; i >= 0; i--) 
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	dac4      	bge.n	8003a22 <_ZN9simpleFOC11alignSensorEv+0xf2>
		}
		Encoder.updateSensor();
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3308      	adds	r3, #8
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fd fab5 	bl	800100c <_ZN17AS5048A_interface12updateSensorEv>
		float end_angle = Encoder.get_full_rotation_angle();
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	3308      	adds	r3, #8
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fd fa40 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 8003aac:	ed87 0a05 	vstr	s0, [r7, #20]
		driver.setPhaseVoltage(0, 0, 0);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003ab6:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003aba:	eddf 0a5e 	vldr	s1, [pc, #376]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003abe:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fb6c 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(200);
 8003ac8:	20c8      	movs	r0, #200	@ 0xc8
 8003aca:	f001 fd4b 	bl	8005564 <HAL_Delay>
		// determine the direction the sensor moved
		if (mid_angle == end_angle) 
 8003ace:	ed97 7a06 	vldr	s14, [r7, #24]
 8003ad2:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ad6:	eeb4 7a67 	vcmp.f32	s14, s15
 8003ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ade:	d101      	bne.n	8003ae4 <_ZN9simpleFOC11alignSensorEv+0x1b4>
		{
			return 0; // failed calibration
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e096      	b.n	8003c12 <_ZN9simpleFOC11alignSensorEv+0x2e2>
		} else if (mid_angle < end_angle) 
 8003ae4:	ed97 7a06 	vldr	s14, [r7, #24]
 8003ae8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003aec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af4:	d504      	bpl.n	8003b00 <_ZN9simpleFOC11alignSensorEv+0x1d0>
		{
			Encoder.sensor_direction = CCW;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f04f 32ff 	mov.w	r2, #4294967295
 8003afc:	651a      	str	r2, [r3, #80]	@ 0x50
 8003afe:	e002      	b.n	8003b06 <_ZN9simpleFOC11alignSensorEv+0x1d6>
		} else {
			Encoder.sensor_direction = CW;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	651a      	str	r2, [r3, #80]	@ 0x50
		}
		// check pole pair number

		float moved = fabs(mid_angle - end_angle);
 8003b06:	ed97 7a06 	vldr	s14, [r7, #24]
 8003b0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8003b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b12:	eeb0 0a67 	vmov.f32	s0, s15
 8003b16:	f7ff fe05 	bl	8003724 <_ZSt4fabsf>
 8003b1a:	ed87 0a04 	vstr	s0, [r7, #16]
		if (fabs(moved * pole_pairs - _2PI) > 0.5) 
 8003b1e:	4b46      	ldr	r3, [pc, #280]	@ (8003c38 <_ZN9simpleFOC11alignSensorEv+0x308>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	ee07 3a90 	vmov	s15, r3
 8003b26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b32:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8003c2c <_ZN9simpleFOC11alignSensorEv+0x2fc>
 8003b36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003b3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b3e:	f7ff fdf1 	bl	8003724 <_ZSt4fabsf>
 8003b42:	eef0 7a40 	vmov.f32	s15, s0
 8003b46:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b52:	bfcc      	ite	gt
 8003b54:	2301      	movgt	r3, #1
 8003b56:	2300      	movle	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <_ZN9simpleFOC11alignSensorEv+0x240>
		{ // 0.5 is arbitrary number it can be lower or higher!
			pp_check = _2PI / moved;
 8003b5e:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8003c2c <_ZN9simpleFOC11alignSensorEv+0x2fc>
 8003b62:	ed97 7a04 	vldr	s14, [r7, #16]
 8003b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	edc3 7a8b 	vstr	s15, [r3, #556]	@ 0x22c
		}
	}

	// zero electric angle not known
	if (!_isset(Encoder.zero_electric_angle))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8003b76:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003c28 <_ZN9simpleFOC11alignSensorEv+0x2f8>
 8003b7a:	eef4 7a47 	vcmp.f32	s15, s14
 8003b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b82:	d145      	bne.n	8003c10 <_ZN9simpleFOC11alignSensorEv+0x2e0>
	{
		// align the electrical phases of the motor and sensor
		// set angle -90(270 = 3PI/2) degrees
		driver.setPhaseVoltage(voltage_sensor_align, 0, _3PI_2);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003b90:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8003c3c <_ZN9simpleFOC11alignSensorEv+0x30c>
 8003b94:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003b98:	eeb0 0a67 	vmov.f32	s0, s15
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	f7ff faff 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(700);
 8003ba2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8003ba6:	f001 fcdd 	bl	8005564 <HAL_Delay>
		Encoder.zero_electric_angle = _normalizeAngle(_electricalAngle(Encoder.sensor_direction * Encoder.get_full_rotation_angle(), pole_pairs));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bae:	ee07 3a90 	vmov	s15, r3
 8003bb2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fd f9b6 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 8003bc0:	eef0 7a40 	vmov.f32	s15, s0
 8003bc4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <_ZN9simpleFOC11alignSensorEv+0x308>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd2:	f7fe ff81 	bl	8002ad8 <_Z16_electricalAnglefi>
 8003bd6:	eef0 7a40 	vmov.f32	s15, s0
 8003bda:	eeb0 0a67 	vmov.f32	s0, s15
 8003bde:	f7fe ff57 	bl	8002a90 <_Z15_normalizeAnglef>
 8003be2:	eef0 7a40 	vmov.f32	s15, s0
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		HAL_Delay(20);
 8003bec:	2014      	movs	r0, #20
 8003bee:	f001 fcb9 	bl	8005564 <HAL_Delay>
		// stop everything
		driver.setPhaseVoltage(0, 0, 0);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003bf8:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003bfc:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003c00:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003c34 <_ZN9simpleFOC11alignSensorEv+0x304>
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff facb 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
		HAL_Delay(200);
 8003c0a:	20c8      	movs	r0, #200	@ 0xc8
 8003c0c:	f001 fcaa 	bl	8005564 <HAL_Delay>
	}
	return exit_flag;
 8003c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3728      	adds	r7, #40	@ 0x28
 8003c16:	46bd      	mov	sp, r7
 8003c18:	ecbd 8b02 	vpop	{d8}
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	80000000 	.word	0x80000000
 8003c24:	4012d97c 	.word	0x4012d97c
 8003c28:	c640e400 	.word	0xc640e400
 8003c2c:	40c90fdb 	.word	0x40c90fdb
 8003c30:	407f4000 	.word	0x407f4000
 8003c34:	00000000 	.word	0x00000000
 8003c38:	200000a8 	.word	0x200000a8
 8003c3c:	4096cbe4 	.word	0x4096cbe4

08003c40 <_ZN9simpleFOC7initFOCEf9Direction>:

// zero_electric_offset , _sensor_direction : from Run code "find_sensor_offset_and_direction"
// sensor : Encoder , Hall sensor , Magnetic encoder
int simpleFOC::initFOC(float zero_electric_offset, enum Direction _sensor_direction) 
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b086      	sub	sp, #24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	71fb      	strb	r3, [r7, #7]
	int exit_flag = 1;
 8003c50:	2301      	movs	r3, #1
 8003c52:	617b      	str	r3, [r7, #20]
	// align motor if necessary
	// alignment necessary for encoders.
	if (_isset(zero_electric_offset)) 
 8003c54:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c58:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003cac <_ZN9simpleFOC7initFOCEf9Direction+0x6c>
 8003c5c:	eef4 7a47 	vcmp.f32	s15, s14
 8003c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c64:	d006      	beq.n	8003c74 <_ZN9simpleFOC7initFOCEf9Direction+0x34>
	{
		// absolute zero offset provided - no need to align
		Encoder.zero_electric_angle = zero_electric_offset;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
		// set the sensor direction - default CW
		Encoder.sensor_direction = _sensor_direction;
 8003c6c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	// sensor and motor alignment - can be skipped
	// by setting motor.sensor_direction and motor.Encoder.zero_electric_angle
	exit_flag *= alignSensor();
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f7ff fe5b 	bl	8003930 <_ZN9simpleFOC11alignSensorEv>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	617b      	str	r3, [r7, #20]
	// added the shaft_angle update
	shaft_angle = Encoder.get_full_rotation_angle();
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3308      	adds	r3, #8
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fd f94f 	bl	8000f2c <_ZN17AS5048A_interface23get_full_rotation_angleEv>
 8003c8e:	eef0 7a40 	vmov.f32	s15, s0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	edc3 7a01 	vstr	s15, [r3, #4]
	HAL_Delay(500);
 8003c98:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003c9c:	f001 fc62 	bl	8005564 <HAL_Delay>

	return exit_flag;
 8003ca0:	697b      	ldr	r3, [r7, #20]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	c640e400 	.word	0xc640e400

08003cb0 <_ZN9simpleFOC7loopFOCEv>:



void simpleFOC::loopFOC() 
{
 8003cb0:	b590      	push	{r4, r7, lr}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
	Encoder.updateSensor();
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3308      	adds	r3, #8
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7fd f9a5 	bl	800100c <_ZN17AS5048A_interface12updateSensorEv>
	// shaft angle/velocity need the update() to be called first
	// get shaft angle
	shaft_angle = Encoder.getShaftAngle();						// checked full rotation angle
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3308      	adds	r3, #8
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fd fa6e 	bl	80011a8 <_ZN17AS5048A_interface13getShaftAngleEv>
 8003ccc:	eef0 7a40 	vmov.f32	s15, s0
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	edc3 7a01 	vstr	s15, [r3, #4]
	// electrical angle - need shaftAngle to be called first
	electrical_angle = Encoder.electricalAngle();				//checked
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	3308      	adds	r3, #8
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fd f952 	bl	8000f84 <_ZN17AS5048A_interface15electricalAngleEv>
 8003ce0:	eef0 7a40 	vmov.f32	s15, s0
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	edc3 7a7f 	vstr	s15, [r3, #508]	@ 0x1fc


	// read dq currents
	current = CurrentSensor.getFOCCurrents(electrical_angle);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f103 02b8 	add.w	r2, r3, #184	@ 0xb8
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8003cf6:	687c      	ldr	r4, [r7, #4]
 8003cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cfc:	4610      	mov	r0, r2
 8003cfe:	f7fd fc9b 	bl	8001638 <_ZN12CurrentSense14getFOCCurrentsEf>
 8003d02:	eeb0 7a40 	vmov.f32	s14, s0
 8003d06:	eef0 7a60 	vmov.f32	s15, s1
 8003d0a:	ed84 7a86 	vstr	s14, [r4, #536]	@ 0x218
 8003d0e:	edc4 7a87 	vstr	s15, [r4, #540]	@ 0x21c

	current_LPF.q = LPF_current_q(current.q);   // filter values
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	edd3 7a87 	vldr	s15, [r3, #540]	@ 0x21c
 8003d18:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1c:	4828      	ldr	r0, [pc, #160]	@ (8003dc0 <_ZN9simpleFOC7loopFOCEv+0x110>)
 8003d1e:	f7fe ff3d 	bl	8002b9c <_ZN13LowPassFilterclEf>
 8003d22:	eef0 7a40 	vmov.f32	s15, s0
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
	current_LPF.d = LPF_current_d(current.d);   // filter values
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	edd3 7a86 	vldr	s15, [r3, #536]	@ 0x218
 8003d32:	eeb0 0a67 	vmov.f32	s0, s15
 8003d36:	4823      	ldr	r0, [pc, #140]	@ (8003dc4 <_ZN9simpleFOC7loopFOCEv+0x114>)
 8003d38:	f7fe ff30 	bl	8002b9c <_ZN13LowPassFilterclEf>
 8003d3c:	eef0 7a40 	vmov.f32	s15, s0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	edc3 7a88 	vstr	s15, [r3, #544]	@ 0x220

	// calculate the phase voltages
	voltage.q = PID_current_q(current_sp - current_LPF.q);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d56:	eeb0 0a67 	vmov.f32	s0, s15
 8003d5a:	481b      	ldr	r0, [pc, #108]	@ (8003dc8 <_ZN9simpleFOC7loopFOCEv+0x118>)
 8003d5c:	f7ff f862 	bl	8002e24 <_ZN13PIDControllerclEf>
 8003d60:	eef0 7a40 	vmov.f32	s15, s0
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	edc3 7a85 	vstr	s15, [r3, #532]	@ 0x214
	voltage.d = PID_current_d(0 - current.d);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	edd3 7a86 	vldr	s15, [r3, #536]	@ 0x218
 8003d70:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003dcc <_ZN9simpleFOC7loopFOCEv+0x11c>
 8003d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d78:	eeb0 0a67 	vmov.f32	s0, s15
 8003d7c:	4814      	ldr	r0, [pc, #80]	@ (8003dd0 <_ZN9simpleFOC7loopFOCEv+0x120>)
 8003d7e:	f7ff f851 	bl	8002e24 <_ZN13PIDControllerclEf>
 8003d82:	eef0 7a40 	vmov.f32	s15, s0
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	edc3 7a84 	vstr	s15, [r3, #528]	@ 0x210

	// set the phase voltage - FOC heart function :)
	driver.setPhaseVoltage(voltage.q, voltage.d, electrical_angle);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	edd3 7a85 	vldr	s15, [r3, #532]	@ 0x214
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	ed93 7a84 	vldr	s14, [r3, #528]	@ 0x210
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	edd3 6a7f 	vldr	s13, [r3, #508]	@ 0x1fc
 8003da4:	eeb0 1a66 	vmov.f32	s2, s13
 8003da8:	eef0 0a47 	vmov.f32	s1, s14
 8003dac:	eeb0 0a67 	vmov.f32	s0, s15
 8003db0:	4610      	mov	r0, r2
 8003db2:	f7ff f9f5 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd90      	pop	{r4, r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	2000020c 	.word	0x2000020c
 8003dc4:	20000218 	.word	0x20000218
 8003dc8:	200001a0 	.word	0x200001a0
 8003dcc:	00000000 	.word	0x00000000
 8003dd0:	2000017c 	.word	0x2000017c

08003dd4 <_ZN9simpleFOC10move_angleEf>:
	voltage.q = current_sp*phase_resistance;
	voltage.d = 0;
}

void simpleFOC::move_angle(float new_target)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	ed87 0a00 	vstr	s0, [r7]

	// downsampling (optional)
	// if(motion_cnt++ < motion_downsample) return;
	// motion_cnt = 0;
	// set internal target variable
	if(_isset(new_target))
 8003de0:	edd7 7a00 	vldr	s15, [r7]
 8003de4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8003e54 <_ZN9simpleFOC10move_angleEf+0x80>
 8003de8:	eef4 7a47 	vcmp.f32	s15, s14
 8003dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df0:	d003      	beq.n	8003dfa <_ZN9simpleFOC10move_angleEf+0x26>
		  target = new_target;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8

	// angle set point
	shaft_angle_sp = target;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8d3 21f8 	ldr.w	r2, [r3, #504]	@ 0x1f8
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	// calculate velocity set point
	current_sp = PID_position(shaft_angle_sp - shaft_angle);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e16:	eeb0 0a67 	vmov.f32	s0, s15
 8003e1a:	480f      	ldr	r0, [pc, #60]	@ (8003e58 <_ZN9simpleFOC10move_angleEf+0x84>)
 8003e1c:	f7ff f802 	bl	8002e24 <_ZN13PIDControllerclEf>
 8003e20:	eef0 7a40 	vmov.f32	s15, s0
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204

//	// calculate the torque command
//	current_sp = PID_velocity(shaft_velocity_sp - shaft_velocity);

	voltage.q = current_sp*phase_resistance;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003e30:	4b0a      	ldr	r3, [pc, #40]	@ (8003e5c <_ZN9simpleFOC10move_angleEf+0x88>)
 8003e32:	edd3 7a00 	vldr	s15, [r3]
 8003e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	edc3 7a85 	vstr	s15, [r3, #532]	@ 0x214
	voltage.d = 0;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
}
 8003e4a:	bf00      	nop
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	c640e400 	.word	0xc640e400
 8003e58:	200001e8 	.word	0x200001e8
 8003e5c:	200000a0 	.word	0x200000a0

08003e60 <_ZN9simpleFOC13angleOpenloopEf>:

// Function (iterative) generating open loop movement towards the target angle
// - target_angle - rad
// it uses voltage_limit and velocity_limit variables
float simpleFOC::angleOpenloop(float target_angle) 
{
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	ed2d 8b02 	vpush	{d8}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	ed87 0a00 	vstr	s0, [r7]
	unsigned long now_us = micros();
 8003e70:	f000 f8e6 	bl	8004040 <_ZN9simpleFOC6microsEv>
 8003e74:	60f8      	str	r0, [r7, #12]
	// calculate the sample time from last call
	float Ts = (now_us - open_loop_timestamp) * 1e-6;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1a9b      	subs	r3, r3, r2
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fc fb0a 	bl	800049c <__aeabi_ui2d>
 8003e88:	a36b      	add	r3, pc, #428	@ (adr r3, 8004038 <_ZN9simpleFOC13angleOpenloopEf+0x1d8>)
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f7fc fb7f 	bl	8000590 <__aeabi_dmul>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	4610      	mov	r0, r2
 8003e98:	4619      	mov	r1, r3
 8003e9a:	f7fc fe29 	bl	8000af0 <__aeabi_d2f>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	617b      	str	r3, [r7, #20]
	// quick fix for strange cases (micros overflow + timestamp not defined)
	if (Ts <= 0 || Ts > 0.5)
 8003ea2:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ea6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eae:	d908      	bls.n	8003ec2 <_ZN9simpleFOC13angleOpenloopEf+0x62>
 8003eb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8003eb4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003eb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec0:	dd01      	ble.n	8003ec6 <_ZN9simpleFOC13angleOpenloopEf+0x66>
		Ts = 1e-3;
 8003ec2:	4b55      	ldr	r3, [pc, #340]	@ (8004018 <_ZN9simpleFOC13angleOpenloopEf+0x1b8>)
 8003ec4:	617b      	str	r3, [r7, #20]

	// calculate the necessary angle to move from current position towards target angle
	// with maximal velocity (velocity_limit)
	if (abs(target_angle - shaft_angle) > abs(velocity_limit * Ts))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	edd3 7a01 	vldr	s15, [r3, #4]
 8003ecc:	ed97 7a00 	vldr	s14, [r7]
 8003ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed8:	f7fc fe5a 	bl	8000b90 <_ZSt3absf>
 8003edc:	eeb0 8a40 	vmov.f32	s16, s0
 8003ee0:	4b4e      	ldr	r3, [pc, #312]	@ (800401c <_ZN9simpleFOC13angleOpenloopEf+0x1bc>)
 8003ee2:	ed93 7a00 	vldr	s14, [r3]
 8003ee6:	edd7 7a05 	vldr	s15, [r7, #20]
 8003eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eee:	eeb0 0a67 	vmov.f32	s0, s15
 8003ef2:	f7fc fe4d 	bl	8000b90 <_ZSt3absf>
 8003ef6:	eef0 7a40 	vmov.f32	s15, s0
 8003efa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f02:	bfcc      	ite	gt
 8003f04:	2301      	movgt	r3, #1
 8003f06:	2300      	movle	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d03c      	beq.n	8003f88 <_ZN9simpleFOC13angleOpenloopEf+0x128>
	{
		shaft_angle += _sign(target_angle - shaft_angle) * abs(velocity_limit) * Ts;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f14:	ed97 7a00 	vldr	s14, [r7]
 8003f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f24:	d502      	bpl.n	8003f2c <_ZN9simpleFOC13angleOpenloopEf+0xcc>
 8003f26:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8003f2a:	e010      	b.n	8003f4e <_ZN9simpleFOC13angleOpenloopEf+0xee>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f32:	ed97 7a00 	vldr	s14, [r7]
 8003f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f42:	dd02      	ble.n	8003f4a <_ZN9simpleFOC13angleOpenloopEf+0xea>
 8003f44:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8003f48:	e001      	b.n	8003f4e <_ZN9simpleFOC13angleOpenloopEf+0xee>
 8003f4a:	ed9f 8a35 	vldr	s16, [pc, #212]	@ 8004020 <_ZN9simpleFOC13angleOpenloopEf+0x1c0>
 8003f4e:	4b33      	ldr	r3, [pc, #204]	@ (800401c <_ZN9simpleFOC13angleOpenloopEf+0x1bc>)
 8003f50:	edd3 7a00 	vldr	s15, [r3]
 8003f54:	eeb0 0a67 	vmov.f32	s0, s15
 8003f58:	f7fc fe1a 	bl	8000b90 <_ZSt3absf>
 8003f5c:	eef0 7a40 	vmov.f32	s15, s0
 8003f60:	ee28 7a27 	vmul.f32	s14, s16, s15
 8003f64:	edd7 7a05 	vldr	s15, [r7, #20]
 8003f68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	edc3 7a01 	vstr	s15, [r3, #4]
		shaft_velocity = velocity_limit;
 8003f7c:	4b27      	ldr	r3, [pc, #156]	@ (800401c <_ZN9simpleFOC13angleOpenloopEf+0x1bc>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
 8003f86:	e007      	b.n	8003f98 <_ZN9simpleFOC13angleOpenloopEf+0x138>
	}
	else
	{
		shaft_angle = target_angle;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	605a      	str	r2, [r3, #4]
		shaft_velocity = 0;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	}

	// use voltage limit or current limit
	float Uq = voltage_limit;
 8003f98:	4b22      	ldr	r3, [pc, #136]	@ (8004024 <_ZN9simpleFOC13angleOpenloopEf+0x1c4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	613b      	str	r3, [r7, #16]
	if(_isset(phase_resistance))
 8003f9e:	4b22      	ldr	r3, [pc, #136]	@ (8004028 <_ZN9simpleFOC13angleOpenloopEf+0x1c8>)
 8003fa0:	edd3 7a00 	vldr	s15, [r3]
 8003fa4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800402c <_ZN9simpleFOC13angleOpenloopEf+0x1cc>
 8003fa8:	eef4 7a47 	vcmp.f32	s15, s14
 8003fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fb0:	d009      	beq.n	8003fc6 <_ZN9simpleFOC13angleOpenloopEf+0x166>
		Uq =  current_limit*phase_resistance;
 8003fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004030 <_ZN9simpleFOC13angleOpenloopEf+0x1d0>)
 8003fb4:	ed93 7a00 	vldr	s14, [r3]
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004028 <_ZN9simpleFOC13angleOpenloopEf+0x1c8>)
 8003fba:	edd3 7a00 	vldr	s15, [r3]
 8003fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc2:	edc7 7a04 	vstr	s15, [r7, #16]

	// set the maximal allowed voltage (voltage_limit) with the necessary angle
	driver.setPhaseVoltage(Uq, 0, _electricalAngle(shaft_angle, pole_pairs));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f503 74f4 	add.w	r4, r3, #488	@ 0x1e8
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fd2:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <_ZN9simpleFOC13angleOpenloopEf+0x1d4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fdc:	f7fe fd7c 	bl	8002ad8 <_Z16_electricalAnglefi>
 8003fe0:	eef0 7a40 	vmov.f32	s15, s0
 8003fe4:	eeb0 1a67 	vmov.f32	s2, s15
 8003fe8:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8004020 <_ZN9simpleFOC13angleOpenloopEf+0x1c0>
 8003fec:	ed97 0a04 	vldr	s0, [r7, #16]
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	f7ff f8d5 	bl	80031a0 <_ZN11pwm_drivers15setPhaseVoltageEfff>

	open_loop_timestamp = now_us;
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
	return Uq;
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	ee07 3a90 	vmov	s15, r3
}
 8004004:	eeb0 0a67 	vmov.f32	s0, s15
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	ecbd 8b02 	vpop	{d8}
 8004010:	bd90      	pop	{r4, r7, pc}
 8004012:	bf00      	nop
 8004014:	f3af 8000 	nop.w
 8004018:	3a83126f 	.word	0x3a83126f
 800401c:	200000b8 	.word	0x200000b8
 8004020:	00000000 	.word	0x00000000
 8004024:	200000b0 	.word	0x200000b0
 8004028:	200000a0 	.word	0x200000a0
 800402c:	c640e400 	.word	0xc640e400
 8004030:	200000b4 	.word	0x200000b4
 8004034:	200000a8 	.word	0x200000a8
 8004038:	a0b5ed8d 	.word	0xa0b5ed8d
 800403c:	3eb0c6f7 	.word	0x3eb0c6f7

08004040 <_ZN9simpleFOC6microsEv>:

/**
 * @brief Gather system clock and convert to microsecond
*/
uint32_t simpleFOC::micros(void) 
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8004044:	4b07      	ldr	r3, [pc, #28]	@ (8004064 <_ZN9simpleFOC6microsEv+0x24>)
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	4b07      	ldr	r3, [pc, #28]	@ (8004068 <_ZN9simpleFOC6microsEv+0x28>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4907      	ldr	r1, [pc, #28]	@ (800406c <_ZN9simpleFOC6microsEv+0x2c>)
 800404e:	fba1 1303 	umull	r1, r3, r1, r3
 8004052:	0c9b      	lsrs	r3, r3, #18
 8004054:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004058:	4618      	mov	r0, r3
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	e0001000 	.word	0xe0001000
 8004068:	200000f4 	.word	0x200000f4
 800406c:	431bde83 	.word	0x431bde83

08004070 <MX_CORDIC_Init>:

extern CORDIC_HandleTypeDef hcordic;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8004074:	4b06      	ldr	r3, [pc, #24]	@ (8004090 <MX_CORDIC_Init+0x20>)
 8004076:	4a07      	ldr	r2, [pc, #28]	@ (8004094 <MX_CORDIC_Init+0x24>)
 8004078:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800407a:	4805      	ldr	r0, [pc, #20]	@ (8004090 <MX_CORDIC_Init+0x20>)
 800407c:	f003 f844 	bl	8007108 <HAL_CORDIC_Init>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8004086:	f000 fe07 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	20000620 	.word	0x20000620
 8004094:	40020c00 	.word	0x40020c00

08004098 <_ZL13uint_to_floatjffi>:
    // Ensure the result is within the unsigned integer range
    return limit_value(result, 0, static_cast<unsigned int>((x_max - x_min) * bitratio));
}

static float uint_to_float(unsigned int x, float x_min, float x_max, int num_bits)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80040a4:	edc7 0a01 	vstr	s1, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
    float span = x_max - x_min;
 80040aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80040ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80040b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040b6:	edc7 7a05 	vstr	s15, [r7, #20]

    // Perform the conversion
    return static_cast<float>(x) * span / ((1 << num_bits) - 1) + x_min;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	ee07 3a90 	vmov	s15, r3
 80040c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80040c8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80040cc:	2201      	movs	r2, #1
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	ee07 3a90 	vmov	s15, r3
 80040da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80040e6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80040ea:	eeb0 0a67 	vmov.f32	s0, s15
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_FDCAN_RxFifo0Callback>:


float position_des, velocity_des, kp_des, kd_des, tau_des;
// Callback function for received messages
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b09a      	sub	sp, #104	@ 0x68
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
	FDCAN_RxHeaderTypeDef rxHeader;
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 80ba 	beq.w	8004282 <HAL_FDCAN_RxFifo0Callback+0x18a>
    {
    	uint8_t rxData[8];
        // Retrieve the message from RX FIFO 0
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 800410e:	f107 030c 	add.w	r3, r7, #12
 8004112:	f107 0214 	add.w	r2, r7, #20
 8004116:	2140      	movs	r1, #64	@ 0x40
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f003 fe77 	bl	8007e0c <HAL_FDCAN_GetRxMessage>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	bf14      	ite	ne
 8004124:	2301      	movne	r3, #1
 8004126:	2300      	moveq	r3, #0
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <HAL_FDCAN_RxFifo0Callback+0x3a>
        {
            Error_Handler();
 800412e:	f000 fdb3 	bl	8004c98 <Error_Handler>
        }

        // Recieved command from main controller
        if (rxHeader.Identifier == CANFD.motor_id)
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4b55      	ldr	r3, [pc, #340]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	429a      	cmp	r2, r3
 800413a:	f040 80a2 	bne.w	8004282 <HAL_FDCAN_RxFifo0Callback+0x18a>
        {
            for (int i = 0; i < rxHeader.DataLength; i++)
 800413e:	2300      	movs	r3, #0
 8004140:	667b      	str	r3, [r7, #100]	@ 0x64
 8004142:	e00c      	b.n	800415e <HAL_FDCAN_RxFifo0Callback+0x66>
            {
            	CANFD.Data[i] = rxData[i];
 8004144:	f107 020c 	add.w	r2, r7, #12
 8004148:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800414a:	4413      	add	r3, r2
 800414c:	7819      	ldrb	r1, [r3, #0]
 800414e:	4a4f      	ldr	r2, [pc, #316]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004150:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004152:	4413      	add	r3, r2
 8004154:	460a      	mov	r2, r1
 8004156:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < rxHeader.DataLength; i++)
 8004158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800415a:	3301      	adds	r3, #1
 800415c:	667b      	str	r3, [r7, #100]	@ 0x64
 800415e:	6a3a      	ldr	r2, [r7, #32]
 8004160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004162:	429a      	cmp	r2, r3
 8004164:	d8ee      	bhi.n	8004144 <HAL_FDCAN_RxFifo0Callback+0x4c>
            }
            unsigned int position_uint = (unsigned int)  CANFD.Data[0] << 8 | CANFD.Data[1];
 8004166:	4b49      	ldr	r3, [pc, #292]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	4a47      	ldr	r2, [pc, #284]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 800416e:	7852      	ldrb	r2, [r2, #1]
 8004170:	4313      	orrs	r3, r2
 8004172:	663b      	str	r3, [r7, #96]	@ 0x60
            unsigned int velocity_uint = (unsigned int) ((CANFD.Data[2] << 8) | (CANFD.Data[3] >> 4) <<4 ) >> 4;
 8004174:	4b45      	ldr	r3, [pc, #276]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004176:	789b      	ldrb	r3, [r3, #2]
 8004178:	021a      	lsls	r2, r3, #8
 800417a:	4b44      	ldr	r3, [pc, #272]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 800417c:	78db      	ldrb	r3, [r3, #3]
 800417e:	091b      	lsrs	r3, r3, #4
 8004180:	b2db      	uxtb	r3, r3
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	4313      	orrs	r3, r2
 8004186:	091b      	lsrs	r3, r3, #4
 8004188:	65fb      	str	r3, [r7, #92]	@ 0x5c
            unsigned int kp_uint       = (unsigned int) ((CANFD.Data[3] & 0x0F) << 8) | CANFD.Data[4];
 800418a:	4b40      	ldr	r3, [pc, #256]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 800418c:	78db      	ldrb	r3, [r3, #3]
 800418e:	021b      	lsls	r3, r3, #8
 8004190:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004194:	4a3d      	ldr	r2, [pc, #244]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 8004196:	7912      	ldrb	r2, [r2, #4]
 8004198:	4313      	orrs	r3, r2
 800419a:	65bb      	str	r3, [r7, #88]	@ 0x58
            unsigned int kd_uint       = (unsigned int) ((CANFD.Data[5] << 8) | (CANFD.Data[6] >> 4) <<4 ) >> 4;
 800419c:	4b3b      	ldr	r3, [pc, #236]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 800419e:	795b      	ldrb	r3, [r3, #5]
 80041a0:	021a      	lsls	r2, r3, #8
 80041a2:	4b3a      	ldr	r3, [pc, #232]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 80041a4:	799b      	ldrb	r3, [r3, #6]
 80041a6:	091b      	lsrs	r3, r3, #4
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	4313      	orrs	r3, r2
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	657b      	str	r3, [r7, #84]	@ 0x54
            unsigned int tau_uint      = (unsigned int) ((CANFD.Data[6] & 0x0F) << 8) | CANFD.Data[7];
 80041b2:	4b36      	ldr	r3, [pc, #216]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 80041b4:	799b      	ldrb	r3, [r3, #6]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80041bc:	4a33      	ldr	r2, [pc, #204]	@ (800428c <HAL_FDCAN_RxFifo0Callback+0x194>)
 80041be:	79d2      	ldrb	r2, [r2, #7]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	653b      	str	r3, [r7, #80]	@ 0x50

            float position = (float) uint_to_float(position_uint, BE8108.P_min,  BE8108.P_max,  16);
 80041c4:	4b32      	ldr	r3, [pc, #200]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80041c6:	edd3 7a00 	vldr	s15, [r3]
 80041ca:	4b31      	ldr	r3, [pc, #196]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80041cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80041d0:	2110      	movs	r1, #16
 80041d2:	eef0 0a47 	vmov.f32	s1, s14
 80041d6:	eeb0 0a67 	vmov.f32	s0, s15
 80041da:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80041dc:	f7ff ff5c 	bl	8004098 <_ZL13uint_to_floatjffi>
 80041e0:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
            float velocity = (float) uint_to_float(velocity_uint, BE8108.V_min,  BE8108.V_max,  12);
 80041e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80041e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80041ea:	4b29      	ldr	r3, [pc, #164]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80041ec:	ed93 7a03 	vldr	s14, [r3, #12]
 80041f0:	210c      	movs	r1, #12
 80041f2:	eef0 0a47 	vmov.f32	s1, s14
 80041f6:	eeb0 0a67 	vmov.f32	s0, s15
 80041fa:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80041fc:	f7ff ff4c 	bl	8004098 <_ZL13uint_to_floatjffi>
 8004200:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
            float kp       = (float) uint_to_float(kp_uint,       BE8108.Kp_min, BE8108.Kp_max, 12);
 8004204:	4b22      	ldr	r3, [pc, #136]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8004206:	edd3 7a06 	vldr	s15, [r3, #24]
 800420a:	4b21      	ldr	r3, [pc, #132]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800420c:	ed93 7a07 	vldr	s14, [r3, #28]
 8004210:	210c      	movs	r1, #12
 8004212:	eef0 0a47 	vmov.f32	s1, s14
 8004216:	eeb0 0a67 	vmov.f32	s0, s15
 800421a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800421c:	f7ff ff3c 	bl	8004098 <_ZL13uint_to_floatjffi>
 8004220:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
            float kd       = (float) uint_to_float(kd_uint,       BE8108.Kd_min, BE8108.Kd_max, 12);
 8004224:	4b1a      	ldr	r3, [pc, #104]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8004226:	edd3 7a08 	vldr	s15, [r3, #32]
 800422a:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800422c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8004230:	210c      	movs	r1, #12
 8004232:	eef0 0a47 	vmov.f32	s1, s14
 8004236:	eeb0 0a67 	vmov.f32	s0, s15
 800423a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800423c:	f7ff ff2c 	bl	8004098 <_ZL13uint_to_floatjffi>
 8004240:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
            float tau      = (float) uint_to_float(tau_uint,      BE8108.T_min,  BE8108.T_max,  12);
 8004244:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8004246:	edd3 7a04 	vldr	s15, [r3, #16]
 800424a:	4b11      	ldr	r3, [pc, #68]	@ (8004290 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800424c:	ed93 7a05 	vldr	s14, [r3, #20]
 8004250:	210c      	movs	r1, #12
 8004252:	eef0 0a47 	vmov.f32	s1, s14
 8004256:	eeb0 0a67 	vmov.f32	s0, s15
 800425a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800425c:	f7ff ff1c 	bl	8004098 <_ZL13uint_to_floatjffi>
 8004260:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

            position_des = position;
 8004264:	4a0b      	ldr	r2, [pc, #44]	@ (8004294 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8004266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004268:	6013      	str	r3, [r2, #0]
            velocity_des = velocity;
 800426a:	4a0b      	ldr	r2, [pc, #44]	@ (8004298 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 800426c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800426e:	6013      	str	r3, [r2, #0]
            kp_des = kp;
 8004270:	4a0a      	ldr	r2, [pc, #40]	@ (800429c <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 8004272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004274:	6013      	str	r3, [r2, #0]
            kd_des = kd;
 8004276:	4a0a      	ldr	r2, [pc, #40]	@ (80042a0 <HAL_FDCAN_RxFifo0Callback+0x1a8>)
 8004278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800427a:	6013      	str	r3, [r2, #0]
            tau_des = tau;
 800427c:	4a09      	ldr	r2, [pc, #36]	@ (80042a4 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 800427e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004280:	6013      	str	r3, [r2, #0]
        }
    }
}
 8004282:	bf00      	nop
 8004284:	3768      	adds	r7, #104	@ 0x68
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000478 	.word	0x20000478
 8004290:	200000bc 	.word	0x200000bc
 8004294:	20000804 	.word	0x20000804
 8004298:	20000808 	.word	0x20000808
 800429c:	2000080c 	.word	0x2000080c
 80042a0:	20000810 	.word	0x20000810
 80042a4:	20000814 	.word	0x20000814

080042a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80042ac:	f001 f8e9 	bl	8005482 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80042b0:	f000 f874 	bl	800439c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80042b4:	f000 fc4e 	bl	8004b54 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80042b8:	f000 fbe4 	bl	8004a84 <_ZL11MX_DMA_Initv>
  MX_SPI1_Init();
 80042bc:	f000 fa46 	bl	800474c <_ZL12MX_SPI1_Initv>
  MX_ADC1_Init();
 80042c0:	f000 f8c2 	bl	8004448 <_ZL12MX_ADC1_Initv>
  MX_FDCAN1_Init();
 80042c4:	f000 f9de 	bl	8004684 <_ZL14MX_FDCAN1_Initv>
  MX_TIM1_Init();
 80042c8:	f000 fa82 	bl	80047d0 <_ZL12MX_TIM1_Initv>
  MX_ADC2_Init();
 80042cc:	f000 f942 	bl	8004554 <_ZL12MX_ADC2_Initv>
  MX_CORDIC_Init();
 80042d0:	f7ff fece 	bl	8004070 <MX_CORDIC_Init>
  MX_CRC_Init();
 80042d4:	f000 f9ae 	bl	8004634 <_ZL11MX_CRC_Initv>
  MX_FMAC_Init();
 80042d8:	f000 fa20 	bl	800471c <_ZL12MX_FMAC_Initv>
  MX_TIM2_Init();
 80042dc:	f000 fb76 	bl	80049cc <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */

  //  Delay SETUP
	DWT_Init();
 80042e0:	f000 fc98 	bl	8004c14 <_ZL8DWT_Initv>
	//  Timer Interrupt tim2,tim4
//	HAL_TIM_Base_Start_IT(&htim2);

	HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);  // Enable
 80042e4:	2201      	movs	r2, #1
 80042e6:	2101      	movs	r1, #1
 80042e8:	4823      	ldr	r0, [pc, #140]	@ (8004378 <main+0xd0>)
 80042ea:	f004 fb9b 	bl	8008a24 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);  // Disable

	//SPI SETUP
	simpleFOC.initSensors();
 80042ee:	4823      	ldr	r0, [pc, #140]	@ (800437c <main+0xd4>)
 80042f0:	f7ff fa80 	bl	80037f4 <_ZN9simpleFOC11initSensorsEv>
	//FOC SETUP
	simpleFOC.initFOC(5.26846504, CW);
 80042f4:	2101      	movs	r1, #1
 80042f6:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8004380 <main+0xd8>
 80042fa:	4820      	ldr	r0, [pc, #128]	@ (800437c <main+0xd4>)
 80042fc:	f7ff fca0 	bl	8003c40 <_ZN9simpleFOC7initFOCEf9Direction>
//	simpleFOC.initFOC(NOT_SET, UNKNOWN);



  // Configure FDCAN
    CANFD.Config();
 8004300:	4820      	ldr	r0, [pc, #128]	@ (8004384 <main+0xdc>)
 8004302:	f7fd fa1b 	bl	800173c <_ZN6can_fd6ConfigEv>
//	  simpleFOC.move_torque(setpoint_cmd);			// 14 us
//	  simpleFOC.move_velocity(setpoint_cmd);		// 21 us  maximum 100 rad/s --> 950 rpm
//	  simpleFOC.move_angle(setpoint_cmd);			// 26 us  a lot of noise in q,d current


	  simpleFOC.move_angle(position_des);
 8004306:	4b20      	ldr	r3, [pc, #128]	@ (8004388 <main+0xe0>)
 8004308:	edd3 7a00 	vldr	s15, [r3]
 800430c:	eeb0 0a67 	vmov.f32	s0, s15
 8004310:	481a      	ldr	r0, [pc, #104]	@ (800437c <main+0xd4>)
 8004312:	f7ff fd5f 	bl	8003dd4 <_ZN9simpleFOC10move_angleEf>
	  /** Always run loopFOC (except open loop control)**/
	  simpleFOC.loopFOC();							// 115 us
 8004316:	4819      	ldr	r0, [pc, #100]	@ (800437c <main+0xd4>)
 8004318:	f7ff fcca 	bl	8003cb0 <_ZN9simpleFOC7loopFOCEv>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  t5 = micros() - t4;
 800431c:	f000 fc92 	bl	8004c44 <_ZL6microsv>
 8004320:	4602      	mov	r2, r0
 8004322:	4b1a      	ldr	r3, [pc, #104]	@ (800438c <main+0xe4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	4a19      	ldr	r2, [pc, #100]	@ (8004390 <main+0xe8>)
 800432a:	6013      	str	r3, [r2, #0]
	  t4 = micros();
 800432c:	f000 fc8a 	bl	8004c44 <_ZL6microsv>
 8004330:	4603      	mov	r3, r0
 8004332:	4a16      	ldr	r2, [pc, #88]	@ (800438c <main+0xe4>)
 8004334:	6013      	str	r3, [r2, #0]
	  loop_freq = 1.0 / (t5 * 1e-6);
 8004336:	4b16      	ldr	r3, [pc, #88]	@ (8004390 <main+0xe8>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4618      	mov	r0, r3
 800433c:	f7fc f8ae 	bl	800049c <__aeabi_ui2d>
 8004340:	a30b      	add	r3, pc, #44	@ (adr r3, 8004370 <main+0xc8>)
 8004342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004346:	f7fc f923 	bl	8000590 <__aeabi_dmul>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	f04f 0000 	mov.w	r0, #0
 8004352:	4910      	ldr	r1, [pc, #64]	@ (8004394 <main+0xec>)
 8004354:	f7fc fa46 	bl	80007e4 <__aeabi_ddiv>
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	4610      	mov	r0, r2
 800435e:	4619      	mov	r1, r3
 8004360:	f7fc fbc6 	bl	8000af0 <__aeabi_d2f>
 8004364:	4603      	mov	r3, r0
 8004366:	4a0c      	ldr	r2, [pc, #48]	@ (8004398 <main+0xf0>)
 8004368:	6013      	str	r3, [r2, #0]
	  simpleFOC.move_angle(position_des);
 800436a:	bf00      	nop
 800436c:	e7cb      	b.n	8004306 <main+0x5e>
 800436e:	bf00      	nop
 8004370:	a0b5ed8d 	.word	0xa0b5ed8d
 8004374:	3eb0c6f7 	.word	0x3eb0c6f7
 8004378:	48000400 	.word	0x48000400
 800437c:	20000240 	.word	0x20000240
 8004380:	40a89744 	.word	0x40a89744
 8004384:	20000478 	.word	0x20000478
 8004388:	20000804 	.word	0x20000804
 800438c:	20000818 	.word	0x20000818
 8004390:	2000081c 	.word	0x2000081c
 8004394:	3ff00000 	.word	0x3ff00000
 8004398:	20000820 	.word	0x20000820

0800439c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b094      	sub	sp, #80	@ 0x50
 80043a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043a2:	f107 0318 	add.w	r3, r7, #24
 80043a6:	2238      	movs	r2, #56	@ 0x38
 80043a8:	2100      	movs	r1, #0
 80043aa:	4618      	mov	r0, r3
 80043ac:	f008 fc70 	bl	800cc90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043b0:	1d3b      	adds	r3, r7, #4
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	605a      	str	r2, [r3, #4]
 80043b8:	609a      	str	r2, [r3, #8]
 80043ba:	60da      	str	r2, [r3, #12]
 80043bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80043be:	2000      	movs	r0, #0
 80043c0:	f004 fb48 	bl	8008a54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80043c4:	2302      	movs	r3, #2
 80043c6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80043c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043ce:	2340      	movs	r3, #64	@ 0x40
 80043d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043d2:	2302      	movs	r3, #2
 80043d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043d6:	2302      	movs	r3, #2
 80043d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80043da:	2304      	movs	r3, #4
 80043dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80043de:	2355      	movs	r3, #85	@ 0x55
 80043e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80043e2:	2302      	movs	r3, #2
 80043e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80043e6:	2302      	movs	r3, #2
 80043e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80043ea:	2302      	movs	r3, #2
 80043ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043ee:	f107 0318 	add.w	r3, r7, #24
 80043f2:	4618      	mov	r0, r3
 80043f4:	f004 fbe2 	bl	8008bbc <HAL_RCC_OscConfig>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	bf14      	ite	ne
 80043fe:	2301      	movne	r3, #1
 8004400:	2300      	moveq	r3, #0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8004408:	f000 fc46 	bl	8004c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800440c:	230f      	movs	r3, #15
 800440e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004410:	2303      	movs	r3, #3
 8004412:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004418:	2300      	movs	r3, #0
 800441a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004420:	1d3b      	adds	r3, r7, #4
 8004422:	2104      	movs	r1, #4
 8004424:	4618      	mov	r0, r3
 8004426:	f004 fedb 	bl	80091e0 <HAL_RCC_ClockConfig>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	bf14      	ite	ne
 8004430:	2301      	movne	r3, #1
 8004432:	2300      	moveq	r3, #0
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800443a:	f000 fc2d 	bl	8004c98 <Error_Handler>
  }
}
 800443e:	bf00      	nop
 8004440:	3750      	adds	r7, #80	@ 0x50
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08c      	sub	sp, #48	@ 0x30
 800444c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800444e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	605a      	str	r2, [r3, #4]
 8004458:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800445a:	1d3b      	adds	r3, r7, #4
 800445c:	2220      	movs	r2, #32
 800445e:	2100      	movs	r1, #0
 8004460:	4618      	mov	r0, r3
 8004462:	f008 fc15 	bl	800cc90 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004466:	4b39      	ldr	r3, [pc, #228]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004468:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800446c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800446e:	4b37      	ldr	r3, [pc, #220]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004470:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004474:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004476:	4b35      	ldr	r3, [pc, #212]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004478:	2200      	movs	r2, #0
 800447a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800447c:	4b33      	ldr	r3, [pc, #204]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 800447e:	2200      	movs	r2, #0
 8004480:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004482:	4b32      	ldr	r3, [pc, #200]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004484:	2200      	movs	r2, #0
 8004486:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004488:	4b30      	ldr	r3, [pc, #192]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 800448a:	2200      	movs	r2, #0
 800448c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800448e:	4b2f      	ldr	r3, [pc, #188]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004490:	2204      	movs	r2, #4
 8004492:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004494:	4b2d      	ldr	r3, [pc, #180]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 8004496:	2200      	movs	r2, #0
 8004498:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800449a:	4b2c      	ldr	r3, [pc, #176]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 800449c:	2201      	movs	r2, #1
 800449e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80044a0:	4b2a      	ldr	r3, [pc, #168]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044a2:	2201      	movs	r2, #1
 80044a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80044a6:	4b29      	ldr	r3, [pc, #164]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80044ae:	4b27      	ldr	r3, [pc, #156]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80044b4:	4b25      	ldr	r3, [pc, #148]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	@ 0x30

//  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
//  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO2;		// Use TIM1 TRGO

  hadc1.Init.DMAContinuousRequests = ENABLE;
 80044ba:	4b24      	ldr	r3, [pc, #144]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80044c2:	4b22      	ldr	r3, [pc, #136]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80044c8:	4b20      	ldr	r3, [pc, #128]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80044d0:	481e      	ldr	r0, [pc, #120]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044d2:	f001 faa9 	bl	8005a28 <HAL_ADC_Init>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf14      	ite	ne
 80044dc:	2301      	movne	r3, #1
 80044de:	2300      	moveq	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d001      	beq.n	80044ea <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 80044e6:	f000 fbd7 	bl	8004c98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80044ea:	2300      	movs	r3, #0
 80044ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80044ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044f2:	4619      	mov	r1, r3
 80044f4:	4815      	ldr	r0, [pc, #84]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 80044f6:	f002 fd1f 	bl	8006f38 <HAL_ADCEx_MultiModeConfigChannel>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	bf14      	ite	ne
 8004500:	2301      	movne	r3, #1
 8004502:	2300      	moveq	r3, #0
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 800450a:	f000 fbc5 	bl	8004c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800450e:	4b10      	ldr	r3, [pc, #64]	@ (8004550 <_ZL12MX_ADC1_Initv+0x108>)
 8004510:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004512:	2306      	movs	r3, #6
 8004514:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004516:	2307      	movs	r3, #7
 8004518:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800451a:	237f      	movs	r3, #127	@ 0x7f
 800451c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800451e:	2304      	movs	r3, #4
 8004520:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004522:	2300      	movs	r3, #0
 8004524:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004526:	1d3b      	adds	r3, r7, #4
 8004528:	4619      	mov	r1, r3
 800452a:	4808      	ldr	r0, [pc, #32]	@ (800454c <_ZL12MX_ADC1_Initv+0x104>)
 800452c:	f001 ff56 	bl	80063dc <HAL_ADC_ConfigChannel>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	bf14      	ite	ne
 8004536:	2301      	movne	r3, #1
 8004538:	2300      	moveq	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <_ZL12MX_ADC1_Initv+0xfc>
  {
    Error_Handler();
 8004540:	f000 fbaa 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004544:	bf00      	nop
 8004546:	3730      	adds	r7, #48	@ 0x30
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	20000488 	.word	0x20000488
 8004550:	04300002 	.word	0x04300002

08004554 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800455a:	463b      	mov	r3, r7
 800455c:	2220      	movs	r2, #32
 800455e:	2100      	movs	r1, #0
 8004560:	4618      	mov	r0, r3
 8004562:	f008 fb95 	bl	800cc90 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004566:	4b30      	ldr	r3, [pc, #192]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004568:	4a30      	ldr	r2, [pc, #192]	@ (800462c <_ZL12MX_ADC2_Initv+0xd8>)
 800456a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800456c:	4b2e      	ldr	r3, [pc, #184]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 800456e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004572:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004574:	4b2c      	ldr	r3, [pc, #176]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004576:	2200      	movs	r2, #0
 8004578:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800457a:	4b2b      	ldr	r3, [pc, #172]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 800457c:	2200      	movs	r2, #0
 800457e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8004580:	4b29      	ldr	r3, [pc, #164]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004582:	2200      	movs	r2, #0
 8004584:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004586:	4b28      	ldr	r3, [pc, #160]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004588:	2200      	movs	r2, #0
 800458a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800458c:	4b26      	ldr	r3, [pc, #152]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 800458e:	2204      	movs	r2, #4
 8004590:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004592:	4b25      	ldr	r3, [pc, #148]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004594:	2200      	movs	r2, #0
 8004596:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004598:	4b23      	ldr	r3, [pc, #140]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 800459a:	2201      	movs	r2, #1
 800459c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800459e:	4b22      	ldr	r3, [pc, #136]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045a0:	2201      	movs	r2, #1
 80045a2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80045a4:	4b20      	ldr	r3, [pc, #128]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80045ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80045b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80045b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80045c0:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80045c6:	4b18      	ldr	r3, [pc, #96]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80045ce:	4816      	ldr	r0, [pc, #88]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 80045d0:	f001 fa2a 	bl	8005a28 <HAL_ADC_Init>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	bf14      	ite	ne
 80045da:	2301      	movne	r3, #1
 80045dc:	2300      	moveq	r3, #0
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <_ZL12MX_ADC2_Initv+0x94>
  {
    Error_Handler();
 80045e4:	f000 fb58 	bl	8004c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80045e8:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <_ZL12MX_ADC2_Initv+0xdc>)
 80045ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80045ec:	2306      	movs	r3, #6
 80045ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80045f0:	2307      	movs	r3, #7
 80045f2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80045f4:	237f      	movs	r3, #127	@ 0x7f
 80045f6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80045f8:	2304      	movs	r3, #4
 80045fa:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004600:	463b      	mov	r3, r7
 8004602:	4619      	mov	r1, r3
 8004604:	4808      	ldr	r0, [pc, #32]	@ (8004628 <_ZL12MX_ADC2_Initv+0xd4>)
 8004606:	f001 fee9 	bl	80063dc <HAL_ADC_ConfigChannel>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	bf14      	ite	ne
 8004610:	2301      	movne	r3, #1
 8004612:	2300      	moveq	r3, #0
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <_ZL12MX_ADC2_Initv+0xca>
  {
    Error_Handler();
 800461a:	f000 fb3d 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800461e:	bf00      	nop
 8004620:	3720      	adds	r7, #32
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	200004f4 	.word	0x200004f4
 800462c:	50000100 	.word	0x50000100
 8004630:	08600004 	.word	0x08600004

08004634 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004638:	4b10      	ldr	r3, [pc, #64]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 800463a:	4a11      	ldr	r2, [pc, #68]	@ (8004680 <_ZL11MX_CRC_Initv+0x4c>)
 800463c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800463e:	4b0f      	ldr	r3, [pc, #60]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 8004640:	2200      	movs	r2, #0
 8004642:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004644:	4b0d      	ldr	r3, [pc, #52]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 8004646:	2200      	movs	r2, #0
 8004648:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800464a:	4b0c      	ldr	r3, [pc, #48]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 800464c:	2200      	movs	r2, #0
 800464e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004650:	4b0a      	ldr	r3, [pc, #40]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 8004652:	2200      	movs	r2, #0
 8004654:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004656:	4b09      	ldr	r3, [pc, #36]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 8004658:	2201      	movs	r2, #1
 800465a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800465c:	4807      	ldr	r0, [pc, #28]	@ (800467c <_ZL11MX_CRC_Initv+0x48>)
 800465e:	f002 fe95 	bl	800738c <HAL_CRC_Init>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	bf14      	ite	ne
 8004668:	2301      	movne	r3, #1
 800466a:	2300      	moveq	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 8004672:	f000 fb11 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004676:	bf00      	nop
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	20000648 	.word	0x20000648
 8004680:	40023000 	.word	0x40023000

08004684 <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8004688:	4b22      	ldr	r3, [pc, #136]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 800468a:	4a23      	ldr	r2, [pc, #140]	@ (8004718 <_ZL14MX_FDCAN1_Initv+0x94>)
 800468c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800468e:	4b21      	ldr	r3, [pc, #132]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 8004690:	2200      	movs	r2, #0
 8004692:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8004694:	4b1f      	ldr	r3, [pc, #124]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 8004696:	2200      	movs	r2, #0
 8004698:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800469a:	4b1e      	ldr	r3, [pc, #120]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 800469c:	2200      	movs	r2, #0
 800469e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80046a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80046a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80046ac:	4b19      	ldr	r3, [pc, #100]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = NomPS;
 80046b2:	4b18      	ldr	r3, [pc, #96]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046b4:	2202      	movs	r2, #2
 80046b6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 11;
 80046b8:	4b16      	ldr	r3, [pc, #88]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046ba:	220b      	movs	r2, #11
 80046bc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 73;
 80046be:	4b15      	ldr	r3, [pc, #84]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046c0:	2249      	movs	r2, #73	@ 0x49
 80046c2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 11;
 80046c4:	4b13      	ldr	r3, [pc, #76]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046c6:	220b      	movs	r2, #11
 80046c8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = DataPS;
 80046ca:	4b12      	ldr	r3, [pc, #72]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046cc:	2205      	movs	r2, #5
 80046ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 15;
 80046d0:	4b10      	ldr	r3, [pc, #64]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046d2:	220f      	movs	r2, #15
 80046d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 18;
 80046d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046d8:	2212      	movs	r2, #18
 80046da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 15;
 80046dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046de:	220f      	movs	r2, #15
 80046e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 10;
 80046e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046e4:	220a      	movs	r2, #10
 80046e6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80046e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80046ee:	4b09      	ldr	r3, [pc, #36]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80046f4:	4807      	ldr	r0, [pc, #28]	@ (8004714 <_ZL14MX_FDCAN1_Initv+0x90>)
 80046f6:	f003 f9ad 	bl	8007a54 <HAL_FDCAN_Init>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bf14      	ite	ne
 8004700:	2301      	movne	r3, #1
 8004702:	2300      	moveq	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 800470a:	f000 fac5 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800470e:	bf00      	nop
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	2000066c 	.word	0x2000066c
 8004718:	40006400 	.word	0x40006400

0800471c <_ZL12MX_FMAC_Initv>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8004720:	4b08      	ldr	r3, [pc, #32]	@ (8004744 <_ZL12MX_FMAC_Initv+0x28>)
 8004722:	4a09      	ldr	r2, [pc, #36]	@ (8004748 <_ZL12MX_FMAC_Initv+0x2c>)
 8004724:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8004726:	4807      	ldr	r0, [pc, #28]	@ (8004744 <_ZL12MX_FMAC_Initv+0x28>)
 8004728:	f003 ff4e 	bl	80085c8 <HAL_FMAC_Init>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	bf14      	ite	ne
 8004732:	2301      	movne	r3, #1
 8004734:	2300      	moveq	r3, #0
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <_ZL12MX_FMAC_Initv+0x24>
  {
    Error_Handler();
 800473c:	f000 faac 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8004740:	bf00      	nop
 8004742:	bd80      	pop	{r7, pc}
 8004744:	200006d0 	.word	0x200006d0
 8004748:	40021400 	.word	0x40021400

0800474c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004750:	4b1d      	ldr	r3, [pc, #116]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004752:	4a1e      	ldr	r2, [pc, #120]	@ (80047cc <_ZL12MX_SPI1_Initv+0x80>)
 8004754:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004756:	4b1c      	ldr	r3, [pc, #112]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004758:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800475c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800475e:	4b1a      	ldr	r3, [pc, #104]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004760:	2200      	movs	r2, #0
 8004762:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004764:	4b18      	ldr	r3, [pc, #96]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004766:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800476a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800476c:	4b16      	ldr	r3, [pc, #88]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004772:	4b15      	ldr	r3, [pc, #84]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004774:	2201      	movs	r2, #1
 8004776:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004778:	4b13      	ldr	r3, [pc, #76]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 800477a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800477e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004780:	4b11      	ldr	r3, [pc, #68]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004782:	2218      	movs	r2, #24
 8004784:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004786:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004788:	2200      	movs	r2, #0
 800478a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800478c:	4b0e      	ldr	r3, [pc, #56]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 800478e:	2200      	movs	r2, #0
 8004790:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004792:	4b0d      	ldr	r3, [pc, #52]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004794:	2200      	movs	r2, #0
 8004796:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004798:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 800479a:	2207      	movs	r2, #7
 800479c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800479e:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80047a4:	4b08      	ldr	r3, [pc, #32]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80047aa:	4807      	ldr	r0, [pc, #28]	@ (80047c8 <_ZL12MX_SPI1_Initv+0x7c>)
 80047ac:	f005 f938 	bl	8009a20 <HAL_SPI_Init>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bf14      	ite	ne
 80047b6:	2301      	movne	r3, #1
 80047b8:	2300      	moveq	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 80047c0:	f000 fa6a 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80047c4:	bf00      	nop
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000708 	.word	0x20000708
 80047cc:	40013000 	.word	0x40013000

080047d0 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b09c      	sub	sp, #112	@ 0x70
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047d6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	605a      	str	r2, [r3, #4]
 80047e0:	609a      	str	r2, [r3, #8]
 80047e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	605a      	str	r2, [r3, #4]
 80047ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047f0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80047f4:	2200      	movs	r2, #0
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	605a      	str	r2, [r3, #4]
 80047fa:	609a      	str	r2, [r3, #8]
 80047fc:	60da      	str	r2, [r3, #12]
 80047fe:	611a      	str	r2, [r3, #16]
 8004800:	615a      	str	r2, [r3, #20]
 8004802:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004804:	1d3b      	adds	r3, r7, #4
 8004806:	2234      	movs	r2, #52	@ 0x34
 8004808:	2100      	movs	r1, #0
 800480a:	4618      	mov	r0, r3
 800480c:	f008 fa40 	bl	800cc90 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004810:	4b6c      	ldr	r3, [pc, #432]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004812:	4a6d      	ldr	r2, [pc, #436]	@ (80049c8 <_ZL12MX_TIM1_Initv+0x1f8>)
 8004814:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004816:	4b6b      	ldr	r3, [pc, #428]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004818:	2200      	movs	r2, #0
 800481a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800481c:	4b69      	ldr	r3, [pc, #420]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 800481e:	2220      	movs	r2, #32
 8004820:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3600;
 8004822:	4b68      	ldr	r3, [pc, #416]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004824:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8004828:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800482a:	4b66      	ldr	r3, [pc, #408]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 800482c:	2200      	movs	r2, #0
 800482e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8004830:	4b64      	ldr	r3, [pc, #400]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004832:	2201      	movs	r2, #1
 8004834:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004836:	4b63      	ldr	r3, [pc, #396]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004838:	2280      	movs	r2, #128	@ 0x80
 800483a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800483c:	4861      	ldr	r0, [pc, #388]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 800483e:	f005 fd21 	bl	800a284 <HAL_TIM_Base_Init>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	bf14      	ite	ne
 8004848:	2301      	movne	r3, #1
 800484a:	2300      	moveq	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <_ZL12MX_TIM1_Initv+0x86>
  {
    Error_Handler();
 8004852:	f000 fa21 	bl	8004c98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800485a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800485c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004860:	4619      	mov	r1, r3
 8004862:	4858      	ldr	r0, [pc, #352]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004864:	f006 f998 	bl	800ab98 <HAL_TIM_ConfigClockSource>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	bf14      	ite	ne
 800486e:	2301      	movne	r3, #1
 8004870:	2300      	moveq	r3, #0
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <_ZL12MX_TIM1_Initv+0xac>
  {
    Error_Handler();
 8004878:	f000 fa0e 	bl	8004c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800487c:	4851      	ldr	r0, [pc, #324]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 800487e:	f005 fdb9 	bl	800a3f4 <HAL_TIM_PWM_Init>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	bf14      	ite	ne
 8004888:	2301      	movne	r3, #1
 800488a:	2300      	moveq	r3, #0
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <_ZL12MX_TIM1_Initv+0xc6>
  {
    Error_Handler();
 8004892:	f000 fa01 	bl	8004c98 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004896:	484b      	ldr	r0, [pc, #300]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004898:	f005 fd4b 	bl	800a332 <HAL_TIM_OC_Init>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	bf14      	ite	ne
 80048a2:	2301      	movne	r3, #1
 80048a4:	2300      	moveq	r3, #0
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <_ZL12MX_TIM1_Initv+0xe0>
  {
    Error_Handler();
 80048ac:	f000 f9f4 	bl	8004c98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048b0:	2300      	movs	r3, #0
 80048b2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC5REF;
 80048b4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80048b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048ba:	2300      	movs	r3, #0
 80048bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80048be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80048c2:	4619      	mov	r1, r3
 80048c4:	483f      	ldr	r0, [pc, #252]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 80048c6:	f006 ff29 	bl	800b71c <HAL_TIMEx_MasterConfigSynchronization>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bf14      	ite	ne
 80048d0:	2301      	movne	r3, #1
 80048d2:	2300      	moveq	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <_ZL12MX_TIM1_Initv+0x10e>
  {
    Error_Handler();
 80048da:	f000 f9dd 	bl	8004c98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80048de:	2360      	movs	r3, #96	@ 0x60
 80048e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80048e2:	2300      	movs	r3, #0
 80048e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80048e6:	2302      	movs	r3, #2
 80048e8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80048ea:	2300      	movs	r3, #0
 80048ec:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80048ee:	2304      	movs	r3, #4
 80048f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80048f2:	2300      	movs	r3, #0
 80048f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048f6:	2300      	movs	r3, #0
 80048f8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80048fe:	2200      	movs	r2, #0
 8004900:	4619      	mov	r1, r3
 8004902:	4830      	ldr	r0, [pc, #192]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004904:	f006 f834 	bl	800a970 <HAL_TIM_PWM_ConfigChannel>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	bf14      	ite	ne
 800490e:	2301      	movne	r3, #1
 8004910:	2300      	moveq	r3, #0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <_ZL12MX_TIM1_Initv+0x14c>
  {
    Error_Handler();
 8004918:	f000 f9be 	bl	8004c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800491c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004920:	2204      	movs	r2, #4
 8004922:	4619      	mov	r1, r3
 8004924:	4827      	ldr	r0, [pc, #156]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004926:	f006 f823 	bl	800a970 <HAL_TIM_PWM_ConfigChannel>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf14      	ite	ne
 8004930:	2301      	movne	r3, #1
 8004932:	2300      	moveq	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <_ZL12MX_TIM1_Initv+0x16e>
  {
    Error_Handler();
 800493a:	f000 f9ad 	bl	8004c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800493e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004942:	2208      	movs	r2, #8
 8004944:	4619      	mov	r1, r3
 8004946:	481f      	ldr	r0, [pc, #124]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 8004948:	f006 f812 	bl	800a970 <HAL_TIM_PWM_ConfigChannel>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	bf14      	ite	ne
 8004952:	2301      	movne	r3, #1
 8004954:	2300      	moveq	r3, #0
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <_ZL12MX_TIM1_Initv+0x190>
  {
    Error_Handler();
 800495c:	f000 f99c 	bl	8004c98 <Error_Handler>
  }

  // =================================================================================

  // =================================================================================
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004960:	2300      	movs	r3, #0
 8004962:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004964:	2300      	movs	r3, #0
 8004966:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004968:	2300      	movs	r3, #0
 800496a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004970:	2300      	movs	r3, #0
 8004972:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004974:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004978:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800497a:	2300      	movs	r3, #0
 800497c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800497e:	2300      	movs	r3, #0
 8004980:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004982:	2300      	movs	r3, #0
 8004984:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004986:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800498a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800498c:	2300      	movs	r3, #0
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004990:	2300      	movs	r3, #0
 8004992:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004994:	2300      	movs	r3, #0
 8004996:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004998:	1d3b      	adds	r3, r7, #4
 800499a:	4619      	mov	r1, r3
 800499c:	4809      	ldr	r0, [pc, #36]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 800499e:	f006 ff4b 	bl	800b838 <HAL_TIMEx_ConfigBreakDeadTime>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bf14      	ite	ne
 80049a8:	2301      	movne	r3, #1
 80049aa:	2300      	moveq	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <_ZL12MX_TIM1_Initv+0x1e6>
  {
    Error_Handler();
 80049b2:	f000 f971 	bl	8004c98 <Error_Handler>
  }
  // =================================================================================
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80049b6:	4803      	ldr	r0, [pc, #12]	@ (80049c4 <_ZL12MX_TIM1_Initv+0x1f4>)
 80049b8:	f000 fc26 	bl	8005208 <HAL_TIM_MspPostInit>

}
 80049bc:	bf00      	nop
 80049be:	3770      	adds	r7, #112	@ 0x70
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	2000076c 	.word	0x2000076c
 80049c8:	40012c00 	.word	0x40012c00

080049cc <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049d2:	f107 0310 	add.w	r3, r7, #16
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	605a      	str	r2, [r3, #4]
 80049dc:	609a      	str	r2, [r3, #8]
 80049de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049e0:	1d3b      	adds	r3, r7, #4
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	605a      	str	r2, [r3, #4]
 80049e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80049ea:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 80049ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80049f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1700-1;
 80049f2:	4b23      	ldr	r3, [pc, #140]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 80049f4:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80049f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049fa:	4b21      	ldr	r3, [pc, #132]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8004a00:	4b1f      	ldr	r3, [pc, #124]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a02:	2263      	movs	r2, #99	@ 0x63
 8004a04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a06:	4b1e      	ldr	r3, [pc, #120]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004a12:	481b      	ldr	r0, [pc, #108]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a14:	f005 fc36 	bl	800a284 <HAL_TIM_Base_Init>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	bf14      	ite	ne
 8004a1e:	2301      	movne	r3, #1
 8004a20:	2300      	moveq	r3, #0
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8004a28:	f000 f936 	bl	8004c98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004a32:	f107 0310 	add.w	r3, r7, #16
 8004a36:	4619      	mov	r1, r3
 8004a38:	4811      	ldr	r0, [pc, #68]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a3a:	f006 f8ad 	bl	800ab98 <HAL_TIM_ConfigClockSource>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8004a4e:	f000 f923 	bl	8004c98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a52:	2300      	movs	r3, #0
 8004a54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004a5a:	1d3b      	adds	r3, r7, #4
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4808      	ldr	r0, [pc, #32]	@ (8004a80 <_ZL12MX_TIM2_Initv+0xb4>)
 8004a60:	f006 fe5c 	bl	800b71c <HAL_TIMEx_MasterConfigSynchronization>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bf14      	ite	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	2300      	moveq	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8004a74:	f000 f910 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004a78:	bf00      	nop
 8004a7a:	3720      	adds	r7, #32
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	200007b8 	.word	0x200007b8

08004a84 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004a8a:	4b2e      	ldr	r3, [pc, #184]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004a90:	f043 0304 	orr.w	r3, r3, #4
 8004a94:	6493      	str	r3, [r2, #72]	@ 0x48
 8004a96:	4b2b      	ldr	r3, [pc, #172]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	607b      	str	r3, [r7, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004aa2:	4b28      	ldr	r3, [pc, #160]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa6:	4a27      	ldr	r2, [pc, #156]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004aa8:	f043 0301 	orr.w	r3, r3, #1
 8004aac:	6493      	str	r3, [r2, #72]	@ 0x48
 8004aae:	4b25      	ldr	r3, [pc, #148]	@ (8004b44 <_ZL11MX_DMA_Initv+0xc0>)
 8004ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	683b      	ldr	r3, [r7, #0]


  hdma_adc1.Instance = DMA1_Channel1;
 8004aba:	4b23      	ldr	r3, [pc, #140]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004abc:	4a23      	ldr	r2, [pc, #140]	@ (8004b4c <_ZL11MX_DMA_Initv+0xc8>)
 8004abe:	601a      	str	r2, [r3, #0]
  hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004ac0:	4b21      	ldr	r3, [pc, #132]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ac2:	2205      	movs	r2, #5
 8004ac4:	605a      	str	r2, [r3, #4]
  hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ac6:	4b20      	ldr	r3, [pc, #128]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	609a      	str	r2, [r3, #8]
  hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004acc:	4b1e      	ldr	r3, [pc, #120]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	60da      	str	r2, [r3, #12]
  hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ad4:	2280      	movs	r2, #128	@ 0x80
 8004ad6:	611a      	str	r2, [r3, #16]
  hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ada:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ade:	615a      	str	r2, [r3, #20]
  hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004ae0:	4b19      	ldr	r3, [pc, #100]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004ae2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ae6:	619a      	str	r2, [r3, #24]
  hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004ae8:	4b17      	ldr	r3, [pc, #92]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004aea:	2220      	movs	r2, #32
 8004aec:	61da      	str	r2, [r3, #28]
  hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004aee:	4b16      	ldr	r3, [pc, #88]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004af0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004af4:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004af6:	4814      	ldr	r0, [pc, #80]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004af8:	f002 fd3a 	bl	8007570 <HAL_DMA_Init>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	bf14      	ite	ne
 8004b02:	2301      	movne	r3, #1
 8004b04:	2300      	moveq	r3, #0
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <_ZL11MX_DMA_Initv+0x8c>
  {
      Error_Handler();
 8004b0c:	f000 f8c4 	bl	8004c98 <Error_Handler>
  }
  __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc1);
 8004b10:	4b0f      	ldr	r3, [pc, #60]	@ (8004b50 <_ZL11MX_DMA_Initv+0xcc>)
 8004b12:	4a0d      	ldr	r2, [pc, #52]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004b14:	655a      	str	r2, [r3, #84]	@ 0x54
 8004b16:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <_ZL11MX_DMA_Initv+0xc4>)
 8004b18:	4a0d      	ldr	r2, [pc, #52]	@ (8004b50 <_ZL11MX_DMA_Initv+0xcc>)
 8004b1a:	629a      	str	r2, [r3, #40]	@ 0x28



  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration --> ADC_1 */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	2100      	movs	r1, #0
 8004b20:	200b      	movs	r0, #11
 8004b22:	f002 fbfe 	bl	8007322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004b26:	200b      	movs	r0, #11
 8004b28:	f002 fc15 	bl	8007356 <HAL_NVIC_EnableIRQ>




  /* DMA1_Channel2_IRQn interrupt configuration --> ADC_2*/
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	2100      	movs	r1, #0
 8004b30:	200c      	movs	r0, #12
 8004b32:	f002 fbf6 	bl	8007322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004b36:	200c      	movs	r0, #12
 8004b38:	f002 fc0d 	bl	8007356 <HAL_NVIC_EnableIRQ>

}
 8004b3c:	bf00      	nop
 8004b3e:	3708      	adds	r7, #8
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	40021000 	.word	0x40021000
 8004b48:	20000560 	.word	0x20000560
 8004b4c:	40020008 	.word	0x40020008
 8004b50:	20000488 	.word	0x20000488

08004b54 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b088      	sub	sp, #32
 8004b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b5a:	f107 030c 	add.w	r3, r7, #12
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	605a      	str	r2, [r3, #4]
 8004b64:	609a      	str	r2, [r3, #8]
 8004b66:	60da      	str	r2, [r3, #12]
 8004b68:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b6a:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b6e:	4a27      	ldr	r2, [pc, #156]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b70:	f043 0320 	orr.w	r3, r3, #32
 8004b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b76:	4b25      	ldr	r3, [pc, #148]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	60bb      	str	r3, [r7, #8]
 8004b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b82:	4b22      	ldr	r3, [pc, #136]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	4a21      	ldr	r2, [pc, #132]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b88:	f043 0301 	orr.w	r3, r3, #1
 8004b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	607b      	str	r3, [r7, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004ba0:	f043 0302 	orr.w	r3, r3, #2
 8004ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ba6:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <_ZL12MX_GPIO_Initv+0xb8>)
 8004ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	603b      	str	r3, [r7, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	2110      	movs	r1, #16
 8004bb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bba:	f003 ff33 	bl	8008a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_RESET);
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	4813      	ldr	r0, [pc, #76]	@ (8004c10 <_ZL12MX_GPIO_Initv+0xbc>)
 8004bc4:	f003 ff2e 	bl	8008a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8004bc8:	2310      	movs	r3, #16
 8004bca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8004bd8:	f107 030c 	add.w	r3, r7, #12
 8004bdc:	4619      	mov	r1, r3
 8004bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004be2:	f003 fd9d 	bl	8008720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8004be6:	2301      	movs	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bea:	2301      	movs	r3, #1
 8004bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8004bf6:	f107 030c 	add.w	r3, r7, #12
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4804      	ldr	r0, [pc, #16]	@ (8004c10 <_ZL12MX_GPIO_Initv+0xbc>)
 8004bfe:	f003 fd8f 	bl	8008720 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004c02:	bf00      	nop
 8004c04:	3720      	adds	r7, #32
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	48000400 	.word	0x48000400

08004c14 <_ZL8DWT_Initv>:

/* USER CODE BEGIN 4 */
//Delay function
__STATIC_INLINE void DWT_Init(void) {
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004c18:	4b08      	ldr	r3, [pc, #32]	@ (8004c3c <_ZL8DWT_Initv+0x28>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	4a07      	ldr	r2, [pc, #28]	@ (8004c3c <_ZL8DWT_Initv+0x28>)
 8004c1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c22:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Data watchpoint trigger(DWT)
 8004c24:	4b06      	ldr	r3, [pc, #24]	@ (8004c40 <_ZL8DWT_Initv+0x2c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a05      	ldr	r2, [pc, #20]	@ (8004c40 <_ZL8DWT_Initv+0x2c>)
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	6013      	str	r3, [r2, #0]
}
 8004c30:	bf00      	nop
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	e000edf0 	.word	0xe000edf0
 8004c40:	e0001000 	.word	0xe0001000

08004c44 <_ZL6microsv>:
__STATIC_INLINE uint32_t micros(void) {
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
	return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8004c48:	4b07      	ldr	r3, [pc, #28]	@ (8004c68 <_ZL6microsv+0x24>)
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	4b07      	ldr	r3, [pc, #28]	@ (8004c6c <_ZL6microsv+0x28>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4907      	ldr	r1, [pc, #28]	@ (8004c70 <_ZL6microsv+0x2c>)
 8004c52:	fba1 1303 	umull	r1, r3, r1, r3
 8004c56:	0c9b      	lsrs	r3, r3, #18
 8004c58:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	e0001000 	.word	0xe0001000
 8004c6c:	200000f4 	.word	0x200000f4
 8004c70:	431bde83 	.word	0x431bde83

08004c74 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2) // 1000 Hz timer interrupt event
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c84:	d102      	bne.n	8004c8c <HAL_TIM_PeriodElapsedCallback+0x18>
  {
	  simpleFOC.Encoder.updateVelocity();
 8004c86:	4803      	ldr	r0, [pc, #12]	@ (8004c94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004c88:	f7fc fa04 	bl	8001094 <_ZN17AS5048A_interface14updateVelocityEv>
  }
}
 8004c8c:	bf00      	nop
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20000248 	.word	0x20000248

08004c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c9c:	b672      	cpsid	i
}
 8004c9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ca0:	bf00      	nop
 8004ca2:	e7fd      	b.n	8004ca0 <Error_Handler+0x8>

08004ca4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d10b      	bne.n	8004ccc <_Z41__static_initialization_and_destruction_0ii+0x28>
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d106      	bne.n	8004ccc <_Z41__static_initialization_and_destruction_0ii+0x28>
simpleFOC simpleFOC;
 8004cbe:	480b      	ldr	r0, [pc, #44]	@ (8004cec <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004cc0:	f7fe fd40 	bl	8003744 <_ZN9simpleFOCC1Ev>
can_fd CANFD(0x1);
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	480a      	ldr	r0, [pc, #40]	@ (8004cf0 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004cc8:	f7fc fd28 	bl	800171c <_ZN6can_fdC1Ei>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d107      	bne.n	8004ce2 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d102      	bne.n	8004ce2 <_Z41__static_initialization_and_destruction_0ii+0x3e>
simpleFOC simpleFOC;
 8004cdc:	4803      	ldr	r0, [pc, #12]	@ (8004cec <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004cde:	f7fe fd59 	bl	8003794 <_ZN9simpleFOCD1Ev>
}
 8004ce2:	bf00      	nop
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	20000240 	.word	0x20000240
 8004cf0:	20000478 	.word	0x20000478

08004cf4 <_GLOBAL__sub_I_simpleFOC>:
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004cfc:	2001      	movs	r0, #1
 8004cfe:	f7ff ffd1 	bl	8004ca4 <_Z41__static_initialization_and_destruction_0ii>
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <_GLOBAL__sub_D_simpleFOC>:
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	f7ff ffc9 	bl	8004ca4 <_Z41__static_initialization_and_destruction_0ii>
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d20:	f043 0301 	orr.w	r3, r3, #1
 8004d24:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d26:	4b0c      	ldr	r3, [pc, #48]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	607b      	str	r3, [r7, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d32:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d36:	4a08      	ldr	r2, [pc, #32]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d3e:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <HAL_MspInit+0x44>)
 8004d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004d4a:	f003 ff27 	bl	8008b9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	40021000 	.word	0x40021000

08004d5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b0a0      	sub	sp, #128	@ 0x80
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d64:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	605a      	str	r2, [r3, #4]
 8004d6e:	609a      	str	r2, [r3, #8]
 8004d70:	60da      	str	r2, [r3, #12]
 8004d72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d74:	f107 031c 	add.w	r3, r7, #28
 8004d78:	2250      	movs	r2, #80	@ 0x50
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f007 ff87 	bl	800cc90 <memset>
  if(hadc->Instance==ADC1)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d8a:	d171      	bne.n	8004e70 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004d8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d90:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004d92:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004d96:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d98:	f107 031c 	add.w	r3, r7, #28
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f004 fc03 	bl	80095a8 <HAL_RCCEx_PeriphCLKConfig>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004da8:	f7ff ff76 	bl	8004c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004dac:	4b6d      	ldr	r3, [pc, #436]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3301      	adds	r3, #1
 8004db2:	4a6c      	ldr	r2, [pc, #432]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004db4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004db6:	4b6b      	ldr	r3, [pc, #428]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d10b      	bne.n	8004dd6 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc2:	4a69      	ldr	r2, [pc, #420]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004dc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dca:	4b67      	ldr	r3, [pc, #412]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dd6:	4b64      	ldr	r3, [pc, #400]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dda:	4a63      	ldr	r2, [pc, #396]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004de2:	4b61      	ldr	r3, [pc, #388]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = CSOA_Pin;
 8004dee:	2301      	movs	r3, #1
 8004df0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004df2:	2303      	movs	r3, #3
 8004df4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df6:	2300      	movs	r3, #0
 8004df8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(CSOA_GPIO_Port, &GPIO_InitStruct);
 8004dfa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004dfe:	4619      	mov	r1, r3
 8004e00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e04:	f003 fc8c 	bl	8008720 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004e08:	4b58      	ldr	r3, [pc, #352]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e0a:	4a59      	ldr	r2, [pc, #356]	@ (8004f70 <HAL_ADC_MspInit+0x214>)
 8004e0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004e0e:	4b57      	ldr	r3, [pc, #348]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e10:	2205      	movs	r2, #5
 8004e12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e14:	4b55      	ldr	r3, [pc, #340]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e1a:	4b54      	ldr	r3, [pc, #336]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004e20:	4b52      	ldr	r3, [pc, #328]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e22:	2280      	movs	r2, #128	@ 0x80
 8004e24:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004e26:	4b51      	ldr	r3, [pc, #324]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e2c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004e36:	4b4d      	ldr	r3, [pc, #308]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e38:	2220      	movs	r2, #32
 8004e3a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004e3c:	4b4b      	ldr	r3, [pc, #300]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004e42:	484a      	ldr	r0, [pc, #296]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e44:	f002 fb94 	bl	8007570 <HAL_DMA_Init>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8004e4e:	f7ff ff23 	bl	8004c98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a45      	ldr	r2, [pc, #276]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
 8004e58:	4a44      	ldr	r2, [pc, #272]	@ (8004f6c <HAL_ADC_MspInit+0x210>)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2100      	movs	r1, #0
 8004e62:	2012      	movs	r0, #18
 8004e64:	f002 fa5d 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004e68:	2012      	movs	r0, #18
 8004e6a:	f002 fa74 	bl	8007356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004e6e:	e075      	b.n	8004f5c <HAL_ADC_MspInit+0x200>
  else if(hadc->Instance==ADC2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a3f      	ldr	r2, [pc, #252]	@ (8004f74 <HAL_ADC_MspInit+0x218>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d170      	bne.n	8004f5c <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004e7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e7e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004e80:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004e84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e86:	f107 031c 	add.w	r3, r7, #28
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f004 fb8c 	bl	80095a8 <HAL_RCCEx_PeriphCLKConfig>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 8004e96:	f7ff feff 	bl	8004c98 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004e9a:	4b32      	ldr	r3, [pc, #200]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	4a30      	ldr	r2, [pc, #192]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004ea2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8004f64 <HAL_ADC_MspInit+0x208>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d10b      	bne.n	8004ec4 <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004eac:	4b2e      	ldr	r3, [pc, #184]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004eb2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004eb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ebc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ec4:	4b28      	ldr	r3, [pc, #160]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec8:	4a27      	ldr	r2, [pc, #156]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004eca:	f043 0301 	orr.w	r3, r3, #1
 8004ece:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ed0:	4b25      	ldr	r3, [pc, #148]	@ (8004f68 <HAL_ADC_MspInit+0x20c>)
 8004ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CSOB_Pin;
 8004edc:	2302      	movs	r3, #2
 8004ede:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(CSOB_GPIO_Port, &GPIO_InitStruct);
 8004ee8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004eec:	4619      	mov	r1, r3
 8004eee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ef2:	f003 fc15 	bl	8008720 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004ef8:	4a20      	ldr	r2, [pc, #128]	@ (8004f7c <HAL_ADC_MspInit+0x220>)
 8004efa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8004efc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004efe:	2224      	movs	r2, #36	@ 0x24
 8004f00:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f02:	4b1d      	ldr	r3, [pc, #116]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f08:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f10:	2280      	movs	r2, #128	@ 0x80
 8004f12:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f14:	4b18      	ldr	r3, [pc, #96]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f1a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004f1c:	4b16      	ldr	r3, [pc, #88]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f22:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004f24:	4b14      	ldr	r3, [pc, #80]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f26:	2220      	movs	r2, #32
 8004f28:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8004f2a:	4b13      	ldr	r3, [pc, #76]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004f30:	4811      	ldr	r0, [pc, #68]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f32:	f002 fb1d 	bl	8007570 <HAL_DMA_Init>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <HAL_ADC_MspInit+0x1e4>
      Error_Handler();
 8004f3c:	f7ff feac 	bl	8004c98 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a0d      	ldr	r2, [pc, #52]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f44:	655a      	str	r2, [r3, #84]	@ 0x54
 8004f46:	4a0c      	ldr	r2, [pc, #48]	@ (8004f78 <HAL_ADC_MspInit+0x21c>)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	2100      	movs	r1, #0
 8004f50:	2012      	movs	r0, #18
 8004f52:	f002 f9e6 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004f56:	2012      	movs	r0, #18
 8004f58:	f002 f9fd 	bl	8007356 <HAL_NVIC_EnableIRQ>
}
 8004f5c:	bf00      	nop
 8004f5e:	3780      	adds	r7, #128	@ 0x80
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	20000824 	.word	0x20000824
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	20000560 	.word	0x20000560
 8004f70:	40020008 	.word	0x40020008
 8004f74:	50000100 	.word	0x50000100
 8004f78:	200005c0 	.word	0x200005c0
 8004f7c:	4002001c 	.word	0x4002001c

08004f80 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb8 <HAL_CORDIC_MspInit+0x38>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d10b      	bne.n	8004faa <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004f92:	4b0a      	ldr	r3, [pc, #40]	@ (8004fbc <HAL_CORDIC_MspInit+0x3c>)
 8004f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f96:	4a09      	ldr	r2, [pc, #36]	@ (8004fbc <HAL_CORDIC_MspInit+0x3c>)
 8004f98:	f043 0308 	orr.w	r3, r3, #8
 8004f9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <HAL_CORDIC_MspInit+0x3c>)
 8004fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8004faa:	bf00      	nop
 8004fac:	3714      	adds	r7, #20
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40020c00 	.word	0x40020c00
 8004fbc:	40021000 	.word	0x40021000

08004fc0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff8 <HAL_CRC_MspInit+0x38>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d10b      	bne.n	8004fea <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004ffc <HAL_CRC_MspInit+0x3c>)
 8004fd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fd6:	4a09      	ldr	r2, [pc, #36]	@ (8004ffc <HAL_CRC_MspInit+0x3c>)
 8004fd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fdc:	6493      	str	r3, [r2, #72]	@ 0x48
 8004fde:	4b07      	ldr	r3, [pc, #28]	@ (8004ffc <HAL_CRC_MspInit+0x3c>)
 8004fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8004fea:	bf00      	nop
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40023000 	.word	0x40023000
 8004ffc:	40021000 	.word	0x40021000

08005000 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b09e      	sub	sp, #120	@ 0x78
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005008:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	60da      	str	r2, [r3, #12]
 8005016:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005018:	f107 0314 	add.w	r3, r7, #20
 800501c:	2250      	movs	r2, #80	@ 0x50
 800501e:	2100      	movs	r1, #0
 8005020:	4618      	mov	r0, r3
 8005022:	f007 fe35 	bl	800cc90 <memset>
  if(hfdcan->Instance==FDCAN1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a24      	ldr	r2, [pc, #144]	@ (80050bc <HAL_FDCAN_MspInit+0xbc>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d141      	bne.n	80050b4 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8005030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005034:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8005036:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800503a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800503c:	f107 0314 	add.w	r3, r7, #20
 8005040:	4618      	mov	r0, r3
 8005042:	f004 fab1 	bl	80095a8 <HAL_RCCEx_PeriphCLKConfig>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800504c:	f7ff fe24 	bl	8004c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005050:	4b1b      	ldr	r3, [pc, #108]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 8005052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005054:	4a1a      	ldr	r2, [pc, #104]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 8005056:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800505a:	6593      	str	r3, [r2, #88]	@ 0x58
 800505c:	4b18      	ldr	r3, [pc, #96]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005064:	613b      	str	r3, [r7, #16]
 8005066:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005068:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 800506a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800506c:	4a14      	ldr	r2, [pc, #80]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 800506e:	f043 0301 	orr.w	r3, r3, #1
 8005072:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005074:	4b12      	ldr	r3, [pc, #72]	@ (80050c0 <HAL_FDCAN_MspInit+0xc0>)
 8005076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	60fb      	str	r3, [r7, #12]
 800507e:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005080:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005084:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005086:	2302      	movs	r3, #2
 8005088:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508a:	2300      	movs	r3, #0
 800508c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800508e:	2300      	movs	r3, #0
 8005090:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8005092:	2309      	movs	r3, #9
 8005094:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005096:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800509a:	4619      	mov	r1, r3
 800509c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050a0:	f003 fb3e 	bl	8008720 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80050a4:	2200      	movs	r2, #0
 80050a6:	2100      	movs	r1, #0
 80050a8:	2015      	movs	r0, #21
 80050aa:	f002 f93a 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80050ae:	2015      	movs	r0, #21
 80050b0:	f002 f951 	bl	8007356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80050b4:	bf00      	nop
 80050b6:	3778      	adds	r7, #120	@ 0x78
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	40006400 	.word	0x40006400
 80050c0:	40021000 	.word	0x40021000

080050c4 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a0a      	ldr	r2, [pc, #40]	@ (80050fc <HAL_FMAC_MspInit+0x38>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d10b      	bne.n	80050ee <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 80050d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005100 <HAL_FMAC_MspInit+0x3c>)
 80050d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050da:	4a09      	ldr	r2, [pc, #36]	@ (8005100 <HAL_FMAC_MspInit+0x3c>)
 80050dc:	f043 0310 	orr.w	r3, r3, #16
 80050e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80050e2:	4b07      	ldr	r3, [pc, #28]	@ (8005100 <HAL_FMAC_MspInit+0x3c>)
 80050e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 80050ee:	bf00      	nop
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40021400 	.word	0x40021400
 8005100:	40021000 	.word	0x40021000

08005104 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	@ 0x28
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800510c:	f107 0314 	add.w	r3, r7, #20
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	605a      	str	r2, [r3, #4]
 8005116:	609a      	str	r2, [r3, #8]
 8005118:	60da      	str	r2, [r3, #12]
 800511a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a17      	ldr	r2, [pc, #92]	@ (8005180 <HAL_SPI_MspInit+0x7c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d128      	bne.n	8005178 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005126:	4b17      	ldr	r3, [pc, #92]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 8005128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800512a:	4a16      	ldr	r2, [pc, #88]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 800512c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005130:	6613      	str	r3, [r2, #96]	@ 0x60
 8005132:	4b14      	ldr	r3, [pc, #80]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 8005134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005136:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800513a:	613b      	str	r3, [r7, #16]
 800513c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800513e:	4b11      	ldr	r3, [pc, #68]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 8005140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005142:	4a10      	ldr	r2, [pc, #64]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 8005144:	f043 0301 	orr.w	r3, r3, #1
 8005148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800514a:	4b0e      	ldr	r3, [pc, #56]	@ (8005184 <HAL_SPI_MspInit+0x80>)
 800514c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005156:	23e0      	movs	r3, #224	@ 0xe0
 8005158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515a:	2302      	movs	r3, #2
 800515c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515e:	2300      	movs	r3, #0
 8005160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005162:	2302      	movs	r3, #2
 8005164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005166:	2305      	movs	r3, #5
 8005168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516a:	f107 0314 	add.w	r3, r7, #20
 800516e:	4619      	mov	r1, r3
 8005170:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005174:	f003 fad4 	bl	8008720 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005178:	bf00      	nop
 800517a:	3728      	adds	r7, #40	@ 0x28
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	40013000 	.word	0x40013000
 8005184:	40021000 	.word	0x40021000

08005188 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a1a      	ldr	r2, [pc, #104]	@ (8005200 <HAL_TIM_Base_MspInit+0x78>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d114      	bne.n	80051c4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800519a:	4b1a      	ldr	r3, [pc, #104]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 800519c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800519e:	4a19      	ldr	r2, [pc, #100]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 80051a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80051a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80051a6:	4b17      	ldr	r3, [pc, #92]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 80051a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ae:	60fb      	str	r3, [r7, #12]
 80051b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80051b2:	2200      	movs	r2, #0
 80051b4:	2100      	movs	r1, #0
 80051b6:	201b      	movs	r0, #27
 80051b8:	f002 f8b3 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80051bc:	201b      	movs	r0, #27
 80051be:	f002 f8ca 	bl	8007356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80051c2:	e018      	b.n	80051f6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051cc:	d113      	bne.n	80051f6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 80051d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 80051d4:	f043 0301 	orr.w	r3, r3, #1
 80051d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80051da:	4b0a      	ldr	r3, [pc, #40]	@ (8005204 <HAL_TIM_Base_MspInit+0x7c>)
 80051dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80051e6:	2200      	movs	r2, #0
 80051e8:	2100      	movs	r1, #0
 80051ea:	201c      	movs	r0, #28
 80051ec:	f002 f899 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80051f0:	201c      	movs	r0, #28
 80051f2:	f002 f8b0 	bl	8007356 <HAL_NVIC_EnableIRQ>
}
 80051f6:	bf00      	nop
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40012c00 	.word	0x40012c00
 8005204:	40021000 	.word	0x40021000

08005208 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b088      	sub	sp, #32
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005210:	f107 030c 	add.w	r3, r7, #12
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	605a      	str	r2, [r3, #4]
 800521a:	609a      	str	r2, [r3, #8]
 800521c:	60da      	str	r2, [r3, #12]
 800521e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a12      	ldr	r2, [pc, #72]	@ (8005270 <HAL_TIM_MspPostInit+0x68>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d11d      	bne.n	8005266 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800522a:	4b12      	ldr	r3, [pc, #72]	@ (8005274 <HAL_TIM_MspPostInit+0x6c>)
 800522c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800522e:	4a11      	ldr	r2, [pc, #68]	@ (8005274 <HAL_TIM_MspPostInit+0x6c>)
 8005230:	f043 0301 	orr.w	r3, r3, #1
 8005234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005236:	4b0f      	ldr	r3, [pc, #60]	@ (8005274 <HAL_TIM_MspPostInit+0x6c>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	60bb      	str	r3, [r7, #8]
 8005240:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWMC_Pin|PWMB_Pin|PWMA_Pin;
 8005242:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8005246:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005248:	2302      	movs	r3, #2
 800524a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800524c:	2300      	movs	r3, #0
 800524e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005250:	2303      	movs	r3, #3
 8005252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005254:	2306      	movs	r3, #6
 8005256:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4619      	mov	r1, r3
 800525e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005262:	f003 fa5d 	bl	8008720 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005266:	bf00      	nop
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	40012c00 	.word	0x40012c00
 8005274:	40021000 	.word	0x40021000

08005278 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800527c:	bf00      	nop
 800527e:	e7fd      	b.n	800527c <NMI_Handler+0x4>

08005280 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005280:	b480      	push	{r7}
 8005282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005284:	bf00      	nop
 8005286:	e7fd      	b.n	8005284 <HardFault_Handler+0x4>

08005288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800528c:	bf00      	nop
 800528e:	e7fd      	b.n	800528c <MemManage_Handler+0x4>

08005290 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005294:	bf00      	nop
 8005296:	e7fd      	b.n	8005294 <BusFault_Handler+0x4>

08005298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <UsageFault_Handler+0x4>

080052a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052ae:	b480      	push	{r7}
 80052b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052b2:	bf00      	nop
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80052bc:	b480      	push	{r7}
 80052be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80052c0:	bf00      	nop
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr

080052ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80052ce:	f000 f92b 	bl	8005528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80052d2:	bf00      	nop
 80052d4:	bd80      	pop	{r7, pc}
	...

080052d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80052dc:	4802      	ldr	r0, [pc, #8]	@ (80052e8 <DMA1_Channel1_IRQHandler+0x10>)
 80052de:	f002 fa6a 	bl	80077b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80052e2:	bf00      	nop
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000560 	.word	0x20000560

080052ec <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80052f0:	4802      	ldr	r0, [pc, #8]	@ (80052fc <DMA1_Channel2_IRQHandler+0x10>)
 80052f2:	f002 fa60 	bl	80077b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80052f6:	bf00      	nop
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	200005c0 	.word	0x200005c0

08005300 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005304:	4803      	ldr	r0, [pc, #12]	@ (8005314 <ADC1_2_IRQHandler+0x14>)
 8005306:	f000 fe07 	bl	8005f18 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800530a:	4803      	ldr	r0, [pc, #12]	@ (8005318 <ADC1_2_IRQHandler+0x18>)
 800530c:	f000 fe04 	bl	8005f18 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005310:	bf00      	nop
 8005312:	bd80      	pop	{r7, pc}
 8005314:	20000488 	.word	0x20000488
 8005318:	200004f4 	.word	0x200004f4

0800531c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005320:	4802      	ldr	r0, [pc, #8]	@ (800532c <FDCAN1_IT0_IRQHandler+0x10>)
 8005322:	f002 ff61 	bl	80081e8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	2000066c 	.word	0x2000066c

08005330 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005334:	4802      	ldr	r0, [pc, #8]	@ (8005340 <TIM1_CC_IRQHandler+0x10>)
 8005336:	f005 f9cb 	bl	800a6d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800533a:	bf00      	nop
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	2000076c 	.word	0x2000076c

08005344 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005348:	4802      	ldr	r0, [pc, #8]	@ (8005354 <TIM2_IRQHandler+0x10>)
 800534a:	f005 f9c1 	bl	800a6d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	200007b8 	.word	0x200007b8

08005358 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
  return 1;
 800535c:	2301      	movs	r3, #1
}
 800535e:	4618      	mov	r0, r3
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <_kill>:

int _kill(int pid, int sig)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005372:	f007 fce9 	bl	800cd48 <__errno>
 8005376:	4603      	mov	r3, r0
 8005378:	2216      	movs	r2, #22
 800537a:	601a      	str	r2, [r3, #0]
  return -1;
 800537c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005380:	4618      	mov	r0, r3
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <_exit>:

void _exit (int status)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005390:	f04f 31ff 	mov.w	r1, #4294967295
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7ff ffe7 	bl	8005368 <_kill>
  while (1) {}    /* Make sure we hang here */
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <_exit+0x12>
	...

080053a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80053a8:	4a14      	ldr	r2, [pc, #80]	@ (80053fc <_sbrk+0x5c>)
 80053aa:	4b15      	ldr	r3, [pc, #84]	@ (8005400 <_sbrk+0x60>)
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80053b4:	4b13      	ldr	r3, [pc, #76]	@ (8005404 <_sbrk+0x64>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d102      	bne.n	80053c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80053bc:	4b11      	ldr	r3, [pc, #68]	@ (8005404 <_sbrk+0x64>)
 80053be:	4a12      	ldr	r2, [pc, #72]	@ (8005408 <_sbrk+0x68>)
 80053c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80053c2:	4b10      	ldr	r3, [pc, #64]	@ (8005404 <_sbrk+0x64>)
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4413      	add	r3, r2
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d207      	bcs.n	80053e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80053d0:	f007 fcba 	bl	800cd48 <__errno>
 80053d4:	4603      	mov	r3, r0
 80053d6:	220c      	movs	r2, #12
 80053d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80053da:	f04f 33ff 	mov.w	r3, #4294967295
 80053de:	e009      	b.n	80053f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80053e0:	4b08      	ldr	r3, [pc, #32]	@ (8005404 <_sbrk+0x64>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80053e6:	4b07      	ldr	r3, [pc, #28]	@ (8005404 <_sbrk+0x64>)
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4413      	add	r3, r2
 80053ee:	4a05      	ldr	r2, [pc, #20]	@ (8005404 <_sbrk+0x64>)
 80053f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80053f2:	68fb      	ldr	r3, [r7, #12]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	2001c000 	.word	0x2001c000
 8005400:	00000400 	.word	0x00000400
 8005404:	20000828 	.word	0x20000828
 8005408:	20000980 	.word	0x20000980

0800540c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005410:	4b06      	ldr	r3, [pc, #24]	@ (800542c <SystemInit+0x20>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005416:	4a05      	ldr	r2, [pc, #20]	@ (800542c <SystemInit+0x20>)
 8005418:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800541c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005420:	bf00      	nop
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	e000ed00 	.word	0xe000ed00

08005430 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005430:	480d      	ldr	r0, [pc, #52]	@ (8005468 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005432:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005434:	f7ff ffea 	bl	800540c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005438:	480c      	ldr	r0, [pc, #48]	@ (800546c <LoopForever+0x6>)
  ldr r1, =_edata
 800543a:	490d      	ldr	r1, [pc, #52]	@ (8005470 <LoopForever+0xa>)
  ldr r2, =_sidata
 800543c:	4a0d      	ldr	r2, [pc, #52]	@ (8005474 <LoopForever+0xe>)
  movs r3, #0
 800543e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005440:	e002      	b.n	8005448 <LoopCopyDataInit>

08005442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005446:	3304      	adds	r3, #4

08005448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800544a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800544c:	d3f9      	bcc.n	8005442 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800544e:	4a0a      	ldr	r2, [pc, #40]	@ (8005478 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005450:	4c0a      	ldr	r4, [pc, #40]	@ (800547c <LoopForever+0x16>)
  movs r3, #0
 8005452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005454:	e001      	b.n	800545a <LoopFillZerobss>

08005456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005458:	3204      	adds	r2, #4

0800545a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800545a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800545c:	d3fb      	bcc.n	8005456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800545e:	f007 fc79 	bl	800cd54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005462:	f7fe ff21 	bl	80042a8 <main>

08005466 <LoopForever>:

LoopForever:
    b LoopForever
 8005466:	e7fe      	b.n	8005466 <LoopForever>
  ldr   r0, =_estack
 8005468:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800546c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005470:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8005474:	0800cfa4 	.word	0x0800cfa4
  ldr r2, =_sbss
 8005478:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 800547c:	2000097c 	.word	0x2000097c

08005480 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005480:	e7fe      	b.n	8005480 <ADC3_IRQHandler>

08005482 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005482:	b580      	push	{r7, lr}
 8005484:	b082      	sub	sp, #8
 8005486:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005488:	2300      	movs	r3, #0
 800548a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800548c:	2003      	movs	r0, #3
 800548e:	f001 ff3d 	bl	800730c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005492:	200f      	movs	r0, #15
 8005494:	f000 f80e 	bl	80054b4 <HAL_InitTick>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	71fb      	strb	r3, [r7, #7]
 80054a2:	e001      	b.n	80054a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80054a4:	f7ff fc36 	bl	8004d14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80054a8:	79fb      	ldrb	r3, [r7, #7]

}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
	...

080054b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80054c0:	4b16      	ldr	r3, [pc, #88]	@ (800551c <HAL_InitTick+0x68>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d022      	beq.n	800550e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80054c8:	4b15      	ldr	r3, [pc, #84]	@ (8005520 <HAL_InitTick+0x6c>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4b13      	ldr	r3, [pc, #76]	@ (800551c <HAL_InitTick+0x68>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80054d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80054d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054dc:	4618      	mov	r0, r3
 80054de:	f001 ff48 	bl	8007372 <HAL_SYSTICK_Config>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d10f      	bne.n	8005508 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b0f      	cmp	r3, #15
 80054ec:	d809      	bhi.n	8005502 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054ee:	2200      	movs	r2, #0
 80054f0:	6879      	ldr	r1, [r7, #4]
 80054f2:	f04f 30ff 	mov.w	r0, #4294967295
 80054f6:	f001 ff14 	bl	8007322 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005524 <HAL_InitTick+0x70>)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	e007      	b.n	8005512 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	73fb      	strb	r3, [r7, #15]
 8005506:	e004      	b.n	8005512 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	73fb      	strb	r3, [r7, #15]
 800550c:	e001      	b.n	8005512 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005512:	7bfb      	ldrb	r3, [r7, #15]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	200000fc 	.word	0x200000fc
 8005520:	200000f4 	.word	0x200000f4
 8005524:	200000f8 	.word	0x200000f8

08005528 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005528:	b480      	push	{r7}
 800552a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_IncTick+0x1c>)
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	4b05      	ldr	r3, [pc, #20]	@ (8005548 <HAL_IncTick+0x20>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4413      	add	r3, r2
 8005536:	4a03      	ldr	r2, [pc, #12]	@ (8005544 <HAL_IncTick+0x1c>)
 8005538:	6013      	str	r3, [r2, #0]
}
 800553a:	bf00      	nop
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	2000082c 	.word	0x2000082c
 8005548:	200000fc 	.word	0x200000fc

0800554c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return uwTick;
 8005550:	4b03      	ldr	r3, [pc, #12]	@ (8005560 <HAL_GetTick+0x14>)
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	2000082c 	.word	0x2000082c

08005564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800556c:	f7ff ffee 	bl	800554c <HAL_GetTick>
 8005570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d004      	beq.n	8005588 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800557e:	4b09      	ldr	r3, [pc, #36]	@ (80055a4 <HAL_Delay+0x40>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	4413      	add	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005588:	bf00      	nop
 800558a:	f7ff ffdf 	bl	800554c <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	429a      	cmp	r2, r3
 8005598:	d8f7      	bhi.n	800558a <HAL_Delay+0x26>
  {
  }
}
 800559a:	bf00      	nop
 800559c:	bf00      	nop
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	200000fc 	.word	0x200000fc

080055a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	431a      	orrs	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	609a      	str	r2, [r3, #8]
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
 80055d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	609a      	str	r2, [r3, #8]
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005604:	4618      	mov	r0, r3
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3360      	adds	r3, #96	@ 0x60
 8005622:	461a      	mov	r2, r3
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	4b08      	ldr	r3, [pc, #32]	@ (8005654 <LL_ADC_SetOffset+0x44>)
 8005632:	4013      	ands	r3, r2
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800563a:	683a      	ldr	r2, [r7, #0]
 800563c:	430a      	orrs	r2, r1
 800563e:	4313      	orrs	r3, r2
 8005640:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005648:	bf00      	nop
 800564a:	371c      	adds	r7, #28
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	03fff000 	.word	0x03fff000

08005658 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	3360      	adds	r3, #96	@ 0x60
 8005666:	461a      	mov	r2, r3
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	3360      	adds	r3, #96	@ 0x60
 8005694:	461a      	mov	r2, r3
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	431a      	orrs	r2, r3
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80056ae:	bf00      	nop
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b087      	sub	sp, #28
 80056be:	af00      	add	r7, sp, #0
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	3360      	adds	r3, #96	@ 0x60
 80056ca:	461a      	mov	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	431a      	orrs	r2, r3
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80056e4:	bf00      	nop
 80056e6:	371c      	adds	r7, #28
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	3360      	adds	r3, #96	@ 0x60
 8005700:	461a      	mov	r2, r3
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	4413      	add	r3, r2
 8005708:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	431a      	orrs	r2, r3
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800571a:	bf00      	nop
 800571c:	371c      	adds	r7, #28
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
 800572e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	615a      	str	r2, [r3, #20]
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800575c:	2b00      	cmp	r3, #0
 800575e:	d101      	bne.n	8005764 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005760:	2301      	movs	r3, #1
 8005762:	e000      	b.n	8005766 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005772:	b480      	push	{r7}
 8005774:	b087      	sub	sp, #28
 8005776:	af00      	add	r7, sp, #0
 8005778:	60f8      	str	r0, [r7, #12]
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	3330      	adds	r3, #48	@ 0x30
 8005782:	461a      	mov	r2, r3
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	0a1b      	lsrs	r3, r3, #8
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	f003 030c 	and.w	r3, r3, #12
 800578e:	4413      	add	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f003 031f 	and.w	r3, r3, #31
 800579c:	211f      	movs	r1, #31
 800579e:	fa01 f303 	lsl.w	r3, r1, r3
 80057a2:	43db      	mvns	r3, r3
 80057a4:	401a      	ands	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	0e9b      	lsrs	r3, r3, #26
 80057aa:	f003 011f 	and.w	r1, r3, #31
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	f003 031f 	and.w	r3, r3, #31
 80057b4:	fa01 f303 	lsl.w	r3, r1, r3
 80057b8:	431a      	orrs	r2, r3
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80057be:	bf00      	nop
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80057de:	2301      	movs	r3, #1
 80057e0:	e000      	b.n	80057e4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	3314      	adds	r3, #20
 8005800:	461a      	mov	r2, r3
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	0e5b      	lsrs	r3, r3, #25
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	4413      	add	r3, r2
 800580e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	0d1b      	lsrs	r3, r3, #20
 8005818:	f003 031f 	and.w	r3, r3, #31
 800581c:	2107      	movs	r1, #7
 800581e:	fa01 f303 	lsl.w	r3, r1, r3
 8005822:	43db      	mvns	r3, r3
 8005824:	401a      	ands	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	0d1b      	lsrs	r3, r3, #20
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	6879      	ldr	r1, [r7, #4]
 8005830:	fa01 f303 	lsl.w	r3, r1, r3
 8005834:	431a      	orrs	r2, r3
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800583a:	bf00      	nop
 800583c:	371c      	adds	r7, #28
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
	...

08005848 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005860:	43db      	mvns	r3, r3
 8005862:	401a      	ands	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f003 0318 	and.w	r3, r3, #24
 800586a:	4908      	ldr	r1, [pc, #32]	@ (800588c <LL_ADC_SetChannelSingleDiff+0x44>)
 800586c:	40d9      	lsrs	r1, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	400b      	ands	r3, r1
 8005872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005876:	431a      	orrs	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	0007ffff 	.word	0x0007ffff

08005890 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f003 031f 	and.w	r3, r3, #31
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80058d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	6093      	str	r3, [r2, #8]
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005900:	d101      	bne.n	8005906 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005928:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005950:	d101      	bne.n	8005956 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005974:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005978:	f043 0201 	orr.w	r2, r3, #1
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <LL_ADC_IsEnabled+0x18>
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <LL_ADC_IsEnabled+0x1a>
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80059c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059c6:	f043 0204 	orr.w	r2, r3, #4
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d101      	bne.n	80059f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e000      	b.n	80059f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f003 0308 	and.w	r3, r3, #8
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d101      	bne.n	8005a18 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005a14:	2301      	movs	r3, #1
 8005a16:	e000      	b.n	8005a1a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	370c      	adds	r7, #12
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
	...

08005a28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a28:	b590      	push	{r4, r7, lr}
 8005a2a:	b089      	sub	sp, #36	@ 0x24
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005a34:	2300      	movs	r3, #0
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e19b      	b.n	8005d7a <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d109      	bne.n	8005a64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f7ff f983 	bl	8004d5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff ff3f 	bl	80058ec <LL_ADC_IsDeepPowerDownEnabled>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d004      	beq.n	8005a7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff ff25 	bl	80058c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff ff5a 	bl	800593c <LL_ADC_IsInternalRegulatorEnabled>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d115      	bne.n	8005aba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff ff3e 	bl	8005914 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a98:	4b97      	ldr	r3, [pc, #604]	@ (8005cf8 <HAL_ADC_Init+0x2d0>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	099b      	lsrs	r3, r3, #6
 8005a9e:	4a97      	ldr	r2, [pc, #604]	@ (8005cfc <HAL_ADC_Init+0x2d4>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	099b      	lsrs	r3, r3, #6
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005aac:	e002      	b.n	8005ab4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1f9      	bne.n	8005aae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff ff3c 	bl	800593c <LL_ADC_IsInternalRegulatorEnabled>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10d      	bne.n	8005ae6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ace:	f043 0210 	orr.w	r2, r3, #16
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ada:	f043 0201 	orr.w	r2, r3, #1
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff ff75 	bl	80059da <LL_ADC_REG_IsConversionOngoing>
 8005af0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005af6:	f003 0310 	and.w	r3, r3, #16
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f040 8134 	bne.w	8005d68 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f040 8130 	bne.w	8005d68 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005b10:	f043 0202 	orr.w	r2, r3, #2
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7ff ff35 	bl	800598c <LL_ADC_IsEnabled>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d137      	bne.n	8005b98 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b30:	d004      	beq.n	8005b3c <HAL_ADC_Init+0x114>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a72      	ldr	r2, [pc, #456]	@ (8005d00 <HAL_ADC_Init+0x2d8>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d10f      	bne.n	8005b5c <HAL_ADC_Init+0x134>
 8005b3c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b40:	f7ff ff24 	bl	800598c <LL_ADC_IsEnabled>
 8005b44:	4604      	mov	r4, r0
 8005b46:	486e      	ldr	r0, [pc, #440]	@ (8005d00 <HAL_ADC_Init+0x2d8>)
 8005b48:	f7ff ff20 	bl	800598c <LL_ADC_IsEnabled>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	4323      	orrs	r3, r4
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bf0c      	ite	eq
 8005b54:	2301      	moveq	r3, #1
 8005b56:	2300      	movne	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e008      	b.n	8005b6e <HAL_ADC_Init+0x146>
 8005b5c:	4869      	ldr	r0, [pc, #420]	@ (8005d04 <HAL_ADC_Init+0x2dc>)
 8005b5e:	f7ff ff15 	bl	800598c <LL_ADC_IsEnabled>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	bf0c      	ite	eq
 8005b68:	2301      	moveq	r3, #1
 8005b6a:	2300      	movne	r3, #0
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d012      	beq.n	8005b98 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b7a:	d004      	beq.n	8005b86 <HAL_ADC_Init+0x15e>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a5f      	ldr	r2, [pc, #380]	@ (8005d00 <HAL_ADC_Init+0x2d8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d101      	bne.n	8005b8a <HAL_ADC_Init+0x162>
 8005b86:	4a60      	ldr	r2, [pc, #384]	@ (8005d08 <HAL_ADC_Init+0x2e0>)
 8005b88:	e000      	b.n	8005b8c <HAL_ADC_Init+0x164>
 8005b8a:	4a60      	ldr	r2, [pc, #384]	@ (8005d0c <HAL_ADC_Init+0x2e4>)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f7ff fd08 	bl	80055a8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	7f5b      	ldrb	r3, [r3, #29]
 8005b9c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005ba2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005ba8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005bae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005bb6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d106      	bne.n	8005bd4 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	045b      	lsls	r3, r3, #17
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d009      	beq.n	8005bf0 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	4b46      	ldr	r3, [pc, #280]	@ (8005d10 <HAL_ADC_Init+0x2e8>)
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6812      	ldr	r2, [r2, #0]
 8005bfe:	69b9      	ldr	r1, [r7, #24]
 8005c00:	430b      	orrs	r3, r1
 8005c02:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7ff feee 	bl	8005a00 <LL_ADC_INJ_IsConversionOngoing>
 8005c24:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d17b      	bne.n	8005d24 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d178      	bne.n	8005d24 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005c36:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c3e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005c40:	4313      	orrs	r3, r2
 8005c42:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c4e:	f023 0302 	bic.w	r3, r3, #2
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	69b9      	ldr	r1, [r7, #24]
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d017      	beq.n	8005c94 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005c72:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c7c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005c80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6911      	ldr	r1, [r2, #16]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6812      	ldr	r2, [r2, #0]
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005c92:	e013      	b.n	8005cbc <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005ca2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005cb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005cb8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d126      	bne.n	8005d14 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005cd0:	f023 0304 	bic.w	r3, r3, #4
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005cdc:	4311      	orrs	r1, r2
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005ce2:	4311      	orrs	r1, r2
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	431a      	orrs	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f042 0201 	orr.w	r2, r2, #1
 8005cf4:	611a      	str	r2, [r3, #16]
 8005cf6:	e015      	b.n	8005d24 <HAL_ADC_Init+0x2fc>
 8005cf8:	200000f4 	.word	0x200000f4
 8005cfc:	053e2d63 	.word	0x053e2d63
 8005d00:	50000100 	.word	0x50000100
 8005d04:	50000400 	.word	0x50000400
 8005d08:	50000300 	.word	0x50000300
 8005d0c:	50000700 	.word	0x50000700
 8005d10:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691a      	ldr	r2, [r3, #16]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0201 	bic.w	r2, r2, #1
 8005d22:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	695b      	ldr	r3, [r3, #20]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d10c      	bne.n	8005d46 <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d32:	f023 010f 	bic.w	r1, r3, #15
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	1e5a      	subs	r2, r3, #1
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d44:	e007      	b.n	8005d56 <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 020f 	bic.w	r2, r2, #15
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d5a:	f023 0303 	bic.w	r3, r3, #3
 8005d5e:	f043 0201 	orr.w	r2, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d66:	e007      	b.n	8005d78 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d6c:	f043 0210 	orr.w	r2, r3, #16
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d78:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3724      	adds	r7, #36	@ 0x24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd90      	pop	{r4, r7, pc}
 8005d82:	bf00      	nop

08005d84 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d98:	d004      	beq.n	8005da4 <HAL_ADC_Start_DMA+0x20>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a57      	ldr	r2, [pc, #348]	@ (8005efc <HAL_ADC_Start_DMA+0x178>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d101      	bne.n	8005da8 <HAL_ADC_Start_DMA+0x24>
 8005da4:	4b56      	ldr	r3, [pc, #344]	@ (8005f00 <HAL_ADC_Start_DMA+0x17c>)
 8005da6:	e000      	b.n	8005daa <HAL_ADC_Start_DMA+0x26>
 8005da8:	4b56      	ldr	r3, [pc, #344]	@ (8005f04 <HAL_ADC_Start_DMA+0x180>)
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff fd70 	bl	8005890 <LL_ADC_GetMultimode>
 8005db0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7ff fe0f 	bl	80059da <LL_ADC_REG_IsConversionOngoing>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f040 8094 	bne.w	8005eec <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_ADC_Start_DMA+0x4e>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e08f      	b.n	8005ef2 <HAL_ADC_Start_DMA+0x16e>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a4a      	ldr	r2, [pc, #296]	@ (8005f08 <HAL_ADC_Start_DMA+0x184>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d008      	beq.n	8005df6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	2b05      	cmp	r3, #5
 8005dee:	d002      	beq.n	8005df6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	2b09      	cmp	r3, #9
 8005df4:	d173      	bne.n	8005ede <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 ff1c 	bl	8006c34 <ADC_Enable>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d166      	bne.n	8005ed4 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e0e:	f023 0301 	bic.w	r3, r3, #1
 8005e12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a37      	ldr	r2, [pc, #220]	@ (8005efc <HAL_ADC_Start_DMA+0x178>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d002      	beq.n	8005e2a <HAL_ADC_Start_DMA+0xa6>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	e001      	b.n	8005e2e <HAL_ADC_Start_DMA+0xaa>
 8005e2a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	6812      	ldr	r2, [r2, #0]
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d002      	beq.n	8005e3c <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d105      	bne.n	8005e48 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d006      	beq.n	8005e62 <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e58:	f023 0206 	bic.w	r2, r3, #6
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	661a      	str	r2, [r3, #96]	@ 0x60
 8005e60:	e002      	b.n	8005e68 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6c:	4a27      	ldr	r2, [pc, #156]	@ (8005f0c <HAL_ADC_Start_DMA+0x188>)
 8005e6e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e74:	4a26      	ldr	r2, [pc, #152]	@ (8005f10 <HAL_ADC_Start_DMA+0x18c>)
 8005e76:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e7c:	4a25      	ldr	r2, [pc, #148]	@ (8005f14 <HAL_ADC_Start_DMA+0x190>)
 8005e7e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	221c      	movs	r2, #28
 8005e86:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0210 	orr.w	r2, r2, #16
 8005e9e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3340      	adds	r3, #64	@ 0x40
 8005eba:	4619      	mov	r1, r3
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f001 fbfe 	bl	80076c0 <HAL_DMA_Start_IT>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff fd70 	bl	80059b2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005ed2:	e00d      	b.n	8005ef0 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005edc:	e008      	b.n	8005ef0 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005eea:	e001      	b.n	8005ef0 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005eec:	2302      	movs	r3, #2
 8005eee:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	50000100 	.word	0x50000100
 8005f00:	50000300 	.word	0x50000300
 8005f04:	50000700 	.word	0x50000700
 8005f08:	50000400 	.word	0x50000400
 8005f0c:	08006d61 	.word	0x08006d61
 8005f10:	08006e39 	.word	0x08006e39
 8005f14:	08006e55 	.word	0x08006e55

08005f18 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b08a      	sub	sp, #40	@ 0x28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005f20:	2300      	movs	r3, #0
 8005f22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f3c:	d004      	beq.n	8005f48 <HAL_ADC_IRQHandler+0x30>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a87      	ldr	r2, [pc, #540]	@ (8006160 <HAL_ADC_IRQHandler+0x248>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d101      	bne.n	8005f4c <HAL_ADC_IRQHandler+0x34>
 8005f48:	4b86      	ldr	r3, [pc, #536]	@ (8006164 <HAL_ADC_IRQHandler+0x24c>)
 8005f4a:	e000      	b.n	8005f4e <HAL_ADC_IRQHandler+0x36>
 8005f4c:	4b86      	ldr	r3, [pc, #536]	@ (8006168 <HAL_ADC_IRQHandler+0x250>)
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff fc9e 	bl	8005890 <LL_ADC_GetMultimode>
 8005f54:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d017      	beq.n	8005f90 <HAL_ADC_IRQHandler+0x78>
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d012      	beq.n	8005f90 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f6e:	f003 0310 	and.w	r3, r3, #16
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d105      	bne.n	8005f82 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f7a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 ffce 	bl	8006f24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	f003 0304 	and.w	r3, r3, #4
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d004      	beq.n	8005fa4 <HAL_ADC_IRQHandler+0x8c>
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10a      	bne.n	8005fba <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 8085 	beq.w	80060ba <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	f003 0308 	and.w	r3, r3, #8
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d07f      	beq.n	80060ba <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d105      	bne.n	8005fd2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7ff fbb8 	bl	800574c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d064      	beq.n	80060ac <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a5e      	ldr	r2, [pc, #376]	@ (8006160 <HAL_ADC_IRQHandler+0x248>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d002      	beq.n	8005ff2 <HAL_ADC_IRQHandler+0xda>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	e001      	b.n	8005ff6 <HAL_ADC_IRQHandler+0xde>
 8005ff2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6812      	ldr	r2, [r2, #0]
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d008      	beq.n	8006010 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d005      	beq.n	8006010 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b05      	cmp	r3, #5
 8006008:	d002      	beq.n	8006010 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2b09      	cmp	r3, #9
 800600e:	d104      	bne.n	800601a <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	623b      	str	r3, [r7, #32]
 8006018:	e00d      	b.n	8006036 <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a50      	ldr	r2, [pc, #320]	@ (8006160 <HAL_ADC_IRQHandler+0x248>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d002      	beq.n	800602a <HAL_ADC_IRQHandler+0x112>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	e001      	b.n	800602e <HAL_ADC_IRQHandler+0x116>
 800602a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800602e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006036:	6a3b      	ldr	r3, [r7, #32]
 8006038:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d135      	bne.n	80060ac <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b08      	cmp	r3, #8
 800604c:	d12e      	bne.n	80060ac <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f7ff fcc1 	bl	80059da <LL_ADC_REG_IsConversionOngoing>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d11a      	bne.n	8006094 <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 020c 	bic.w	r2, r2, #12
 800606c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006072:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800607e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d112      	bne.n	80060ac <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800608a:	f043 0201 	orr.w	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006092:	e00b      	b.n	80060ac <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006098:	f043 0210 	orr.w	r2, r3, #16
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a4:	f043 0201 	orr.w	r2, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 f96d 	bl	800638c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	220c      	movs	r2, #12
 80060b8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d004      	beq.n	80060ce <HAL_ADC_IRQHandler+0x1b6>
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10b      	bne.n	80060e6 <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 80a1 	beq.w	800621c <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 809b 	beq.w	800621c <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ea:	f003 0310 	and.w	r3, r3, #16
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d105      	bne.n	80060fe <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff fb61 	bl	80057ca <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006108:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4618      	mov	r0, r3
 8006110:	f7ff fb1c 	bl	800574c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006114:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a11      	ldr	r2, [pc, #68]	@ (8006160 <HAL_ADC_IRQHandler+0x248>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d002      	beq.n	8006126 <HAL_ADC_IRQHandler+0x20e>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	e001      	b.n	800612a <HAL_ADC_IRQHandler+0x212>
 8006126:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	6812      	ldr	r2, [r2, #0]
 800612e:	4293      	cmp	r3, r2
 8006130:	d008      	beq.n	8006144 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2b06      	cmp	r3, #6
 800613c:	d002      	beq.n	8006144 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2b07      	cmp	r3, #7
 8006142:	d104      	bne.n	800614e <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	623b      	str	r3, [r7, #32]
 800614c:	e014      	b.n	8006178 <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a03      	ldr	r2, [pc, #12]	@ (8006160 <HAL_ADC_IRQHandler+0x248>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d009      	beq.n	800616c <HAL_ADC_IRQHandler+0x254>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	e008      	b.n	8006170 <HAL_ADC_IRQHandler+0x258>
 800615e:	bf00      	nop
 8006160:	50000100 	.word	0x50000100
 8006164:	50000300 	.word	0x50000300
 8006168:	50000700 	.word	0x50000700
 800616c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006170:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d047      	beq.n	800620e <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d007      	beq.n	8006198 <HAL_ADC_IRQHandler+0x280>
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d03f      	beq.n	800620e <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006194:	2b00      	cmp	r3, #0
 8006196:	d13a      	bne.n	800620e <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a2:	2b40      	cmp	r3, #64	@ 0x40
 80061a4:	d133      	bne.n	800620e <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d12e      	bne.n	800620e <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7ff fc23 	bl	8005a00 <LL_ADC_INJ_IsConversionOngoing>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d11a      	bne.n	80061f6 <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80061ce:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d112      	bne.n	800620e <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061ec:	f043 0201 	orr.w	r2, r3, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80061f4:	e00b      	b.n	800620e <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061fa:	f043 0210 	orr.w	r2, r3, #16
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006206:	f043 0201 	orr.w	r2, r3, #1
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fe60 	bl	8006ed4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2260      	movs	r2, #96	@ 0x60
 800621a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006222:	2b00      	cmp	r3, #0
 8006224:	d011      	beq.n	800624a <HAL_ADC_IRQHandler+0x332>
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00c      	beq.n	800624a <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006234:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f8b9 	bl	80063b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2280      	movs	r2, #128	@ 0x80
 8006248:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006250:	2b00      	cmp	r3, #0
 8006252:	d012      	beq.n	800627a <HAL_ADC_IRQHandler+0x362>
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00d      	beq.n	800627a <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006262:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fe46 	bl	8006efc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006278:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006280:	2b00      	cmp	r3, #0
 8006282:	d012      	beq.n	80062aa <HAL_ADC_IRQHandler+0x392>
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00d      	beq.n	80062aa <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006292:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 fe38 	bl	8006f10 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	f003 0310 	and.w	r3, r3, #16
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d043      	beq.n	800633c <HAL_ADC_IRQHandler+0x424>
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d03e      	beq.n	800633c <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d102      	bne.n	80062cc <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 80062c6:	2301      	movs	r3, #1
 80062c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ca:	e021      	b.n	8006310 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d015      	beq.n	80062fe <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062da:	d004      	beq.n	80062e6 <HAL_ADC_IRQHandler+0x3ce>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a27      	ldr	r2, [pc, #156]	@ (8006380 <HAL_ADC_IRQHandler+0x468>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d101      	bne.n	80062ea <HAL_ADC_IRQHandler+0x3d2>
 80062e6:	4b27      	ldr	r3, [pc, #156]	@ (8006384 <HAL_ADC_IRQHandler+0x46c>)
 80062e8:	e000      	b.n	80062ec <HAL_ADC_IRQHandler+0x3d4>
 80062ea:	4b27      	ldr	r3, [pc, #156]	@ (8006388 <HAL_ADC_IRQHandler+0x470>)
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff fadd 	bl	80058ac <LL_ADC_GetMultiDMATransfer>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00b      	beq.n	8006310 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 80062f8:	2301      	movs	r3, #1
 80062fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80062fc:	e008      	b.n	8006310 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800630c:	2301      	movs	r3, #1
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	2b01      	cmp	r3, #1
 8006314:	d10e      	bne.n	8006334 <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800631a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006326:	f043 0202 	orr.w	r2, r3, #2
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f84a 	bl	80063c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2210      	movs	r2, #16
 800633a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006342:	2b00      	cmp	r3, #0
 8006344:	d018      	beq.n	8006378 <HAL_ADC_IRQHandler+0x460>
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800634c:	2b00      	cmp	r3, #0
 800634e:	d013      	beq.n	8006378 <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006354:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006360:	f043 0208 	orr.w	r2, r3, #8
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006370:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fdb8 	bl	8006ee8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006378:	bf00      	nop
 800637a:	3728      	adds	r7, #40	@ 0x28
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	50000100 	.word	0x50000100
 8006384:	50000300 	.word	0x50000300
 8006388:	50000700 	.word	0x50000700

0800638c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b0b6      	sub	sp, #216	@ 0xd8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80063ec:	2300      	movs	r3, #0
 80063ee:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d102      	bne.n	8006400 <HAL_ADC_ConfigChannel+0x24>
 80063fa:	2302      	movs	r3, #2
 80063fc:	f000 bc04 	b.w	8006c08 <HAL_ADC_ConfigChannel+0x82c>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4618      	mov	r0, r3
 800640e:	f7ff fae4 	bl	80059da <LL_ADC_REG_IsConversionOngoing>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	f040 83e8 	bne.w	8006bea <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6818      	ldr	r0, [r3, #0]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	6859      	ldr	r1, [r3, #4]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	461a      	mov	r2, r3
 8006428:	f7ff f9a3 	bl	8005772 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4618      	mov	r0, r3
 8006432:	f7ff fad2 	bl	80059da <LL_ADC_REG_IsConversionOngoing>
 8006436:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4618      	mov	r0, r3
 8006440:	f7ff fade 	bl	8005a00 <LL_ADC_INJ_IsConversionOngoing>
 8006444:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006448:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800644c:	2b00      	cmp	r3, #0
 800644e:	f040 81d9 	bne.w	8006804 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006452:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006456:	2b00      	cmp	r3, #0
 8006458:	f040 81d4 	bne.w	8006804 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006464:	d10f      	bne.n	8006486 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2200      	movs	r2, #0
 8006470:	4619      	mov	r1, r3
 8006472:	f7ff f9bd 	bl	80057f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff f951 	bl	8005726 <LL_ADC_SetSamplingTimeCommonConfig>
 8006484:	e00e      	b.n	80064a4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6818      	ldr	r0, [r3, #0]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	6819      	ldr	r1, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	461a      	mov	r2, r3
 8006494:	f7ff f9ac 	bl	80057f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2100      	movs	r1, #0
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff f941 	bl	8005726 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	695a      	ldr	r2, [r3, #20]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	08db      	lsrs	r3, r3, #3
 80064b0:	f003 0303 	and.w	r3, r3, #3
 80064b4:	005b      	lsls	r3, r3, #1
 80064b6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d022      	beq.n	800650c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6818      	ldr	r0, [r3, #0]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	6919      	ldr	r1, [r3, #16]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80064d6:	f7ff f89b 	bl	8005610 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6818      	ldr	r0, [r3, #0]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	6919      	ldr	r1, [r3, #16]
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	461a      	mov	r2, r3
 80064e8:	f7ff f8e7 	bl	80056ba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6818      	ldr	r0, [r3, #0]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d102      	bne.n	8006502 <HAL_ADC_ConfigChannel+0x126>
 80064fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006500:	e000      	b.n	8006504 <HAL_ADC_ConfigChannel+0x128>
 8006502:	2300      	movs	r3, #0
 8006504:	461a      	mov	r2, r3
 8006506:	f7ff f8f3 	bl	80056f0 <LL_ADC_SetOffsetSaturation>
 800650a:	e17b      	b.n	8006804 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2100      	movs	r1, #0
 8006512:	4618      	mov	r0, r3
 8006514:	f7ff f8a0 	bl	8005658 <LL_ADC_GetOffsetChannel>
 8006518:	4603      	mov	r3, r0
 800651a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10a      	bne.n	8006538 <HAL_ADC_ConfigChannel+0x15c>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2100      	movs	r1, #0
 8006528:	4618      	mov	r0, r3
 800652a:	f7ff f895 	bl	8005658 <LL_ADC_GetOffsetChannel>
 800652e:	4603      	mov	r3, r0
 8006530:	0e9b      	lsrs	r3, r3, #26
 8006532:	f003 021f 	and.w	r2, r3, #31
 8006536:	e01e      	b.n	8006576 <HAL_ADC_ConfigChannel+0x19a>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2100      	movs	r1, #0
 800653e:	4618      	mov	r0, r3
 8006540:	f7ff f88a 	bl	8005658 <LL_ADC_GetOffsetChannel>
 8006544:	4603      	mov	r3, r0
 8006546:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800654e:	fa93 f3a3 	rbit	r3, r3
 8006552:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006556:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800655a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800655e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006566:	2320      	movs	r3, #32
 8006568:	e004      	b.n	8006574 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800656a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800656e:	fab3 f383 	clz	r3, r3
 8006572:	b2db      	uxtb	r3, r3
 8006574:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657e:	2b00      	cmp	r3, #0
 8006580:	d105      	bne.n	800658e <HAL_ADC_ConfigChannel+0x1b2>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	0e9b      	lsrs	r3, r3, #26
 8006588:	f003 031f 	and.w	r3, r3, #31
 800658c:	e018      	b.n	80065c0 <HAL_ADC_ConfigChannel+0x1e4>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006596:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800659a:	fa93 f3a3 	rbit	r3, r3
 800659e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80065a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80065aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80065b2:	2320      	movs	r3, #32
 80065b4:	e004      	b.n	80065c0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80065b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065ba:	fab3 f383 	clz	r3, r3
 80065be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d106      	bne.n	80065d2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2200      	movs	r2, #0
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff f859 	bl	8005684 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2101      	movs	r1, #1
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff f83d 	bl	8005658 <LL_ADC_GetOffsetChannel>
 80065de:	4603      	mov	r3, r0
 80065e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10a      	bne.n	80065fe <HAL_ADC_ConfigChannel+0x222>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2101      	movs	r1, #1
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff f832 	bl	8005658 <LL_ADC_GetOffsetChannel>
 80065f4:	4603      	mov	r3, r0
 80065f6:	0e9b      	lsrs	r3, r3, #26
 80065f8:	f003 021f 	and.w	r2, r3, #31
 80065fc:	e01e      	b.n	800663c <HAL_ADC_ConfigChannel+0x260>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2101      	movs	r1, #1
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff f827 	bl	8005658 <LL_ADC_GetOffsetChannel>
 800660a:	4603      	mov	r3, r0
 800660c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006610:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006614:	fa93 f3a3 	rbit	r3, r3
 8006618:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800661c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006620:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006624:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800662c:	2320      	movs	r3, #32
 800662e:	e004      	b.n	800663a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006630:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006634:	fab3 f383 	clz	r3, r3
 8006638:	b2db      	uxtb	r3, r3
 800663a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006644:	2b00      	cmp	r3, #0
 8006646:	d105      	bne.n	8006654 <HAL_ADC_ConfigChannel+0x278>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	0e9b      	lsrs	r3, r3, #26
 800664e:	f003 031f 	and.w	r3, r3, #31
 8006652:	e018      	b.n	8006686 <HAL_ADC_ConfigChannel+0x2aa>
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006660:	fa93 f3a3 	rbit	r3, r3
 8006664:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006668:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800666c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006670:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006678:	2320      	movs	r3, #32
 800667a:	e004      	b.n	8006686 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800667c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006680:	fab3 f383 	clz	r3, r3
 8006684:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006686:	429a      	cmp	r2, r3
 8006688:	d106      	bne.n	8006698 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2200      	movs	r2, #0
 8006690:	2101      	movs	r1, #1
 8006692:	4618      	mov	r0, r3
 8006694:	f7fe fff6 	bl	8005684 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2102      	movs	r1, #2
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fe ffda 	bl	8005658 <LL_ADC_GetOffsetChannel>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10a      	bne.n	80066c4 <HAL_ADC_ConfigChannel+0x2e8>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2102      	movs	r1, #2
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7fe ffcf 	bl	8005658 <LL_ADC_GetOffsetChannel>
 80066ba:	4603      	mov	r3, r0
 80066bc:	0e9b      	lsrs	r3, r3, #26
 80066be:	f003 021f 	and.w	r2, r3, #31
 80066c2:	e01e      	b.n	8006702 <HAL_ADC_ConfigChannel+0x326>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2102      	movs	r1, #2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7fe ffc4 	bl	8005658 <LL_ADC_GetOffsetChannel>
 80066d0:	4603      	mov	r3, r0
 80066d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066da:	fa93 f3a3 	rbit	r3, r3
 80066de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80066e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80066ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80066f2:	2320      	movs	r3, #32
 80066f4:	e004      	b.n	8006700 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80066f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066fa:	fab3 f383 	clz	r3, r3
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800670a:	2b00      	cmp	r3, #0
 800670c:	d105      	bne.n	800671a <HAL_ADC_ConfigChannel+0x33e>
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	0e9b      	lsrs	r3, r3, #26
 8006714:	f003 031f 	and.w	r3, r3, #31
 8006718:	e016      	b.n	8006748 <HAL_ADC_ConfigChannel+0x36c>
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006722:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006726:	fa93 f3a3 	rbit	r3, r3
 800672a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800672c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800672e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006732:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006736:	2b00      	cmp	r3, #0
 8006738:	d101      	bne.n	800673e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800673a:	2320      	movs	r3, #32
 800673c:	e004      	b.n	8006748 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800673e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006742:	fab3 f383 	clz	r3, r3
 8006746:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006748:	429a      	cmp	r2, r3
 800674a:	d106      	bne.n	800675a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2200      	movs	r2, #0
 8006752:	2102      	movs	r1, #2
 8006754:	4618      	mov	r0, r3
 8006756:	f7fe ff95 	bl	8005684 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2103      	movs	r1, #3
 8006760:	4618      	mov	r0, r3
 8006762:	f7fe ff79 	bl	8005658 <LL_ADC_GetOffsetChannel>
 8006766:	4603      	mov	r3, r0
 8006768:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800676c:	2b00      	cmp	r3, #0
 800676e:	d10a      	bne.n	8006786 <HAL_ADC_ConfigChannel+0x3aa>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2103      	movs	r1, #3
 8006776:	4618      	mov	r0, r3
 8006778:	f7fe ff6e 	bl	8005658 <LL_ADC_GetOffsetChannel>
 800677c:	4603      	mov	r3, r0
 800677e:	0e9b      	lsrs	r3, r3, #26
 8006780:	f003 021f 	and.w	r2, r3, #31
 8006784:	e017      	b.n	80067b6 <HAL_ADC_ConfigChannel+0x3da>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2103      	movs	r1, #3
 800678c:	4618      	mov	r0, r3
 800678e:	f7fe ff63 	bl	8005658 <LL_ADC_GetOffsetChannel>
 8006792:	4603      	mov	r3, r0
 8006794:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006798:	fa93 f3a3 	rbit	r3, r3
 800679c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800679e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067a0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80067a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80067a8:	2320      	movs	r3, #32
 80067aa:	e003      	b.n	80067b4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80067ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067ae:	fab3 f383 	clz	r3, r3
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d105      	bne.n	80067ce <HAL_ADC_ConfigChannel+0x3f2>
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	0e9b      	lsrs	r3, r3, #26
 80067c8:	f003 031f 	and.w	r3, r3, #31
 80067cc:	e011      	b.n	80067f2 <HAL_ADC_ConfigChannel+0x416>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067d6:	fa93 f3a3 	rbit	r3, r3
 80067da:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80067dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80067e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80067e6:	2320      	movs	r3, #32
 80067e8:	e003      	b.n	80067f2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80067ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ec:	fab3 f383 	clz	r3, r3
 80067f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d106      	bne.n	8006804 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2200      	movs	r2, #0
 80067fc:	2103      	movs	r1, #3
 80067fe:	4618      	mov	r0, r3
 8006800:	f7fe ff40 	bl	8005684 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4618      	mov	r0, r3
 800680a:	f7ff f8bf 	bl	800598c <LL_ADC_IsEnabled>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	f040 813d 	bne.w	8006a90 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	6819      	ldr	r1, [r3, #0]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	461a      	mov	r2, r3
 8006824:	f7ff f810 	bl	8005848 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	4aa2      	ldr	r2, [pc, #648]	@ (8006ab8 <HAL_ADC_ConfigChannel+0x6dc>)
 800682e:	4293      	cmp	r3, r2
 8006830:	f040 812e 	bne.w	8006a90 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10b      	bne.n	800685c <HAL_ADC_ConfigChannel+0x480>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	0e9b      	lsrs	r3, r3, #26
 800684a:	3301      	adds	r3, #1
 800684c:	f003 031f 	and.w	r3, r3, #31
 8006850:	2b09      	cmp	r3, #9
 8006852:	bf94      	ite	ls
 8006854:	2301      	movls	r3, #1
 8006856:	2300      	movhi	r3, #0
 8006858:	b2db      	uxtb	r3, r3
 800685a:	e019      	b.n	8006890 <HAL_ADC_ConfigChannel+0x4b4>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006864:	fa93 f3a3 	rbit	r3, r3
 8006868:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800686a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800686c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800686e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006874:	2320      	movs	r3, #32
 8006876:	e003      	b.n	8006880 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006878:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800687a:	fab3 f383 	clz	r3, r3
 800687e:	b2db      	uxtb	r3, r3
 8006880:	3301      	adds	r3, #1
 8006882:	f003 031f 	and.w	r3, r3, #31
 8006886:	2b09      	cmp	r3, #9
 8006888:	bf94      	ite	ls
 800688a:	2301      	movls	r3, #1
 800688c:	2300      	movhi	r3, #0
 800688e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006890:	2b00      	cmp	r3, #0
 8006892:	d079      	beq.n	8006988 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800689c:	2b00      	cmp	r3, #0
 800689e:	d107      	bne.n	80068b0 <HAL_ADC_ConfigChannel+0x4d4>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	0e9b      	lsrs	r3, r3, #26
 80068a6:	3301      	adds	r3, #1
 80068a8:	069b      	lsls	r3, r3, #26
 80068aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068ae:	e015      	b.n	80068dc <HAL_ADC_ConfigChannel+0x500>
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068b8:	fa93 f3a3 	rbit	r3, r3
 80068bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80068be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80068c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80068c8:	2320      	movs	r3, #32
 80068ca:	e003      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80068cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068ce:	fab3 f383 	clz	r3, r3
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	3301      	adds	r3, #1
 80068d6:	069b      	lsls	r3, r3, #26
 80068d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d109      	bne.n	80068fc <HAL_ADC_ConfigChannel+0x520>
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	0e9b      	lsrs	r3, r3, #26
 80068ee:	3301      	adds	r3, #1
 80068f0:	f003 031f 	and.w	r3, r3, #31
 80068f4:	2101      	movs	r1, #1
 80068f6:	fa01 f303 	lsl.w	r3, r1, r3
 80068fa:	e017      	b.n	800692c <HAL_ADC_ConfigChannel+0x550>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006904:	fa93 f3a3 	rbit	r3, r3
 8006908:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800690a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800690c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800690e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006910:	2b00      	cmp	r3, #0
 8006912:	d101      	bne.n	8006918 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006914:	2320      	movs	r3, #32
 8006916:	e003      	b.n	8006920 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006918:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800691a:	fab3 f383 	clz	r3, r3
 800691e:	b2db      	uxtb	r3, r3
 8006920:	3301      	adds	r3, #1
 8006922:	f003 031f 	and.w	r3, r3, #31
 8006926:	2101      	movs	r1, #1
 8006928:	fa01 f303 	lsl.w	r3, r1, r3
 800692c:	ea42 0103 	orr.w	r1, r2, r3
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006938:	2b00      	cmp	r3, #0
 800693a:	d10a      	bne.n	8006952 <HAL_ADC_ConfigChannel+0x576>
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	0e9b      	lsrs	r3, r3, #26
 8006942:	3301      	adds	r3, #1
 8006944:	f003 021f 	and.w	r2, r3, #31
 8006948:	4613      	mov	r3, r2
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	4413      	add	r3, r2
 800694e:	051b      	lsls	r3, r3, #20
 8006950:	e018      	b.n	8006984 <HAL_ADC_ConfigChannel+0x5a8>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695a:	fa93 f3a3 	rbit	r3, r3
 800695e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006962:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800696a:	2320      	movs	r3, #32
 800696c:	e003      	b.n	8006976 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800696e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006970:	fab3 f383 	clz	r3, r3
 8006974:	b2db      	uxtb	r3, r3
 8006976:	3301      	adds	r3, #1
 8006978:	f003 021f 	and.w	r2, r3, #31
 800697c:	4613      	mov	r3, r2
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	4413      	add	r3, r2
 8006982:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006984:	430b      	orrs	r3, r1
 8006986:	e07e      	b.n	8006a86 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006990:	2b00      	cmp	r3, #0
 8006992:	d107      	bne.n	80069a4 <HAL_ADC_ConfigChannel+0x5c8>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	0e9b      	lsrs	r3, r3, #26
 800699a:	3301      	adds	r3, #1
 800699c:	069b      	lsls	r3, r3, #26
 800699e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80069a2:	e015      	b.n	80069d0 <HAL_ADC_ConfigChannel+0x5f4>
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ac:	fa93 f3a3 	rbit	r3, r3
 80069b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80069b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80069b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d101      	bne.n	80069c0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80069bc:	2320      	movs	r3, #32
 80069be:	e003      	b.n	80069c8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80069c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c2:	fab3 f383 	clz	r3, r3
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	3301      	adds	r3, #1
 80069ca:	069b      	lsls	r3, r3, #26
 80069cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d109      	bne.n	80069f0 <HAL_ADC_ConfigChannel+0x614>
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	0e9b      	lsrs	r3, r3, #26
 80069e2:	3301      	adds	r3, #1
 80069e4:	f003 031f 	and.w	r3, r3, #31
 80069e8:	2101      	movs	r1, #1
 80069ea:	fa01 f303 	lsl.w	r3, r1, r3
 80069ee:	e017      	b.n	8006a20 <HAL_ADC_ConfigChannel+0x644>
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	fa93 f3a3 	rbit	r3, r3
 80069fc:	61fb      	str	r3, [r7, #28]
  return result;
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006a08:	2320      	movs	r3, #32
 8006a0a:	e003      	b.n	8006a14 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0e:	fab3 f383 	clz	r3, r3
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	3301      	adds	r3, #1
 8006a16:	f003 031f 	and.w	r3, r3, #31
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a20:	ea42 0103 	orr.w	r1, r2, r3
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d10d      	bne.n	8006a4c <HAL_ADC_ConfigChannel+0x670>
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	0e9b      	lsrs	r3, r3, #26
 8006a36:	3301      	adds	r3, #1
 8006a38:	f003 021f 	and.w	r2, r3, #31
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	4413      	add	r3, r2
 8006a42:	3b1e      	subs	r3, #30
 8006a44:	051b      	lsls	r3, r3, #20
 8006a46:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006a4a:	e01b      	b.n	8006a84 <HAL_ADC_ConfigChannel+0x6a8>
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	fa93 f3a3 	rbit	r3, r3
 8006a58:	613b      	str	r3, [r7, #16]
  return result;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006a64:	2320      	movs	r3, #32
 8006a66:	e003      	b.n	8006a70 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	fab3 f383 	clz	r3, r3
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	3301      	adds	r3, #1
 8006a72:	f003 021f 	and.w	r2, r3, #31
 8006a76:	4613      	mov	r3, r2
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	4413      	add	r3, r2
 8006a7c:	3b1e      	subs	r3, #30
 8006a7e:	051b      	lsls	r3, r3, #20
 8006a80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	f7fe feb0 	bl	80057f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	4b09      	ldr	r3, [pc, #36]	@ (8006abc <HAL_ADC_ConfigChannel+0x6e0>)
 8006a96:	4013      	ands	r3, r2
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 80af 	beq.w	8006bfc <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aa6:	d004      	beq.n	8006ab2 <HAL_ADC_ConfigChannel+0x6d6>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a04      	ldr	r2, [pc, #16]	@ (8006ac0 <HAL_ADC_ConfigChannel+0x6e4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d10a      	bne.n	8006ac8 <HAL_ADC_ConfigChannel+0x6ec>
 8006ab2:	4b04      	ldr	r3, [pc, #16]	@ (8006ac4 <HAL_ADC_ConfigChannel+0x6e8>)
 8006ab4:	e009      	b.n	8006aca <HAL_ADC_ConfigChannel+0x6ee>
 8006ab6:	bf00      	nop
 8006ab8:	407f0000 	.word	0x407f0000
 8006abc:	80080000 	.word	0x80080000
 8006ac0:	50000100 	.word	0x50000100
 8006ac4:	50000300 	.word	0x50000300
 8006ac8:	4b51      	ldr	r3, [pc, #324]	@ (8006c10 <HAL_ADC_ConfigChannel+0x834>)
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7fe fd92 	bl	80055f4 <LL_ADC_GetCommonPathInternalCh>
 8006ad0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a4e      	ldr	r2, [pc, #312]	@ (8006c14 <HAL_ADC_ConfigChannel+0x838>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d004      	beq.n	8006ae8 <HAL_ADC_ConfigChannel+0x70c>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a4d      	ldr	r2, [pc, #308]	@ (8006c18 <HAL_ADC_ConfigChannel+0x83c>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d134      	bne.n	8006b52 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006ae8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006aec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d12e      	bne.n	8006b52 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006afc:	d17e      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b06:	d004      	beq.n	8006b12 <HAL_ADC_ConfigChannel+0x736>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a43      	ldr	r2, [pc, #268]	@ (8006c1c <HAL_ADC_ConfigChannel+0x840>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d101      	bne.n	8006b16 <HAL_ADC_ConfigChannel+0x73a>
 8006b12:	4a43      	ldr	r2, [pc, #268]	@ (8006c20 <HAL_ADC_ConfigChannel+0x844>)
 8006b14:	e000      	b.n	8006b18 <HAL_ADC_ConfigChannel+0x73c>
 8006b16:	4a3e      	ldr	r2, [pc, #248]	@ (8006c10 <HAL_ADC_ConfigChannel+0x834>)
 8006b18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b20:	4619      	mov	r1, r3
 8006b22:	4610      	mov	r0, r2
 8006b24:	f7fe fd53 	bl	80055ce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b28:	4b3e      	ldr	r3, [pc, #248]	@ (8006c24 <HAL_ADC_ConfigChannel+0x848>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	099b      	lsrs	r3, r3, #6
 8006b2e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c28 <HAL_ADC_ConfigChannel+0x84c>)
 8006b30:	fba2 2303 	umull	r2, r3, r2, r3
 8006b34:	099b      	lsrs	r3, r3, #6
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	4613      	mov	r3, r2
 8006b3a:	005b      	lsls	r3, r3, #1
 8006b3c:	4413      	add	r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006b42:	e002      	b.n	8006b4a <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f9      	bne.n	8006b44 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006b50:	e054      	b.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a35      	ldr	r2, [pc, #212]	@ (8006c2c <HAL_ADC_ConfigChannel+0x850>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d120      	bne.n	8006b9e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006b5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d11a      	bne.n	8006b9e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b70:	d144      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b7a:	d004      	beq.n	8006b86 <HAL_ADC_ConfigChannel+0x7aa>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a26      	ldr	r2, [pc, #152]	@ (8006c1c <HAL_ADC_ConfigChannel+0x840>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d101      	bne.n	8006b8a <HAL_ADC_ConfigChannel+0x7ae>
 8006b86:	4a26      	ldr	r2, [pc, #152]	@ (8006c20 <HAL_ADC_ConfigChannel+0x844>)
 8006b88:	e000      	b.n	8006b8c <HAL_ADC_ConfigChannel+0x7b0>
 8006b8a:	4a21      	ldr	r2, [pc, #132]	@ (8006c10 <HAL_ADC_ConfigChannel+0x834>)
 8006b8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b94:	4619      	mov	r1, r3
 8006b96:	4610      	mov	r0, r2
 8006b98:	f7fe fd19 	bl	80055ce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b9c:	e02e      	b.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a23      	ldr	r2, [pc, #140]	@ (8006c30 <HAL_ADC_ConfigChannel+0x854>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d129      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006ba8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006bac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d123      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a18      	ldr	r2, [pc, #96]	@ (8006c1c <HAL_ADC_ConfigChannel+0x840>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d01e      	beq.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bc6:	d004      	beq.n	8006bd2 <HAL_ADC_ConfigChannel+0x7f6>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a13      	ldr	r2, [pc, #76]	@ (8006c1c <HAL_ADC_ConfigChannel+0x840>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d101      	bne.n	8006bd6 <HAL_ADC_ConfigChannel+0x7fa>
 8006bd2:	4a13      	ldr	r2, [pc, #76]	@ (8006c20 <HAL_ADC_ConfigChannel+0x844>)
 8006bd4:	e000      	b.n	8006bd8 <HAL_ADC_ConfigChannel+0x7fc>
 8006bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8006c10 <HAL_ADC_ConfigChannel+0x834>)
 8006bd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006bdc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006be0:	4619      	mov	r1, r3
 8006be2:	4610      	mov	r0, r2
 8006be4:	f7fe fcf3 	bl	80055ce <LL_ADC_SetCommonPathInternalCh>
 8006be8:	e008      	b.n	8006bfc <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bee:	f043 0220 	orr.w	r2, r3, #32
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006c04:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	37d8      	adds	r7, #216	@ 0xd8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	50000700 	.word	0x50000700
 8006c14:	c3210000 	.word	0xc3210000
 8006c18:	90c00010 	.word	0x90c00010
 8006c1c:	50000100 	.word	0x50000100
 8006c20:	50000300 	.word	0x50000300
 8006c24:	200000f4 	.word	0x200000f4
 8006c28:	053e2d63 	.word	0x053e2d63
 8006c2c:	c7520000 	.word	0xc7520000
 8006c30:	cb840000 	.word	0xcb840000

08006c34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fe fea1 	bl	800598c <LL_ADC_IsEnabled>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d176      	bne.n	8006d3e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	689a      	ldr	r2, [r3, #8]
 8006c56:	4b3c      	ldr	r3, [pc, #240]	@ (8006d48 <ADC_Enable+0x114>)
 8006c58:	4013      	ands	r3, r2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00d      	beq.n	8006c7a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c62:	f043 0210 	orr.w	r2, r3, #16
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c6e:	f043 0201 	orr.w	r2, r3, #1
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e062      	b.n	8006d40 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fe70 	bl	8005964 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c8c:	d004      	beq.n	8006c98 <ADC_Enable+0x64>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a2e      	ldr	r2, [pc, #184]	@ (8006d4c <ADC_Enable+0x118>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d101      	bne.n	8006c9c <ADC_Enable+0x68>
 8006c98:	4b2d      	ldr	r3, [pc, #180]	@ (8006d50 <ADC_Enable+0x11c>)
 8006c9a:	e000      	b.n	8006c9e <ADC_Enable+0x6a>
 8006c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8006d54 <ADC_Enable+0x120>)
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fe fca8 	bl	80055f4 <LL_ADC_GetCommonPathInternalCh>
 8006ca4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006ca6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d013      	beq.n	8006cd6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006cae:	4b2a      	ldr	r3, [pc, #168]	@ (8006d58 <ADC_Enable+0x124>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	099b      	lsrs	r3, r3, #6
 8006cb4:	4a29      	ldr	r2, [pc, #164]	@ (8006d5c <ADC_Enable+0x128>)
 8006cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cba:	099b      	lsrs	r3, r3, #6
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006cc8:	e002      	b.n	8006cd0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1f9      	bne.n	8006cca <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006cd6:	f7fe fc39 	bl	800554c <HAL_GetTick>
 8006cda:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006cdc:	e028      	b.n	8006d30 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7fe fe52 	bl	800598c <LL_ADC_IsEnabled>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d104      	bne.n	8006cf8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fe fe36 	bl	8005964 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006cf8:	f7fe fc28 	bl	800554c <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d914      	bls.n	8006d30 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d00d      	beq.n	8006d30 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d18:	f043 0210 	orr.w	r2, r3, #16
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d24:	f043 0201 	orr.w	r2, r3, #1
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e007      	b.n	8006d40 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d1cf      	bne.n	8006cde <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	8000003f 	.word	0x8000003f
 8006d4c:	50000100 	.word	0x50000100
 8006d50:	50000300 	.word	0x50000300
 8006d54:	50000700 	.word	0x50000700
 8006d58:	200000f4 	.word	0x200000f4
 8006d5c:	053e2d63 	.word	0x053e2d63

08006d60 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d14b      	bne.n	8006e12 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0308 	and.w	r3, r3, #8
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d021      	beq.n	8006dd8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe fcd7 	bl	800574c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d032      	beq.n	8006e0a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d12b      	bne.n	8006e0a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d11f      	bne.n	8006e0a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dce:	f043 0201 	orr.w	r2, r3, #1
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006dd6:	e018      	b.n	8006e0a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d111      	bne.n	8006e0a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006df6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d105      	bne.n	8006e0a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e02:	f043 0201 	orr.w	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f7ff fabe 	bl	800638c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006e10:	e00e      	b.n	8006e30 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e16:	f003 0310 	and.w	r3, r3, #16
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f7ff fad2 	bl	80063c8 <HAL_ADC_ErrorCallback>
}
 8006e24:	e004      	b.n	8006e30 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	4798      	blx	r3
}
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e44:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f7ff faaa 	bl	80063a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e4c:	bf00      	nop
 8006e4e:	3710      	adds	r7, #16
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e60:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e72:	f043 0204 	orr.w	r2, r3, #4
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f7ff faa4 	bl	80063c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <LL_ADC_IsEnabled>:
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d101      	bne.n	8006ea0 <LL_ADC_IsEnabled+0x18>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e000      	b.n	8006ea2 <LL_ADC_IsEnabled+0x1a>
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <LL_ADC_REG_IsConversionOngoing>:
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b083      	sub	sp, #12
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 0304 	and.w	r3, r3, #4
 8006ebe:	2b04      	cmp	r3, #4
 8006ec0:	d101      	bne.n	8006ec6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e000      	b.n	8006ec8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006f38:	b590      	push	{r4, r7, lr}
 8006f3a:	b0a1      	sub	sp, #132	@ 0x84
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f42:	2300      	movs	r3, #0
 8006f44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d101      	bne.n	8006f56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006f52:	2302      	movs	r3, #2
 8006f54:	e0cb      	b.n	80070ee <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006f5e:	2300      	movs	r3, #0
 8006f60:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006f62:	2300      	movs	r3, #0
 8006f64:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f6e:	d102      	bne.n	8006f76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006f70:	4b61      	ldr	r3, [pc, #388]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006f72:	60bb      	str	r3, [r7, #8]
 8006f74:	e001      	b.n	8006f7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006f76:	2300      	movs	r3, #0
 8006f78:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10b      	bne.n	8006f98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f84:	f043 0220 	orr.w	r2, r3, #32
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e0aa      	b.n	80070ee <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7ff ff87 	bl	8006eae <LL_ADC_REG_IsConversionOngoing>
 8006fa0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7ff ff81 	bl	8006eae <LL_ADC_REG_IsConversionOngoing>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f040 808c 	bne.w	80070cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006fb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f040 8088 	bne.w	80070cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fc4:	d004      	beq.n	8006fd0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a4b      	ldr	r2, [pc, #300]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d101      	bne.n	8006fd4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8006fd0:	4b4a      	ldr	r3, [pc, #296]	@ (80070fc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8006fd2:	e000      	b.n	8006fd6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8006fd4:	4b4a      	ldr	r3, [pc, #296]	@ (8007100 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8006fd6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d041      	beq.n	8007064 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006fe0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	6859      	ldr	r1, [r3, #4]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ff2:	035b      	lsls	r3, r3, #13
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ffa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007004:	d004      	beq.n	8007010 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a3b      	ldr	r2, [pc, #236]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d10f      	bne.n	8007030 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8007010:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007014:	f7ff ff38 	bl	8006e88 <LL_ADC_IsEnabled>
 8007018:	4604      	mov	r4, r0
 800701a:	4837      	ldr	r0, [pc, #220]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800701c:	f7ff ff34 	bl	8006e88 <LL_ADC_IsEnabled>
 8007020:	4603      	mov	r3, r0
 8007022:	4323      	orrs	r3, r4
 8007024:	2b00      	cmp	r3, #0
 8007026:	bf0c      	ite	eq
 8007028:	2301      	moveq	r3, #1
 800702a:	2300      	movne	r3, #0
 800702c:	b2db      	uxtb	r3, r3
 800702e:	e008      	b.n	8007042 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8007030:	4834      	ldr	r0, [pc, #208]	@ (8007104 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8007032:	f7ff ff29 	bl	8006e88 <LL_ADC_IsEnabled>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	bf0c      	ite	eq
 800703c:	2301      	moveq	r3, #1
 800703e:	2300      	movne	r3, #0
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d04c      	beq.n	80070e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800704e:	f023 030f 	bic.w	r3, r3, #15
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	6811      	ldr	r1, [r2, #0]
 8007056:	683a      	ldr	r2, [r7, #0]
 8007058:	6892      	ldr	r2, [r2, #8]
 800705a:	430a      	orrs	r2, r1
 800705c:	431a      	orrs	r2, r3
 800705e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007060:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007062:	e03d      	b.n	80070e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007064:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800706c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800706e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007078:	d004      	beq.n	8007084 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a1e      	ldr	r2, [pc, #120]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d10f      	bne.n	80070a4 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8007084:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007088:	f7ff fefe 	bl	8006e88 <LL_ADC_IsEnabled>
 800708c:	4604      	mov	r4, r0
 800708e:	481a      	ldr	r0, [pc, #104]	@ (80070f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007090:	f7ff fefa 	bl	8006e88 <LL_ADC_IsEnabled>
 8007094:	4603      	mov	r3, r0
 8007096:	4323      	orrs	r3, r4
 8007098:	2b00      	cmp	r3, #0
 800709a:	bf0c      	ite	eq
 800709c:	2301      	moveq	r3, #1
 800709e:	2300      	movne	r3, #0
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	e008      	b.n	80070b6 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 80070a4:	4817      	ldr	r0, [pc, #92]	@ (8007104 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80070a6:	f7ff feef 	bl	8006e88 <LL_ADC_IsEnabled>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	bf0c      	ite	eq
 80070b0:	2301      	moveq	r3, #1
 80070b2:	2300      	movne	r3, #0
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d012      	beq.n	80070e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80070ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80070c2:	f023 030f 	bic.w	r3, r3, #15
 80070c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80070c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80070ca:	e009      	b.n	80070e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070d0:	f043 0220 	orr.w	r2, r3, #32
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80070de:	e000      	b.n	80070e2 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80070e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80070ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3784      	adds	r7, #132	@ 0x84
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd90      	pop	{r4, r7, pc}
 80070f6:	bf00      	nop
 80070f8:	50000100 	.word	0x50000100
 80070fc:	50000300 	.word	0x50000300
 8007100:	50000700 	.word	0x50000700
 8007104:	50000400 	.word	0x50000400

08007108 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e023      	b.n	8007162 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d106      	bne.n	8007134 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f7fd ff26 	bl	8004f80 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800716c:	b480      	push	{r7}
 800716e:	b085      	sub	sp, #20
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f003 0307 	and.w	r3, r3, #7
 800717a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800717c:	4b0c      	ldr	r3, [pc, #48]	@ (80071b0 <__NVIC_SetPriorityGrouping+0x44>)
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007188:	4013      	ands	r3, r2
 800718a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800719c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800719e:	4a04      	ldr	r2, [pc, #16]	@ (80071b0 <__NVIC_SetPriorityGrouping+0x44>)
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	60d3      	str	r3, [r2, #12]
}
 80071a4:	bf00      	nop
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr
 80071b0:	e000ed00 	.word	0xe000ed00

080071b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80071b4:	b480      	push	{r7}
 80071b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80071b8:	4b04      	ldr	r3, [pc, #16]	@ (80071cc <__NVIC_GetPriorityGrouping+0x18>)
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	0a1b      	lsrs	r3, r3, #8
 80071be:	f003 0307 	and.w	r3, r3, #7
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	e000ed00 	.word	0xe000ed00

080071d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	db0b      	blt.n	80071fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071e2:	79fb      	ldrb	r3, [r7, #7]
 80071e4:	f003 021f 	and.w	r2, r3, #31
 80071e8:	4907      	ldr	r1, [pc, #28]	@ (8007208 <__NVIC_EnableIRQ+0x38>)
 80071ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ee:	095b      	lsrs	r3, r3, #5
 80071f0:	2001      	movs	r0, #1
 80071f2:	fa00 f202 	lsl.w	r2, r0, r2
 80071f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80071fa:	bf00      	nop
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	e000e100 	.word	0xe000e100

0800720c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	4603      	mov	r3, r0
 8007214:	6039      	str	r1, [r7, #0]
 8007216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800721c:	2b00      	cmp	r3, #0
 800721e:	db0a      	blt.n	8007236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	490c      	ldr	r1, [pc, #48]	@ (8007258 <__NVIC_SetPriority+0x4c>)
 8007226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800722a:	0112      	lsls	r2, r2, #4
 800722c:	b2d2      	uxtb	r2, r2
 800722e:	440b      	add	r3, r1
 8007230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007234:	e00a      	b.n	800724c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	b2da      	uxtb	r2, r3
 800723a:	4908      	ldr	r1, [pc, #32]	@ (800725c <__NVIC_SetPriority+0x50>)
 800723c:	79fb      	ldrb	r3, [r7, #7]
 800723e:	f003 030f 	and.w	r3, r3, #15
 8007242:	3b04      	subs	r3, #4
 8007244:	0112      	lsls	r2, r2, #4
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	440b      	add	r3, r1
 800724a:	761a      	strb	r2, [r3, #24]
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	e000e100 	.word	0xe000e100
 800725c:	e000ed00 	.word	0xe000ed00

08007260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007260:	b480      	push	{r7}
 8007262:	b089      	sub	sp, #36	@ 0x24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f003 0307 	and.w	r3, r3, #7
 8007272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	f1c3 0307 	rsb	r3, r3, #7
 800727a:	2b04      	cmp	r3, #4
 800727c:	bf28      	it	cs
 800727e:	2304      	movcs	r3, #4
 8007280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	3304      	adds	r3, #4
 8007286:	2b06      	cmp	r3, #6
 8007288:	d902      	bls.n	8007290 <NVIC_EncodePriority+0x30>
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3b03      	subs	r3, #3
 800728e:	e000      	b.n	8007292 <NVIC_EncodePriority+0x32>
 8007290:	2300      	movs	r3, #0
 8007292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007294:	f04f 32ff 	mov.w	r2, #4294967295
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	43da      	mvns	r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	401a      	ands	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072a8:	f04f 31ff 	mov.w	r1, #4294967295
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	fa01 f303 	lsl.w	r3, r1, r3
 80072b2:	43d9      	mvns	r1, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072b8:	4313      	orrs	r3, r2
         );
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3724      	adds	r7, #36	@ 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
	...

080072c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072d8:	d301      	bcc.n	80072de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072da:	2301      	movs	r3, #1
 80072dc:	e00f      	b.n	80072fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072de:	4a0a      	ldr	r2, [pc, #40]	@ (8007308 <SysTick_Config+0x40>)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072e6:	210f      	movs	r1, #15
 80072e8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ec:	f7ff ff8e 	bl	800720c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80072f0:	4b05      	ldr	r3, [pc, #20]	@ (8007308 <SysTick_Config+0x40>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80072f6:	4b04      	ldr	r3, [pc, #16]	@ (8007308 <SysTick_Config+0x40>)
 80072f8:	2207      	movs	r2, #7
 80072fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	e000e010 	.word	0xe000e010

0800730c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f7ff ff29 	bl	800716c <__NVIC_SetPriorityGrouping>
}
 800731a:	bf00      	nop
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b086      	sub	sp, #24
 8007326:	af00      	add	r7, sp, #0
 8007328:	4603      	mov	r3, r0
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
 800732e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007330:	f7ff ff40 	bl	80071b4 <__NVIC_GetPriorityGrouping>
 8007334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	6978      	ldr	r0, [r7, #20]
 800733c:	f7ff ff90 	bl	8007260 <NVIC_EncodePriority>
 8007340:	4602      	mov	r2, r0
 8007342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007346:	4611      	mov	r1, r2
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff ff5f 	bl	800720c <__NVIC_SetPriority>
}
 800734e:	bf00      	nop
 8007350:	3718      	adds	r7, #24
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}

08007356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b082      	sub	sp, #8
 800735a:	af00      	add	r7, sp, #0
 800735c:	4603      	mov	r3, r0
 800735e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007364:	4618      	mov	r0, r3
 8007366:	f7ff ff33 	bl	80071d0 <__NVIC_EnableIRQ>
}
 800736a:	bf00      	nop
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b082      	sub	sp, #8
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f7ff ffa4 	bl	80072c8 <SysTick_Config>
 8007380:	4603      	mov	r3, r0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3708      	adds	r7, #8
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
	...

0800738c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e054      	b.n	8007448 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	7f5b      	ldrb	r3, [r3, #29]
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d105      	bne.n	80073b4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f7fd fe06 	bl	8004fc0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	791b      	ldrb	r3, [r3, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10c      	bne.n	80073dc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a22      	ldr	r2, [pc, #136]	@ (8007450 <HAL_CRC_Init+0xc4>)
 80073c8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0218 	bic.w	r2, r2, #24
 80073d8:	609a      	str	r2, [r3, #8]
 80073da:	e00c      	b.n	80073f6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6899      	ldr	r1, [r3, #8]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 f834 	bl	8007454 <HAL_CRCEx_Polynomial_Set>
 80073ec:	4603      	mov	r3, r0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d001      	beq.n	80073f6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e028      	b.n	8007448 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	795b      	ldrb	r3, [r3, #5]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d105      	bne.n	800740a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f04f 32ff 	mov.w	r2, #4294967295
 8007406:	611a      	str	r2, [r3, #16]
 8007408:	e004      	b.n	8007414 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	6912      	ldr	r2, [r2, #16]
 8007412:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	695a      	ldr	r2, [r3, #20]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699a      	ldr	r2, [r3, #24]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	430a      	orrs	r2, r1
 800743e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3708      	adds	r7, #8
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	04c11db7 	.word	0x04c11db7

08007454 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8007454:	b480      	push	{r7}
 8007456:	b087      	sub	sp, #28
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8007464:	231f      	movs	r3, #31
 8007466:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	2b00      	cmp	r3, #0
 8007470:	d102      	bne.n	8007478 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	75fb      	strb	r3, [r7, #23]
 8007476:	e063      	b.n	8007540 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8007478:	bf00      	nop
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	1e5a      	subs	r2, r3, #1
 800747e:	613a      	str	r2, [r7, #16]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d009      	beq.n	8007498 <HAL_CRCEx_Polynomial_Set+0x44>
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	f003 031f 	and.w	r3, r3, #31
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	fa22 f303 	lsr.w	r3, r2, r3
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0f0      	beq.n	800747a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b18      	cmp	r3, #24
 800749c:	d846      	bhi.n	800752c <HAL_CRCEx_Polynomial_Set+0xd8>
 800749e:	a201      	add	r2, pc, #4	@ (adr r2, 80074a4 <HAL_CRCEx_Polynomial_Set+0x50>)
 80074a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a4:	08007533 	.word	0x08007533
 80074a8:	0800752d 	.word	0x0800752d
 80074ac:	0800752d 	.word	0x0800752d
 80074b0:	0800752d 	.word	0x0800752d
 80074b4:	0800752d 	.word	0x0800752d
 80074b8:	0800752d 	.word	0x0800752d
 80074bc:	0800752d 	.word	0x0800752d
 80074c0:	0800752d 	.word	0x0800752d
 80074c4:	08007521 	.word	0x08007521
 80074c8:	0800752d 	.word	0x0800752d
 80074cc:	0800752d 	.word	0x0800752d
 80074d0:	0800752d 	.word	0x0800752d
 80074d4:	0800752d 	.word	0x0800752d
 80074d8:	0800752d 	.word	0x0800752d
 80074dc:	0800752d 	.word	0x0800752d
 80074e0:	0800752d 	.word	0x0800752d
 80074e4:	08007515 	.word	0x08007515
 80074e8:	0800752d 	.word	0x0800752d
 80074ec:	0800752d 	.word	0x0800752d
 80074f0:	0800752d 	.word	0x0800752d
 80074f4:	0800752d 	.word	0x0800752d
 80074f8:	0800752d 	.word	0x0800752d
 80074fc:	0800752d 	.word	0x0800752d
 8007500:	0800752d 	.word	0x0800752d
 8007504:	08007509 	.word	0x08007509
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	2b06      	cmp	r3, #6
 800750c:	d913      	bls.n	8007536 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007512:	e010      	b.n	8007536 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	2b07      	cmp	r3, #7
 8007518:	d90f      	bls.n	800753a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800751e:	e00c      	b.n	800753a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	2b0f      	cmp	r3, #15
 8007524:	d90b      	bls.n	800753e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800752a:	e008      	b.n	800753e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	75fb      	strb	r3, [r7, #23]
        break;
 8007530:	e006      	b.n	8007540 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007532:	bf00      	nop
 8007534:	e004      	b.n	8007540 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007536:	bf00      	nop
 8007538:	e002      	b.n	8007540 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800753a:	bf00      	nop
 800753c:	e000      	b.n	8007540 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800753e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10d      	bne.n	8007562 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	f023 0118 	bic.w	r1, r3, #24
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	430a      	orrs	r2, r1
 8007560:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8007562:	7dfb      	ldrb	r3, [r7, #23]
}
 8007564:	4618      	mov	r0, r3
 8007566:	371c      	adds	r7, #28
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d101      	bne.n	8007582 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e08d      	b.n	800769e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	461a      	mov	r2, r3
 8007588:	4b47      	ldr	r3, [pc, #284]	@ (80076a8 <HAL_DMA_Init+0x138>)
 800758a:	429a      	cmp	r2, r3
 800758c:	d80f      	bhi.n	80075ae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	4b45      	ldr	r3, [pc, #276]	@ (80076ac <HAL_DMA_Init+0x13c>)
 8007596:	4413      	add	r3, r2
 8007598:	4a45      	ldr	r2, [pc, #276]	@ (80076b0 <HAL_DMA_Init+0x140>)
 800759a:	fba2 2303 	umull	r2, r3, r2, r3
 800759e:	091b      	lsrs	r3, r3, #4
 80075a0:	009a      	lsls	r2, r3, #2
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a42      	ldr	r2, [pc, #264]	@ (80076b4 <HAL_DMA_Init+0x144>)
 80075aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80075ac:	e00e      	b.n	80075cc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	461a      	mov	r2, r3
 80075b4:	4b40      	ldr	r3, [pc, #256]	@ (80076b8 <HAL_DMA_Init+0x148>)
 80075b6:	4413      	add	r3, r2
 80075b8:	4a3d      	ldr	r2, [pc, #244]	@ (80076b0 <HAL_DMA_Init+0x140>)
 80075ba:	fba2 2303 	umull	r2, r3, r2, r3
 80075be:	091b      	lsrs	r3, r3, #4
 80075c0:	009a      	lsls	r2, r3, #2
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a3c      	ldr	r2, [pc, #240]	@ (80076bc <HAL_DMA_Init+0x14c>)
 80075ca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2202      	movs	r2, #2
 80075d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80075e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80075f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007608:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007610:	68fa      	ldr	r2, [r7, #12]
 8007612:	4313      	orrs	r3, r2
 8007614:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f9b6 	bl	8007990 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800762c:	d102      	bne.n	8007634 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800763c:	b2d2      	uxtb	r2, r2
 800763e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007648:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d010      	beq.n	8007674 <HAL_DMA_Init+0x104>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	2b04      	cmp	r3, #4
 8007658:	d80c      	bhi.n	8007674 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f9d6 	bl	8007a0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007664:	2200      	movs	r2, #0
 8007666:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007670:	605a      	str	r2, [r3, #4]
 8007672:	e008      	b.n	8007686 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40020407 	.word	0x40020407
 80076ac:	bffdfff8 	.word	0xbffdfff8
 80076b0:	cccccccd 	.word	0xcccccccd
 80076b4:	40020000 	.word	0x40020000
 80076b8:	bffdfbf8 	.word	0xbffdfbf8
 80076bc:	40020400 	.word	0x40020400

080076c0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b086      	sub	sp, #24
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
 80076cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076ce:	2300      	movs	r3, #0
 80076d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_DMA_Start_IT+0x20>
 80076dc:	2302      	movs	r3, #2
 80076de:	e066      	b.n	80077ae <HAL_DMA_Start_IT+0xee>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d155      	bne.n	80077a0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 0201 	bic.w	r2, r2, #1
 8007710:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	68b9      	ldr	r1, [r7, #8]
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f000 f8fb 	bl	8007914 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007722:	2b00      	cmp	r3, #0
 8007724:	d008      	beq.n	8007738 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f042 020e 	orr.w	r2, r2, #14
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e00f      	b.n	8007758 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f022 0204 	bic.w	r2, r2, #4
 8007746:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f042 020a 	orr.w	r2, r2, #10
 8007756:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d007      	beq.n	8007776 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007770:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007774:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	2b00      	cmp	r3, #0
 800777c:	d007      	beq.n	800778e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007788:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800778c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f042 0201 	orr.w	r2, r2, #1
 800779c:	601a      	str	r2, [r3, #0]
 800779e:	e005      	b.n	80077ac <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80077a8:	2302      	movs	r3, #2
 80077aa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80077ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3718      	adds	r7, #24
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b084      	sub	sp, #16
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077d2:	f003 031f 	and.w	r3, r3, #31
 80077d6:	2204      	movs	r2, #4
 80077d8:	409a      	lsls	r2, r3
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4013      	ands	r3, r2
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d026      	beq.n	8007830 <HAL_DMA_IRQHandler+0x7a>
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f003 0304 	and.w	r3, r3, #4
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d021      	beq.n	8007830 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 0320 	and.w	r3, r3, #32
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d107      	bne.n	800780a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 0204 	bic.w	r2, r2, #4
 8007808:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800780e:	f003 021f 	and.w	r2, r3, #31
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007816:	2104      	movs	r1, #4
 8007818:	fa01 f202 	lsl.w	r2, r1, r2
 800781c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007822:	2b00      	cmp	r3, #0
 8007824:	d071      	beq.n	800790a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800782e:	e06c      	b.n	800790a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007834:	f003 031f 	and.w	r3, r3, #31
 8007838:	2202      	movs	r2, #2
 800783a:	409a      	lsls	r2, r3
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	4013      	ands	r3, r2
 8007840:	2b00      	cmp	r3, #0
 8007842:	d02e      	beq.n	80078a2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d029      	beq.n	80078a2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0320 	and.w	r3, r3, #32
 8007858:	2b00      	cmp	r3, #0
 800785a:	d10b      	bne.n	8007874 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f022 020a 	bic.w	r2, r2, #10
 800786a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007878:	f003 021f 	and.w	r2, r3, #31
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007880:	2102      	movs	r1, #2
 8007882:	fa01 f202 	lsl.w	r2, r1, r2
 8007886:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d038      	beq.n	800790a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80078a0:	e033      	b.n	800790a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a6:	f003 031f 	and.w	r3, r3, #31
 80078aa:	2208      	movs	r2, #8
 80078ac:	409a      	lsls	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	4013      	ands	r3, r2
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d02a      	beq.n	800790c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	f003 0308 	and.w	r3, r3, #8
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d025      	beq.n	800790c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f022 020e 	bic.w	r2, r2, #14
 80078ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d4:	f003 021f 	and.w	r2, r3, #31
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078dc:	2101      	movs	r1, #1
 80078de:	fa01 f202 	lsl.w	r2, r1, r2
 80078e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d004      	beq.n	800790c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800790a:	bf00      	nop
 800790c:	bf00      	nop
}
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
 8007920:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800792a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007930:	2b00      	cmp	r3, #0
 8007932:	d004      	beq.n	800793e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800793c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007942:	f003 021f 	and.w	r2, r3, #31
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794a:	2101      	movs	r1, #1
 800794c:	fa01 f202 	lsl.w	r2, r1, r2
 8007950:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	2b10      	cmp	r3, #16
 8007960:	d108      	bne.n	8007974 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007972:	e007      	b.n	8007984 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	60da      	str	r2, [r3, #12]
}
 8007984:	bf00      	nop
 8007986:	3714      	adds	r7, #20
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	4b16      	ldr	r3, [pc, #88]	@ (80079f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d802      	bhi.n	80079aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80079a4:	4b15      	ldr	r3, [pc, #84]	@ (80079fc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	e001      	b.n	80079ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80079aa:	4b15      	ldr	r3, [pc, #84]	@ (8007a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80079ac:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	3b08      	subs	r3, #8
 80079ba:	4a12      	ldr	r2, [pc, #72]	@ (8007a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80079bc:	fba2 2303 	umull	r2, r3, r2, r3
 80079c0:	091b      	lsrs	r3, r3, #4
 80079c2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c8:	089b      	lsrs	r3, r3, #2
 80079ca:	009a      	lsls	r2, r3, #2
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	4413      	add	r3, r2
 80079d0:	461a      	mov	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a0b      	ldr	r2, [pc, #44]	@ (8007a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80079da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f003 031f 	and.w	r3, r3, #31
 80079e2:	2201      	movs	r2, #1
 80079e4:	409a      	lsls	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80079ea:	bf00      	nop
 80079ec:	371c      	adds	r7, #28
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	40020407 	.word	0x40020407
 80079fc:	40020800 	.word	0x40020800
 8007a00:	40020820 	.word	0x40020820
 8007a04:	cccccccd 	.word	0xcccccccd
 8007a08:	40020880 	.word	0x40020880

08007a0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007a20:	4413      	add	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	461a      	mov	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a08      	ldr	r2, [pc, #32]	@ (8007a50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007a2e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	3b01      	subs	r3, #1
 8007a34:	f003 031f 	and.w	r3, r3, #31
 8007a38:	2201      	movs	r2, #1
 8007a3a:	409a      	lsls	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007a40:	bf00      	nop
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	1000823f 	.word	0x1000823f
 8007a50:	40020940 	.word	0x40020940

08007a54 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d101      	bne.n	8007a66 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e147      	b.n	8007cf6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d106      	bne.n	8007a80 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f7fd fac0 	bl	8005000 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	699a      	ldr	r2, [r3, #24]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0210 	bic.w	r2, r2, #16
 8007a8e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a90:	f7fd fd5c 	bl	800554c <HAL_GetTick>
 8007a94:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a96:	e012      	b.n	8007abe <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a98:	f7fd fd58 	bl	800554c <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b0a      	cmp	r3, #10
 8007aa4:	d90b      	bls.n	8007abe <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aaa:	f043 0201 	orr.w	r2, r3, #1
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2203      	movs	r2, #3
 8007ab6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e11b      	b.n	8007cf6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b08      	cmp	r3, #8
 8007aca:	d0e5      	beq.n	8007a98 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	699a      	ldr	r2, [r3, #24]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f042 0201 	orr.w	r2, r2, #1
 8007ada:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007adc:	f7fd fd36 	bl	800554c <HAL_GetTick>
 8007ae0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007ae2:	e012      	b.n	8007b0a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007ae4:	f7fd fd32 	bl	800554c <HAL_GetTick>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	2b0a      	cmp	r3, #10
 8007af0:	d90b      	bls.n	8007b0a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007af6:	f043 0201 	orr.w	r2, r3, #1
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2203      	movs	r2, #3
 8007b02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e0f5      	b.n	8007cf6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	f003 0301 	and.w	r3, r3, #1
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d0e5      	beq.n	8007ae4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	699a      	ldr	r2, [r3, #24]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f042 0202 	orr.w	r2, r2, #2
 8007b26:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a74      	ldr	r2, [pc, #464]	@ (8007d00 <HAL_FDCAN_Init+0x2ac>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d103      	bne.n	8007b3a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007b32:	4a74      	ldr	r2, [pc, #464]	@ (8007d04 <HAL_FDCAN_Init+0x2b0>)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	7c1b      	ldrb	r3, [r3, #16]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d108      	bne.n	8007b54 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	699a      	ldr	r2, [r3, #24]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b50:	619a      	str	r2, [r3, #24]
 8007b52:	e007      	b.n	8007b64 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699a      	ldr	r2, [r3, #24]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b62:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	7c5b      	ldrb	r3, [r3, #17]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d108      	bne.n	8007b7e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	699a      	ldr	r2, [r3, #24]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007b7a:	619a      	str	r2, [r3, #24]
 8007b7c:	e007      	b.n	8007b8e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	699a      	ldr	r2, [r3, #24]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b8c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	7c9b      	ldrb	r3, [r3, #18]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d108      	bne.n	8007ba8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	699a      	ldr	r2, [r3, #24]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ba4:	619a      	str	r2, [r3, #24]
 8007ba6:	e007      	b.n	8007bb8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007bb6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	689a      	ldr	r2, [r3, #8]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	430a      	orrs	r2, r1
 8007bcc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	699a      	ldr	r2, [r3, #24]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007bdc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	691a      	ldr	r2, [r3, #16]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f022 0210 	bic.w	r2, r2, #16
 8007bec:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d108      	bne.n	8007c08 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	699a      	ldr	r2, [r3, #24]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f042 0204 	orr.w	r2, r2, #4
 8007c04:	619a      	str	r2, [r3, #24]
 8007c06:	e02c      	b.n	8007c62 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d028      	beq.n	8007c62 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d01c      	beq.n	8007c52 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	699a      	ldr	r2, [r3, #24]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c26:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	691a      	ldr	r2, [r3, #16]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f042 0210 	orr.w	r2, r2, #16
 8007c36:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d110      	bne.n	8007c62 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699a      	ldr	r2, [r3, #24]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0220 	orr.w	r2, r2, #32
 8007c4e:	619a      	str	r2, [r3, #24]
 8007c50:	e007      	b.n	8007c62 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	699a      	ldr	r2, [r3, #24]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f042 0220 	orr.w	r2, r2, #32
 8007c60:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	3b01      	subs	r3, #1
 8007c68:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c72:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007c7a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	695b      	ldr	r3, [r3, #20]
 8007c82:	3b01      	subs	r3, #1
 8007c84:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007c8a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007c8c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c96:	d115      	bne.n	8007cc4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ca6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cac:	3b01      	subs	r3, #1
 8007cae:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007cb0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007cc0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007cc2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	430a      	orrs	r2, r1
 8007cd6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fc12 	bl	8008504 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	40006400 	.word	0x40006400
 8007d04:	40006500 	.word	0x40006500

08007d08 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d18:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d002      	beq.n	8007d26 <HAL_FDCAN_ConfigFilter+0x1e>
 8007d20:	7dfb      	ldrb	r3, [r7, #23]
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	d13d      	bne.n	8007da2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d119      	bne.n	8007d62 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d3a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007d42:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	4413      	add	r3, r2
 8007d58:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	601a      	str	r2, [r3, #0]
 8007d60:	e01d      	b.n	8007d9e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	075a      	lsls	r2, r3, #29
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	079a      	lsls	r2, r3, #30
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	695b      	ldr	r3, [r3, #20]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	00db      	lsls	r3, r3, #3
 8007d88:	4413      	add	r3, r2
 8007d8a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	3304      	adds	r3, #4
 8007d96:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e006      	b.n	8007db0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007da6:	f043 0202 	orr.w	r2, r3, #2
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
  }
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	371c      	adds	r7, #28
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d110      	bne.n	8007df2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	699a      	ldr	r2, [r3, #24]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 0201 	bic.w	r2, r2, #1
 8007de6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8007dee:	2300      	movs	r3, #0
 8007df0:	e006      	b.n	8007e00 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007df6:	f043 0204 	orr.w	r2, r3, #4
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
  }
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b08b      	sub	sp, #44	@ 0x2c
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007e24:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007e26:	7efb      	ldrb	r3, [r7, #27]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	f040 80e8 	bne.w	8007ffe <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	2b40      	cmp	r3, #64	@ 0x40
 8007e32:	d137      	bne.n	8007ea4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e3c:	f003 030f 	and.w	r3, r3, #15
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d107      	bne.n	8007e54 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e0db      	b.n	800800c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e5c:	0e1b      	lsrs	r3, r3, #24
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d10a      	bne.n	8007e7c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e6e:	0a5b      	lsrs	r3, r3, #9
 8007e70:	f003 0301 	and.w	r3, r3, #1
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d101      	bne.n	8007e7c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e84:	0a1b      	lsrs	r3, r3, #8
 8007e86:	f003 0303 	and.w	r3, r3, #3
 8007e8a:	69fa      	ldr	r2, [r7, #28]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	4613      	mov	r3, r2
 8007e98:	00db      	lsls	r3, r3, #3
 8007e9a:	4413      	add	r3, r2
 8007e9c:	00db      	lsls	r3, r3, #3
 8007e9e:	440b      	add	r3, r1
 8007ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea2:	e036      	b.n	8007f12 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007eac:	f003 030f 	and.w	r3, r3, #15
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d107      	bne.n	8007ec4 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e0a3      	b.n	800800c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ecc:	0e1b      	lsrs	r3, r3, #24
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d10a      	bne.n	8007eec <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ede:	0a1b      	lsrs	r3, r3, #8
 8007ee0:	f003 0301 	and.w	r3, r3, #1
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d101      	bne.n	8007eec <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ef4:	0a1b      	lsrs	r3, r3, #8
 8007ef6:	f003 0303 	and.w	r3, r3, #3
 8007efa:	69fa      	ldr	r2, [r7, #28]
 8007efc:	4413      	add	r3, r2
 8007efe:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007f04:	69fa      	ldr	r2, [r7, #28]
 8007f06:	4613      	mov	r3, r2
 8007f08:	00db      	lsls	r3, r3, #3
 8007f0a:	4413      	add	r3, r2
 8007f0c:	00db      	lsls	r3, r3, #3
 8007f0e:	440b      	add	r3, r1
 8007f10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d107      	bne.n	8007f36 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	0c9b      	lsrs	r3, r3, #18
 8007f2c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	601a      	str	r2, [r3, #0]
 8007f34:	e005      	b.n	8007f42 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	0c1b      	lsrs	r3, r3, #16
 8007f70:	f003 020f 	and.w	r2, r3, #15
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	0e1b      	lsrs	r3, r3, #24
 8007f96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	0fda      	lsrs	r2, r3, #31
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007faa:	3304      	adds	r3, #4
 8007fac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb0:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	623b      	str	r3, [r7, #32]
 8007fb6:	e00a      	b.n	8007fce <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	441a      	add	r2, r3
 8007fbe:	6839      	ldr	r1, [r7, #0]
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	440b      	add	r3, r1
 8007fc4:	7812      	ldrb	r2, [r2, #0]
 8007fc6:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	623b      	str	r3, [r7, #32]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	4a11      	ldr	r2, [pc, #68]	@ (8008018 <HAL_FDCAN_GetRxMessage+0x20c>)
 8007fd4:	5cd3      	ldrb	r3, [r2, r3]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d3ec      	bcc.n	8007fb8 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b40      	cmp	r3, #64	@ 0x40
 8007fe2:	d105      	bne.n	8007ff0 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	69fa      	ldr	r2, [r7, #28]
 8007fea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8007fee:	e004      	b.n	8007ffa <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	69fa      	ldr	r2, [r7, #28]
 8007ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	e006      	b.n	800800c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008002:	f043 0208 	orr.w	r2, r3, #8
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800800a:	2301      	movs	r3, #1
  }
}
 800800c:	4618      	mov	r0, r3
 800800e:	372c      	adds	r7, #44	@ 0x2c
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	0800cf44 	.word	0x0800cf44

0800801c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800801c:	b480      	push	{r7}
 800801e:	b087      	sub	sp, #28
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800802e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8008030:	7dfb      	ldrb	r3, [r7, #23]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d003      	beq.n	800803e <HAL_FDCAN_ActivateNotification+0x22>
 8008036:	7dfb      	ldrb	r3, [r7, #23]
 8008038:	2b02      	cmp	r3, #2
 800803a:	f040 80c8 	bne.w	80081ce <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008044:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	2b00      	cmp	r3, #0
 800804e:	d004      	beq.n	800805a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d03b      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8008060:	2b00      	cmp	r3, #0
 8008062:	d004      	beq.n	800806e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	f003 0302 	and.w	r3, r3, #2
 800806a:	2b00      	cmp	r3, #0
 800806c:	d031      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8008074:	2b00      	cmp	r3, #0
 8008076:	d004      	beq.n	8008082 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	f003 0304 	and.w	r3, r3, #4
 800807e:	2b00      	cmp	r3, #0
 8008080:	d027      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8008088:	2b00      	cmp	r3, #0
 800808a:	d004      	beq.n	8008096 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	f003 0308 	and.w	r3, r3, #8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d01d      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800809c:	2b00      	cmp	r3, #0
 800809e:	d004      	beq.n	80080aa <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	f003 0310 	and.w	r3, r3, #16
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d013      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d004      	beq.n	80080be <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	f003 0320 	and.w	r3, r3, #32
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d009      	beq.n	80080d2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00c      	beq.n	80080e2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d107      	bne.n	80080e2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f042 0201 	orr.w	r2, r2, #1
 80080e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	f003 0307 	and.w	r3, r3, #7
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d004      	beq.n	80080f6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	f003 0301 	and.w	r3, r3, #1
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d13b      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d004      	beq.n	800810a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	f003 0302 	and.w	r3, r3, #2
 8008106:	2b00      	cmp	r3, #0
 8008108:	d131      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8008110:	2b00      	cmp	r3, #0
 8008112:	d004      	beq.n	800811e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	f003 0304 	and.w	r3, r3, #4
 800811a:	2b00      	cmp	r3, #0
 800811c:	d127      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008124:	2b00      	cmp	r3, #0
 8008126:	d004      	beq.n	8008132 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	f003 0308 	and.w	r3, r3, #8
 800812e:	2b00      	cmp	r3, #0
 8008130:	d11d      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008138:	2b00      	cmp	r3, #0
 800813a:	d004      	beq.n	8008146 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	f003 0310 	and.w	r3, r3, #16
 8008142:	2b00      	cmp	r3, #0
 8008144:	d113      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800814c:	2b00      	cmp	r3, #0
 800814e:	d004      	beq.n	800815a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	f003 0320 	and.w	r3, r3, #32
 8008156:	2b00      	cmp	r3, #0
 8008158:	d109      	bne.n	800816e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00c      	beq.n	800817e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800816a:	2b00      	cmp	r3, #0
 800816c:	d007      	beq.n	800817e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f042 0202 	orr.w	r2, r2, #2
 800817c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008184:	2b00      	cmp	r3, #0
 8008186:	d009      	beq.n	800819c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	430a      	orrs	r2, r1
 8008198:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d009      	beq.n	80081ba <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	430a      	orrs	r2, r1
 80081b6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	430a      	orrs	r2, r1
 80081c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	e006      	b.n	80081dc <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081d2:	f043 0202 	orr.w	r2, r3, #2
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
  }
}
 80081dc:	4618      	mov	r0, r3
 80081de:	371c      	adds	r7, #28
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08c      	sub	sp, #48	@ 0x30
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081f6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80081fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008204:	4013      	ands	r3, r2
 8008206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800820e:	f003 0307 	and.w	r3, r3, #7
 8008212:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800821c:	4013      	ands	r3, r2
 800821e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008234:	4013      	ands	r3, r2
 8008236:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800823e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8008242:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800824a:	6a3a      	ldr	r2, [r7, #32]
 800824c:	4013      	ands	r3, r2
 800824e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008256:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800825a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008262:	69fa      	ldr	r2, [r7, #28]
 8008264:	4013      	ands	r3, r2
 8008266:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008276:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00b      	beq.n	800829a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008288:	2b00      	cmp	r3, #0
 800828a:	d006      	beq.n	800829a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2240      	movs	r2, #64	@ 0x40
 8008292:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f916 	bl	80084c6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d019      	beq.n	80082d8 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d014      	beq.n	80082d8 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80082b6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	4013      	ands	r3, r2
 80082c4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082ce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80082d0:	6939      	ldr	r1, [r7, #16]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f8d8 	bl	8008488 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80082d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d007      	beq.n	80082ee <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082e4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80082e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f8a2 	bl	8008432 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80082ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d007      	beq.n	8008304 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082fa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80082fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7fb fefa 	bl	80040f8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	2b00      	cmp	r3, #0
 8008308:	d007      	beq.n	800831a <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008310:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8008312:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 f897 	bl	8008448 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00c      	beq.n	800833e <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8008324:	69bb      	ldr	r3, [r7, #24]
 8008326:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800832a:	2b00      	cmp	r3, #0
 800832c:	d007      	beq.n	800833e <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008336:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 f890 	bl	800845e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008344:	2b00      	cmp	r3, #0
 8008346:	d018      	beq.n	800837a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800834e:	2b00      	cmp	r3, #0
 8008350:	d013      	beq.n	800837a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800835a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	4013      	ands	r3, r2
 8008368:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2280      	movs	r2, #128	@ 0x80
 8008370:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008372:	68f9      	ldr	r1, [r7, #12]
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f87c 	bl	8008472 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00c      	beq.n	800839e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d007      	beq.n	800839e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008396:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f880 	bl	800849e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00c      	beq.n	80083c2 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d007      	beq.n	80083c2 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80083ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f878 	bl	80084b2 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00f      	beq.n	80083ec <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00a      	beq.n	80083ec <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80083de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d007      	beq.n	8008402 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80083fa:	69f9      	ldr	r1, [r7, #28]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f876 	bl	80084ee <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d009      	beq.n	800841c <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6a3a      	ldr	r2, [r7, #32]
 800840e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008414:	6a3b      	ldr	r3, [r7, #32]
 8008416:	431a      	orrs	r2, r3
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f858 	bl	80084da <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800842a:	bf00      	nop
 800842c:	3730      	adds	r7, #48	@ 0x30
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}

08008432 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8008432:	b480      	push	{r7}
 8008434:	b083      	sub	sp, #12
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
 800843a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800843c:	bf00      	nop
 800843e:	370c      	adds	r7, #12
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8008452:	bf00      	nop
 8008454:	370c      	adds	r7, #12
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800845e:	b480      	push	{r7}
 8008460:	b083      	sub	sp, #12
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8008466:	bf00      	nop
 8008468:	370c      	adds	r7, #12
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr

08008472 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008472:	b480      	push	{r7}
 8008474:	b083      	sub	sp, #12
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
 800847a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8008492:	bf00      	nop
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80084a6:	bf00      	nop
 80084a8:	370c      	adds	r7, #12
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80084b2:	b480      	push	{r7}
 80084b4:	b083      	sub	sp, #12
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b083      	sub	sp, #12
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80084ce:	bf00      	nop
 80084d0:	370c      	adds	r7, #12
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80084da:	b480      	push	{r7}
 80084dc:	b083      	sub	sp, #12
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80084e2:	bf00      	nop
 80084e4:	370c      	adds	r7, #12
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr

080084ee <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80084ee:	b480      	push	{r7}
 80084f0:	b083      	sub	sp, #12
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
 80084f6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800850c:	4b2c      	ldr	r3, [pc, #176]	@ (80085c0 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 800850e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a2b      	ldr	r2, [pc, #172]	@ (80085c4 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d103      	bne.n	8008522 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008520:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008530:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008538:	041a      	lsls	r2, r3, #16
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	430a      	orrs	r2, r1
 8008540:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008556:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855e:	061a      	lsls	r2, r3, #24
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	430a      	orrs	r2, r1
 8008566:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	60fb      	str	r3, [r7, #12]
 8008596:	e005      	b.n	80085a4 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	3304      	adds	r3, #4
 80085a2:	60fb      	str	r3, [r7, #12]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d3f3      	bcc.n	8008598 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 80085b0:	bf00      	nop
 80085b2:	bf00      	nop
 80085b4:	3714      	adds	r7, #20
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	4000a400 	.word	0x4000a400
 80085c4:	40006800 	.word	0x40006800

080085c8 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d101      	bne.n	80085da <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e033      	b.n	8008642 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d106      	bne.n	80085f4 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f7fc fd68 	bl	80050c4 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 f854 	bl	80086a8 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 f822 	bl	800864a <FMAC_Reset>
 8008606:	4603      	mov	r3, r0
 8008608:	2b01      	cmp	r3, #1
 800860a:	d10c      	bne.n	8008626 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008610:	f043 0210 	orr.w	r2, r3, #16
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	22a0      	movs	r2, #160	@ 0xa0
 800861c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	73fb      	strb	r3, [r7, #15]
 8008624:	e008      	b.n	8008638 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2220      	movs	r2, #32
 8008630:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 8008634:	2300      	movs	r3, #0
 8008636:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8008640:	7bfb      	ldrb	r3, [r7, #15]
}
 8008642:	4618      	mov	r0, r3
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b084      	sub	sp, #16
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008652:	f7fc ff7b 	bl	800554c <HAL_GetTick>
 8008656:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	691a      	ldr	r2, [r3, #16]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008666:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8008668:	e00f      	b.n	800868a <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 800866a:	f7fc ff6f 	bl	800554c <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008678:	d907      	bls.n	800868a <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800867e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e00a      	b.n	80086a0 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1e8      	bne.n	800866a <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f807 	bl	80086c4 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f81b 	bl	80086f2 <FMAC_ResetOutputStateAndDataPointers>
}
 80086bc:	bf00      	nop
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2220      	movs	r2, #32
 80086e2:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 80086e6:	bf00      	nop
 80086e8:	370c      	adds	r7, #12
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr

080086f2 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b083      	sub	sp, #12
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2200      	movs	r2, #0
 800870a:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2220      	movs	r2, #32
 8008710:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 8008714:	bf00      	nop
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008720:	b480      	push	{r7}
 8008722:	b087      	sub	sp, #28
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800872a:	2300      	movs	r3, #0
 800872c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800872e:	e15a      	b.n	80089e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	2101      	movs	r1, #1
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	fa01 f303 	lsl.w	r3, r1, r3
 800873c:	4013      	ands	r3, r2
 800873e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2b00      	cmp	r3, #0
 8008744:	f000 814c 	beq.w	80089e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	f003 0303 	and.w	r3, r3, #3
 8008750:	2b01      	cmp	r3, #1
 8008752:	d005      	beq.n	8008760 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800875c:	2b02      	cmp	r3, #2
 800875e:	d130      	bne.n	80087c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	005b      	lsls	r3, r3, #1
 800876a:	2203      	movs	r2, #3
 800876c:	fa02 f303 	lsl.w	r3, r2, r3
 8008770:	43db      	mvns	r3, r3
 8008772:	693a      	ldr	r2, [r7, #16]
 8008774:	4013      	ands	r3, r2
 8008776:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	68da      	ldr	r2, [r3, #12]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	005b      	lsls	r3, r3, #1
 8008780:	fa02 f303 	lsl.w	r3, r2, r3
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	4313      	orrs	r3, r2
 8008788:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	693a      	ldr	r2, [r7, #16]
 800878e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008796:	2201      	movs	r2, #1
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	fa02 f303 	lsl.w	r3, r2, r3
 800879e:	43db      	mvns	r3, r3
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	4013      	ands	r3, r2
 80087a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	091b      	lsrs	r3, r3, #4
 80087ac:	f003 0201 	and.w	r2, r3, #1
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	fa02 f303 	lsl.w	r3, r2, r3
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	693a      	ldr	r2, [r7, #16]
 80087c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f003 0303 	and.w	r3, r3, #3
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d017      	beq.n	80087fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	005b      	lsls	r3, r3, #1
 80087d8:	2203      	movs	r2, #3
 80087da:	fa02 f303 	lsl.w	r3, r2, r3
 80087de:	43db      	mvns	r3, r3
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	4013      	ands	r3, r2
 80087e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	689a      	ldr	r2, [r3, #8]
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	fa02 f303 	lsl.w	r3, r2, r3
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	693a      	ldr	r2, [r7, #16]
 80087fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	f003 0303 	and.w	r3, r3, #3
 8008806:	2b02      	cmp	r3, #2
 8008808:	d123      	bne.n	8008852 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	08da      	lsrs	r2, r3, #3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	3208      	adds	r2, #8
 8008812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008816:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	f003 0307 	and.w	r3, r3, #7
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	220f      	movs	r2, #15
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	43db      	mvns	r3, r3
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4013      	ands	r3, r2
 800882c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	691a      	ldr	r2, [r3, #16]
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	f003 0307 	and.w	r3, r3, #7
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	fa02 f303 	lsl.w	r3, r2, r3
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	4313      	orrs	r3, r2
 8008842:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	08da      	lsrs	r2, r3, #3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	3208      	adds	r2, #8
 800884c:	6939      	ldr	r1, [r7, #16]
 800884e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	005b      	lsls	r3, r3, #1
 800885c:	2203      	movs	r2, #3
 800885e:	fa02 f303 	lsl.w	r3, r2, r3
 8008862:	43db      	mvns	r3, r3
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	4013      	ands	r3, r2
 8008868:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	f003 0203 	and.w	r2, r3, #3
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	005b      	lsls	r3, r3, #1
 8008876:	fa02 f303 	lsl.w	r3, r2, r3
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	4313      	orrs	r3, r2
 800887e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	693a      	ldr	r2, [r7, #16]
 8008884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 80a6 	beq.w	80089e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008894:	4b5b      	ldr	r3, [pc, #364]	@ (8008a04 <HAL_GPIO_Init+0x2e4>)
 8008896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008898:	4a5a      	ldr	r2, [pc, #360]	@ (8008a04 <HAL_GPIO_Init+0x2e4>)
 800889a:	f043 0301 	orr.w	r3, r3, #1
 800889e:	6613      	str	r3, [r2, #96]	@ 0x60
 80088a0:	4b58      	ldr	r3, [pc, #352]	@ (8008a04 <HAL_GPIO_Init+0x2e4>)
 80088a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088a4:	f003 0301 	and.w	r3, r3, #1
 80088a8:	60bb      	str	r3, [r7, #8]
 80088aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80088ac:	4a56      	ldr	r2, [pc, #344]	@ (8008a08 <HAL_GPIO_Init+0x2e8>)
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	089b      	lsrs	r3, r3, #2
 80088b2:	3302      	adds	r3, #2
 80088b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	f003 0303 	and.w	r3, r3, #3
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	220f      	movs	r2, #15
 80088c4:	fa02 f303 	lsl.w	r3, r2, r3
 80088c8:	43db      	mvns	r3, r3
 80088ca:	693a      	ldr	r2, [r7, #16]
 80088cc:	4013      	ands	r3, r2
 80088ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80088d6:	d01f      	beq.n	8008918 <HAL_GPIO_Init+0x1f8>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4a4c      	ldr	r2, [pc, #304]	@ (8008a0c <HAL_GPIO_Init+0x2ec>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d019      	beq.n	8008914 <HAL_GPIO_Init+0x1f4>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a4b      	ldr	r2, [pc, #300]	@ (8008a10 <HAL_GPIO_Init+0x2f0>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d013      	beq.n	8008910 <HAL_GPIO_Init+0x1f0>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a4a      	ldr	r2, [pc, #296]	@ (8008a14 <HAL_GPIO_Init+0x2f4>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d00d      	beq.n	800890c <HAL_GPIO_Init+0x1ec>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a49      	ldr	r2, [pc, #292]	@ (8008a18 <HAL_GPIO_Init+0x2f8>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d007      	beq.n	8008908 <HAL_GPIO_Init+0x1e8>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a48      	ldr	r2, [pc, #288]	@ (8008a1c <HAL_GPIO_Init+0x2fc>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d101      	bne.n	8008904 <HAL_GPIO_Init+0x1e4>
 8008900:	2305      	movs	r3, #5
 8008902:	e00a      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 8008904:	2306      	movs	r3, #6
 8008906:	e008      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 8008908:	2304      	movs	r3, #4
 800890a:	e006      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 800890c:	2303      	movs	r3, #3
 800890e:	e004      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 8008910:	2302      	movs	r3, #2
 8008912:	e002      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 8008914:	2301      	movs	r3, #1
 8008916:	e000      	b.n	800891a <HAL_GPIO_Init+0x1fa>
 8008918:	2300      	movs	r3, #0
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	f002 0203 	and.w	r2, r2, #3
 8008920:	0092      	lsls	r2, r2, #2
 8008922:	4093      	lsls	r3, r2
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	4313      	orrs	r3, r2
 8008928:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800892a:	4937      	ldr	r1, [pc, #220]	@ (8008a08 <HAL_GPIO_Init+0x2e8>)
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	089b      	lsrs	r3, r3, #2
 8008930:	3302      	adds	r3, #2
 8008932:	693a      	ldr	r2, [r7, #16]
 8008934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008938:	4b39      	ldr	r3, [pc, #228]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	43db      	mvns	r3, r3
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	4013      	ands	r3, r2
 8008946:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008950:	2b00      	cmp	r3, #0
 8008952:	d003      	beq.n	800895c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4313      	orrs	r3, r2
 800895a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800895c:	4a30      	ldr	r2, [pc, #192]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008962:	4b2f      	ldr	r3, [pc, #188]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	43db      	mvns	r3, r3
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	4013      	ands	r3, r2
 8008970:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d003      	beq.n	8008986 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800897e:	693a      	ldr	r2, [r7, #16]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4313      	orrs	r3, r2
 8008984:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008986:	4a26      	ldr	r2, [pc, #152]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800898c:	4b24      	ldr	r3, [pc, #144]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	43db      	mvns	r3, r3
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4013      	ands	r3, r2
 800899a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d003      	beq.n	80089b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80089b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80089b6:	4b1a      	ldr	r3, [pc, #104]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	43db      	mvns	r3, r3
 80089c0:	693a      	ldr	r2, [r7, #16]
 80089c2:	4013      	ands	r3, r2
 80089c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d003      	beq.n	80089da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80089da:	4a11      	ldr	r2, [pc, #68]	@ (8008a20 <HAL_GPIO_Init+0x300>)
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	3301      	adds	r3, #1
 80089e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	fa22 f303 	lsr.w	r3, r2, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f47f ae9d 	bne.w	8008730 <HAL_GPIO_Init+0x10>
  }
}
 80089f6:	bf00      	nop
 80089f8:	bf00      	nop
 80089fa:	371c      	adds	r7, #28
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr
 8008a04:	40021000 	.word	0x40021000
 8008a08:	40010000 	.word	0x40010000
 8008a0c:	48000400 	.word	0x48000400
 8008a10:	48000800 	.word	0x48000800
 8008a14:	48000c00 	.word	0x48000c00
 8008a18:	48001000 	.word	0x48001000
 8008a1c:	48001400 	.word	0x48001400
 8008a20:	40010400 	.word	0x40010400

08008a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	807b      	strh	r3, [r7, #2]
 8008a30:	4613      	mov	r3, r2
 8008a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008a34:	787b      	ldrb	r3, [r7, #1]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d003      	beq.n	8008a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a3a:	887a      	ldrh	r2, [r7, #2]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a40:	e002      	b.n	8008a48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a42:	887a      	ldrh	r2, [r7, #2]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b085      	sub	sp, #20
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d141      	bne.n	8008ae6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a62:	4b4b      	ldr	r3, [pc, #300]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a6e:	d131      	bne.n	8008ad4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a70:	4b47      	ldr	r3, [pc, #284]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a76:	4a46      	ldr	r2, [pc, #280]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008a80:	4b43      	ldr	r3, [pc, #268]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008a88:	4a41      	ldr	r2, [pc, #260]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008a90:	4b40      	ldr	r3, [pc, #256]	@ (8008b94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2232      	movs	r2, #50	@ 0x32
 8008a96:	fb02 f303 	mul.w	r3, r2, r3
 8008a9a:	4a3f      	ldr	r2, [pc, #252]	@ (8008b98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008aa0:	0c9b      	lsrs	r3, r3, #18
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008aa6:	e002      	b.n	8008aae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008aae:	4b38      	ldr	r3, [pc, #224]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aba:	d102      	bne.n	8008ac2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1f2      	bne.n	8008aa8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ac2:	4b33      	ldr	r3, [pc, #204]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ace:	d158      	bne.n	8008b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e057      	b.n	8008b84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ada:	4a2d      	ldr	r2, [pc, #180]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ae0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008ae4:	e04d      	b.n	8008b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008aec:	d141      	bne.n	8008b72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008aee:	4b28      	ldr	r3, [pc, #160]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008afa:	d131      	bne.n	8008b60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008afc:	4b24      	ldr	r3, [pc, #144]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b02:	4a23      	ldr	r2, [pc, #140]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008b0c:	4b20      	ldr	r3, [pc, #128]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008b14:	4a1e      	ldr	r2, [pc, #120]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2232      	movs	r2, #50	@ 0x32
 8008b22:	fb02 f303 	mul.w	r3, r2, r3
 8008b26:	4a1c      	ldr	r2, [pc, #112]	@ (8008b98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008b28:	fba2 2303 	umull	r2, r3, r2, r3
 8008b2c:	0c9b      	lsrs	r3, r3, #18
 8008b2e:	3301      	adds	r3, #1
 8008b30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b32:	e002      	b.n	8008b3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	3b01      	subs	r3, #1
 8008b38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b3a:	4b15      	ldr	r3, [pc, #84]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b46:	d102      	bne.n	8008b4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1f2      	bne.n	8008b34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008b4e:	4b10      	ldr	r3, [pc, #64]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b5a:	d112      	bne.n	8008b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	e011      	b.n	8008b84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b60:	4b0b      	ldr	r3, [pc, #44]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b66:	4a0a      	ldr	r2, [pc, #40]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008b70:	e007      	b.n	8008b82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b72:	4b07      	ldr	r3, [pc, #28]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008b7a:	4a05      	ldr	r2, [pc, #20]	@ (8008b90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3714      	adds	r7, #20
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	40007000 	.word	0x40007000
 8008b94:	200000f4 	.word	0x200000f4
 8008b98:	431bde83 	.word	0x431bde83

08008b9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	4a04      	ldr	r2, [pc, #16]	@ (8008bb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008ba6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008baa:	6093      	str	r3, [r2, #8]
}
 8008bac:	bf00      	nop
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	40007000 	.word	0x40007000

08008bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b088      	sub	sp, #32
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e2fe      	b.n	80091cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f003 0301 	and.w	r3, r3, #1
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d075      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bda:	4b97      	ldr	r3, [pc, #604]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	f003 030c 	and.w	r3, r3, #12
 8008be2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008be4:	4b94      	ldr	r3, [pc, #592]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f003 0303 	and.w	r3, r3, #3
 8008bec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	2b0c      	cmp	r3, #12
 8008bf2:	d102      	bne.n	8008bfa <HAL_RCC_OscConfig+0x3e>
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d002      	beq.n	8008c00 <HAL_RCC_OscConfig+0x44>
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d10b      	bne.n	8008c18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c00:	4b8d      	ldr	r3, [pc, #564]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d05b      	beq.n	8008cc4 <HAL_RCC_OscConfig+0x108>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d157      	bne.n	8008cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e2d9      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c20:	d106      	bne.n	8008c30 <HAL_RCC_OscConfig+0x74>
 8008c22:	4b85      	ldr	r3, [pc, #532]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a84      	ldr	r2, [pc, #528]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c2c:	6013      	str	r3, [r2, #0]
 8008c2e:	e01d      	b.n	8008c6c <HAL_RCC_OscConfig+0xb0>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c38:	d10c      	bne.n	8008c54 <HAL_RCC_OscConfig+0x98>
 8008c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008c44:	6013      	str	r3, [r2, #0]
 8008c46:	4b7c      	ldr	r3, [pc, #496]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a7b      	ldr	r2, [pc, #492]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e00b      	b.n	8008c6c <HAL_RCC_OscConfig+0xb0>
 8008c54:	4b78      	ldr	r3, [pc, #480]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a77      	ldr	r2, [pc, #476]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	4b75      	ldr	r3, [pc, #468]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a74      	ldr	r2, [pc, #464]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d013      	beq.n	8008c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c74:	f7fc fc6a 	bl	800554c <HAL_GetTick>
 8008c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c7a:	e008      	b.n	8008c8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c7c:	f7fc fc66 	bl	800554c <HAL_GetTick>
 8008c80:	4602      	mov	r2, r0
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	1ad3      	subs	r3, r2, r3
 8008c86:	2b64      	cmp	r3, #100	@ 0x64
 8008c88:	d901      	bls.n	8008c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008c8a:	2303      	movs	r3, #3
 8008c8c:	e29e      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c8e:	4b6a      	ldr	r3, [pc, #424]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d0f0      	beq.n	8008c7c <HAL_RCC_OscConfig+0xc0>
 8008c9a:	e014      	b.n	8008cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c9c:	f7fc fc56 	bl	800554c <HAL_GetTick>
 8008ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ca2:	e008      	b.n	8008cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ca4:	f7fc fc52 	bl	800554c <HAL_GetTick>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	1ad3      	subs	r3, r2, r3
 8008cae:	2b64      	cmp	r3, #100	@ 0x64
 8008cb0:	d901      	bls.n	8008cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e28a      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008cb6:	4b60      	ldr	r3, [pc, #384]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1f0      	bne.n	8008ca4 <HAL_RCC_OscConfig+0xe8>
 8008cc2:	e000      	b.n	8008cc6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 0302 	and.w	r3, r3, #2
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d075      	beq.n	8008dbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cd2:	4b59      	ldr	r3, [pc, #356]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	f003 030c 	and.w	r3, r3, #12
 8008cda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008cdc:	4b56      	ldr	r3, [pc, #344]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	f003 0303 	and.w	r3, r3, #3
 8008ce4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	2b0c      	cmp	r3, #12
 8008cea:	d102      	bne.n	8008cf2 <HAL_RCC_OscConfig+0x136>
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d002      	beq.n	8008cf8 <HAL_RCC_OscConfig+0x13c>
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	2b04      	cmp	r3, #4
 8008cf6:	d11f      	bne.n	8008d38 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008cf8:	4b4f      	ldr	r3, [pc, #316]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d005      	beq.n	8008d10 <HAL_RCC_OscConfig+0x154>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d101      	bne.n	8008d10 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e25d      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d10:	4b49      	ldr	r3, [pc, #292]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	061b      	lsls	r3, r3, #24
 8008d1e:	4946      	ldr	r1, [pc, #280]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d20:	4313      	orrs	r3, r2
 8008d22:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008d24:	4b45      	ldr	r3, [pc, #276]	@ (8008e3c <HAL_RCC_OscConfig+0x280>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fc fbc3 	bl	80054b4 <HAL_InitTick>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d043      	beq.n	8008dbc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e249      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d023      	beq.n	8008d88 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d40:	4b3d      	ldr	r3, [pc, #244]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a3c      	ldr	r2, [pc, #240]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d4c:	f7fc fbfe 	bl	800554c <HAL_GetTick>
 8008d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d52:	e008      	b.n	8008d66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d54:	f7fc fbfa 	bl	800554c <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d901      	bls.n	8008d66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e232      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d66:	4b34      	ldr	r3, [pc, #208]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d0f0      	beq.n	8008d54 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d72:	4b31      	ldr	r3, [pc, #196]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	061b      	lsls	r3, r3, #24
 8008d80:	492d      	ldr	r1, [pc, #180]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d82:	4313      	orrs	r3, r2
 8008d84:	604b      	str	r3, [r1, #4]
 8008d86:	e01a      	b.n	8008dbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d88:	4b2b      	ldr	r3, [pc, #172]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a2a      	ldr	r2, [pc, #168]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008d8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d94:	f7fc fbda 	bl	800554c <HAL_GetTick>
 8008d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d9a:	e008      	b.n	8008dae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d9c:	f7fc fbd6 	bl	800554c <HAL_GetTick>
 8008da0:	4602      	mov	r2, r0
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d901      	bls.n	8008dae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e20e      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008dae:	4b22      	ldr	r3, [pc, #136]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1f0      	bne.n	8008d9c <HAL_RCC_OscConfig+0x1e0>
 8008dba:	e000      	b.n	8008dbe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008dbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0308 	and.w	r3, r3, #8
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d041      	beq.n	8008e4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d01c      	beq.n	8008e0c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008dd2:	4b19      	ldr	r3, [pc, #100]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008dd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008dd8:	4a17      	ldr	r2, [pc, #92]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008dda:	f043 0301 	orr.w	r3, r3, #1
 8008dde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008de2:	f7fc fbb3 	bl	800554c <HAL_GetTick>
 8008de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008de8:	e008      	b.n	8008dfc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008dea:	f7fc fbaf 	bl	800554c <HAL_GetTick>
 8008dee:	4602      	mov	r2, r0
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	1ad3      	subs	r3, r2, r3
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d901      	bls.n	8008dfc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	e1e7      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e02:	f003 0302 	and.w	r3, r3, #2
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0ef      	beq.n	8008dea <HAL_RCC_OscConfig+0x22e>
 8008e0a:	e020      	b.n	8008e4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e12:	4a09      	ldr	r2, [pc, #36]	@ (8008e38 <HAL_RCC_OscConfig+0x27c>)
 8008e14:	f023 0301 	bic.w	r3, r3, #1
 8008e18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e1c:	f7fc fb96 	bl	800554c <HAL_GetTick>
 8008e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e22:	e00d      	b.n	8008e40 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e24:	f7fc fb92 	bl	800554c <HAL_GetTick>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d906      	bls.n	8008e40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e1ca      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
 8008e36:	bf00      	nop
 8008e38:	40021000 	.word	0x40021000
 8008e3c:	200000f8 	.word	0x200000f8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e40:	4b8c      	ldr	r3, [pc, #560]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e46:	f003 0302 	and.w	r3, r3, #2
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1ea      	bne.n	8008e24 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 0304 	and.w	r3, r3, #4
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	f000 80a6 	beq.w	8008fa8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008e60:	4b84      	ldr	r3, [pc, #528]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d101      	bne.n	8008e70 <HAL_RCC_OscConfig+0x2b4>
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e000      	b.n	8008e72 <HAL_RCC_OscConfig+0x2b6>
 8008e70:	2300      	movs	r3, #0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00d      	beq.n	8008e92 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e76:	4b7f      	ldr	r3, [pc, #508]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e82:	4b7c      	ldr	r3, [pc, #496]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e92:	4b79      	ldr	r3, [pc, #484]	@ (8009078 <HAL_RCC_OscConfig+0x4bc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d118      	bne.n	8008ed0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e9e:	4b76      	ldr	r3, [pc, #472]	@ (8009078 <HAL_RCC_OscConfig+0x4bc>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a75      	ldr	r2, [pc, #468]	@ (8009078 <HAL_RCC_OscConfig+0x4bc>)
 8008ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008eaa:	f7fc fb4f 	bl	800554c <HAL_GetTick>
 8008eae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008eb0:	e008      	b.n	8008ec4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008eb2:	f7fc fb4b 	bl	800554c <HAL_GetTick>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	2b02      	cmp	r3, #2
 8008ebe:	d901      	bls.n	8008ec4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008ec0:	2303      	movs	r3, #3
 8008ec2:	e183      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ec4:	4b6c      	ldr	r3, [pc, #432]	@ (8009078 <HAL_RCC_OscConfig+0x4bc>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d0f0      	beq.n	8008eb2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d108      	bne.n	8008eea <HAL_RCC_OscConfig+0x32e>
 8008ed8:	4b66      	ldr	r3, [pc, #408]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ede:	4a65      	ldr	r2, [pc, #404]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008ee0:	f043 0301 	orr.w	r3, r3, #1
 8008ee4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ee8:	e024      	b.n	8008f34 <HAL_RCC_OscConfig+0x378>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	2b05      	cmp	r3, #5
 8008ef0:	d110      	bne.n	8008f14 <HAL_RCC_OscConfig+0x358>
 8008ef2:	4b60      	ldr	r3, [pc, #384]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008efa:	f043 0304 	orr.w	r3, r3, #4
 8008efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008f02:	4b5c      	ldr	r3, [pc, #368]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f08:	4a5a      	ldr	r2, [pc, #360]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f0a:	f043 0301 	orr.w	r3, r3, #1
 8008f0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008f12:	e00f      	b.n	8008f34 <HAL_RCC_OscConfig+0x378>
 8008f14:	4b57      	ldr	r3, [pc, #348]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f1a:	4a56      	ldr	r2, [pc, #344]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f1c:	f023 0301 	bic.w	r3, r3, #1
 8008f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008f24:	4b53      	ldr	r3, [pc, #332]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f2a:	4a52      	ldr	r2, [pc, #328]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f2c:	f023 0304 	bic.w	r3, r3, #4
 8008f30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d016      	beq.n	8008f6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f3c:	f7fc fb06 	bl	800554c <HAL_GetTick>
 8008f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f42:	e00a      	b.n	8008f5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f44:	f7fc fb02 	bl	800554c <HAL_GetTick>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	1ad3      	subs	r3, r2, r3
 8008f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d901      	bls.n	8008f5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e138      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f5a:	4b46      	ldr	r3, [pc, #280]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f60:	f003 0302 	and.w	r3, r3, #2
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d0ed      	beq.n	8008f44 <HAL_RCC_OscConfig+0x388>
 8008f68:	e015      	b.n	8008f96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f6a:	f7fc faef 	bl	800554c <HAL_GetTick>
 8008f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f70:	e00a      	b.n	8008f88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f72:	f7fc faeb 	bl	800554c <HAL_GetTick>
 8008f76:	4602      	mov	r2, r0
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d901      	bls.n	8008f88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e121      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f88:	4b3a      	ldr	r3, [pc, #232]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f8e:	f003 0302 	and.w	r3, r3, #2
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1ed      	bne.n	8008f72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008f96:	7ffb      	ldrb	r3, [r7, #31]
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d105      	bne.n	8008fa8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f9c:	4b35      	ldr	r3, [pc, #212]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa0:	4a34      	ldr	r2, [pc, #208]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008fa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fa6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f003 0320 	and.w	r3, r3, #32
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d03c      	beq.n	800902e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	699b      	ldr	r3, [r3, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d01c      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008fc4:	f043 0301 	orr.w	r3, r3, #1
 8008fc8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fcc:	f7fc fabe 	bl	800554c <HAL_GetTick>
 8008fd0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008fd2:	e008      	b.n	8008fe6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008fd4:	f7fc faba 	bl	800554c <HAL_GetTick>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	1ad3      	subs	r3, r2, r3
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d901      	bls.n	8008fe6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e0f2      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008fe6:	4b23      	ldr	r3, [pc, #140]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fec:	f003 0302 	and.w	r3, r3, #2
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d0ef      	beq.n	8008fd4 <HAL_RCC_OscConfig+0x418>
 8008ff4:	e01b      	b.n	800902e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8008ffe:	f023 0301 	bic.w	r3, r3, #1
 8009002:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009006:	f7fc faa1 	bl	800554c <HAL_GetTick>
 800900a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800900c:	e008      	b.n	8009020 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800900e:	f7fc fa9d 	bl	800554c <HAL_GetTick>
 8009012:	4602      	mov	r2, r0
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	1ad3      	subs	r3, r2, r3
 8009018:	2b02      	cmp	r3, #2
 800901a:	d901      	bls.n	8009020 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e0d5      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009020:	4b14      	ldr	r3, [pc, #80]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8009022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009026:	f003 0302 	and.w	r3, r3, #2
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1ef      	bne.n	800900e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	69db      	ldr	r3, [r3, #28]
 8009032:	2b00      	cmp	r3, #0
 8009034:	f000 80c9 	beq.w	80091ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009038:	4b0e      	ldr	r3, [pc, #56]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	f003 030c 	and.w	r3, r3, #12
 8009040:	2b0c      	cmp	r3, #12
 8009042:	f000 8083 	beq.w	800914c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	69db      	ldr	r3, [r3, #28]
 800904a:	2b02      	cmp	r3, #2
 800904c:	d15e      	bne.n	800910c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800904e:	4b09      	ldr	r3, [pc, #36]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a08      	ldr	r2, [pc, #32]	@ (8009074 <HAL_RCC_OscConfig+0x4b8>)
 8009054:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800905a:	f7fc fa77 	bl	800554c <HAL_GetTick>
 800905e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009060:	e00c      	b.n	800907c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009062:	f7fc fa73 	bl	800554c <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	2b02      	cmp	r3, #2
 800906e:	d905      	bls.n	800907c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009070:	2303      	movs	r3, #3
 8009072:	e0ab      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
 8009074:	40021000 	.word	0x40021000
 8009078:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800907c:	4b55      	ldr	r3, [pc, #340]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1ec      	bne.n	8009062 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009088:	4b52      	ldr	r3, [pc, #328]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 800908a:	68da      	ldr	r2, [r3, #12]
 800908c:	4b52      	ldr	r3, [pc, #328]	@ (80091d8 <HAL_RCC_OscConfig+0x61c>)
 800908e:	4013      	ands	r3, r2
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	6a11      	ldr	r1, [r2, #32]
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009098:	3a01      	subs	r2, #1
 800909a:	0112      	lsls	r2, r2, #4
 800909c:	4311      	orrs	r1, r2
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80090a2:	0212      	lsls	r2, r2, #8
 80090a4:	4311      	orrs	r1, r2
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80090aa:	0852      	lsrs	r2, r2, #1
 80090ac:	3a01      	subs	r2, #1
 80090ae:	0552      	lsls	r2, r2, #21
 80090b0:	4311      	orrs	r1, r2
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80090b6:	0852      	lsrs	r2, r2, #1
 80090b8:	3a01      	subs	r2, #1
 80090ba:	0652      	lsls	r2, r2, #25
 80090bc:	4311      	orrs	r1, r2
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80090c2:	06d2      	lsls	r2, r2, #27
 80090c4:	430a      	orrs	r2, r1
 80090c6:	4943      	ldr	r1, [pc, #268]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 80090c8:	4313      	orrs	r3, r2
 80090ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090cc:	4b41      	ldr	r3, [pc, #260]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a40      	ldr	r2, [pc, #256]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 80090d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80090d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80090d8:	4b3e      	ldr	r3, [pc, #248]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	4a3d      	ldr	r2, [pc, #244]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 80090de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80090e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090e4:	f7fc fa32 	bl	800554c <HAL_GetTick>
 80090e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090ea:	e008      	b.n	80090fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090ec:	f7fc fa2e 	bl	800554c <HAL_GetTick>
 80090f0:	4602      	mov	r2, r0
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	d901      	bls.n	80090fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e066      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090fe:	4b35      	ldr	r3, [pc, #212]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f0      	beq.n	80090ec <HAL_RCC_OscConfig+0x530>
 800910a:	e05e      	b.n	80091ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800910c:	4b31      	ldr	r3, [pc, #196]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a30      	ldr	r2, [pc, #192]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 8009112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009118:	f7fc fa18 	bl	800554c <HAL_GetTick>
 800911c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800911e:	e008      	b.n	8009132 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009120:	f7fc fa14 	bl	800554c <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	2b02      	cmp	r3, #2
 800912c:	d901      	bls.n	8009132 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e04c      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009132:	4b28      	ldr	r3, [pc, #160]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1f0      	bne.n	8009120 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800913e:	4b25      	ldr	r3, [pc, #148]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 8009140:	68da      	ldr	r2, [r3, #12]
 8009142:	4924      	ldr	r1, [pc, #144]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 8009144:	4b25      	ldr	r3, [pc, #148]	@ (80091dc <HAL_RCC_OscConfig+0x620>)
 8009146:	4013      	ands	r3, r2
 8009148:	60cb      	str	r3, [r1, #12]
 800914a:	e03e      	b.n	80091ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d101      	bne.n	8009158 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e039      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009158:	4b1e      	ldr	r3, [pc, #120]	@ (80091d4 <HAL_RCC_OscConfig+0x618>)
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	f003 0203 	and.w	r2, r3, #3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6a1b      	ldr	r3, [r3, #32]
 8009168:	429a      	cmp	r2, r3
 800916a:	d12c      	bne.n	80091c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009176:	3b01      	subs	r3, #1
 8009178:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800917a:	429a      	cmp	r2, r3
 800917c:	d123      	bne.n	80091c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009188:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800918a:	429a      	cmp	r2, r3
 800918c:	d11b      	bne.n	80091c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009198:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800919a:	429a      	cmp	r2, r3
 800919c:	d113      	bne.n	80091c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a8:	085b      	lsrs	r3, r3, #1
 80091aa:	3b01      	subs	r3, #1
 80091ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d109      	bne.n	80091c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091bc:	085b      	lsrs	r3, r3, #1
 80091be:	3b01      	subs	r3, #1
 80091c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d001      	beq.n	80091ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e000      	b.n	80091cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3720      	adds	r7, #32
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	40021000 	.word	0x40021000
 80091d8:	019f800c 	.word	0x019f800c
 80091dc:	feeefffc 	.word	0xfeeefffc

080091e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80091ea:	2300      	movs	r3, #0
 80091ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e11e      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091f8:	4b91      	ldr	r3, [pc, #580]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f003 030f 	and.w	r3, r3, #15
 8009200:	683a      	ldr	r2, [r7, #0]
 8009202:	429a      	cmp	r2, r3
 8009204:	d910      	bls.n	8009228 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009206:	4b8e      	ldr	r3, [pc, #568]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f023 020f 	bic.w	r2, r3, #15
 800920e:	498c      	ldr	r1, [pc, #560]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	4313      	orrs	r3, r2
 8009214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009216:	4b8a      	ldr	r3, [pc, #552]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 030f 	and.w	r3, r3, #15
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	429a      	cmp	r2, r3
 8009222:	d001      	beq.n	8009228 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e106      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 0301 	and.w	r3, r3, #1
 8009230:	2b00      	cmp	r3, #0
 8009232:	d073      	beq.n	800931c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	2b03      	cmp	r3, #3
 800923a:	d129      	bne.n	8009290 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800923c:	4b81      	ldr	r3, [pc, #516]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009244:	2b00      	cmp	r3, #0
 8009246:	d101      	bne.n	800924c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	e0f4      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800924c:	f000 f966 	bl	800951c <RCC_GetSysClockFreqFromPLLSource>
 8009250:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	4a7c      	ldr	r2, [pc, #496]	@ (8009448 <HAL_RCC_ClockConfig+0x268>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d93f      	bls.n	80092da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800925a:	4b7a      	ldr	r3, [pc, #488]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d009      	beq.n	800927a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800926e:	2b00      	cmp	r3, #0
 8009270:	d033      	beq.n	80092da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009276:	2b00      	cmp	r3, #0
 8009278:	d12f      	bne.n	80092da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800927a:	4b72      	ldr	r3, [pc, #456]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009282:	4a70      	ldr	r2, [pc, #448]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009288:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800928a:	2380      	movs	r3, #128	@ 0x80
 800928c:	617b      	str	r3, [r7, #20]
 800928e:	e024      	b.n	80092da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	2b02      	cmp	r3, #2
 8009296:	d107      	bne.n	80092a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009298:	4b6a      	ldr	r3, [pc, #424]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d109      	bne.n	80092b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e0c6      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80092a8:	4b66      	ldr	r3, [pc, #408]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d101      	bne.n	80092b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80092b4:	2301      	movs	r3, #1
 80092b6:	e0be      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80092b8:	f000 f8ce 	bl	8009458 <HAL_RCC_GetSysClockFreq>
 80092bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	4a61      	ldr	r2, [pc, #388]	@ (8009448 <HAL_RCC_ClockConfig+0x268>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d909      	bls.n	80092da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80092c6:	4b5f      	ldr	r3, [pc, #380]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092ce:	4a5d      	ldr	r2, [pc, #372]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80092d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80092d6:	2380      	movs	r3, #128	@ 0x80
 80092d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80092da:	4b5a      	ldr	r3, [pc, #360]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f023 0203 	bic.w	r2, r3, #3
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	4957      	ldr	r1, [pc, #348]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80092e8:	4313      	orrs	r3, r2
 80092ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092ec:	f7fc f92e 	bl	800554c <HAL_GetTick>
 80092f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092f2:	e00a      	b.n	800930a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092f4:	f7fc f92a 	bl	800554c <HAL_GetTick>
 80092f8:	4602      	mov	r2, r0
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009302:	4293      	cmp	r3, r2
 8009304:	d901      	bls.n	800930a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e095      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800930a:	4b4e      	ldr	r3, [pc, #312]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f003 020c 	and.w	r2, r3, #12
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	429a      	cmp	r2, r3
 800931a:	d1eb      	bne.n	80092f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0302 	and.w	r3, r3, #2
 8009324:	2b00      	cmp	r3, #0
 8009326:	d023      	beq.n	8009370 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 0304 	and.w	r3, r3, #4
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009334:	4b43      	ldr	r3, [pc, #268]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	4a42      	ldr	r2, [pc, #264]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800933a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800933e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f003 0308 	and.w	r3, r3, #8
 8009348:	2b00      	cmp	r3, #0
 800934a:	d007      	beq.n	800935c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800934c:	4b3d      	ldr	r3, [pc, #244]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009354:	4a3b      	ldr	r2, [pc, #236]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009356:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800935a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800935c:	4b39      	ldr	r3, [pc, #228]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	4936      	ldr	r1, [pc, #216]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800936a:	4313      	orrs	r3, r2
 800936c:	608b      	str	r3, [r1, #8]
 800936e:	e008      	b.n	8009382 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	2b80      	cmp	r3, #128	@ 0x80
 8009374:	d105      	bne.n	8009382 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009376:	4b33      	ldr	r3, [pc, #204]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	4a32      	ldr	r2, [pc, #200]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 800937c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009380:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009382:	4b2f      	ldr	r3, [pc, #188]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 030f 	and.w	r3, r3, #15
 800938a:	683a      	ldr	r2, [r7, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d21d      	bcs.n	80093cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009390:	4b2b      	ldr	r3, [pc, #172]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f023 020f 	bic.w	r2, r3, #15
 8009398:	4929      	ldr	r1, [pc, #164]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	4313      	orrs	r3, r2
 800939e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80093a0:	f7fc f8d4 	bl	800554c <HAL_GetTick>
 80093a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093a6:	e00a      	b.n	80093be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093a8:	f7fc f8d0 	bl	800554c <HAL_GetTick>
 80093ac:	4602      	mov	r2, r0
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d901      	bls.n	80093be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80093ba:	2303      	movs	r3, #3
 80093bc:	e03b      	b.n	8009436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093be:	4b20      	ldr	r3, [pc, #128]	@ (8009440 <HAL_RCC_ClockConfig+0x260>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f003 030f 	and.w	r3, r3, #15
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d1ed      	bne.n	80093a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f003 0304 	and.w	r3, r3, #4
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d008      	beq.n	80093ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80093d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80093da:	689b      	ldr	r3, [r3, #8]
 80093dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	4917      	ldr	r1, [pc, #92]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80093e6:	4313      	orrs	r3, r2
 80093e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 0308 	and.w	r3, r3, #8
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d009      	beq.n	800940a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80093f6:	4b13      	ldr	r3, [pc, #76]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	00db      	lsls	r3, r3, #3
 8009404:	490f      	ldr	r1, [pc, #60]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009406:	4313      	orrs	r3, r2
 8009408:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800940a:	f000 f825 	bl	8009458 <HAL_RCC_GetSysClockFreq>
 800940e:	4602      	mov	r2, r0
 8009410:	4b0c      	ldr	r3, [pc, #48]	@ (8009444 <HAL_RCC_ClockConfig+0x264>)
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	091b      	lsrs	r3, r3, #4
 8009416:	f003 030f 	and.w	r3, r3, #15
 800941a:	490c      	ldr	r1, [pc, #48]	@ (800944c <HAL_RCC_ClockConfig+0x26c>)
 800941c:	5ccb      	ldrb	r3, [r1, r3]
 800941e:	f003 031f 	and.w	r3, r3, #31
 8009422:	fa22 f303 	lsr.w	r3, r2, r3
 8009426:	4a0a      	ldr	r2, [pc, #40]	@ (8009450 <HAL_RCC_ClockConfig+0x270>)
 8009428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800942a:	4b0a      	ldr	r3, [pc, #40]	@ (8009454 <HAL_RCC_ClockConfig+0x274>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4618      	mov	r0, r3
 8009430:	f7fc f840 	bl	80054b4 <HAL_InitTick>
 8009434:	4603      	mov	r3, r0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3718      	adds	r7, #24
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	40022000 	.word	0x40022000
 8009444:	40021000 	.word	0x40021000
 8009448:	04c4b400 	.word	0x04c4b400
 800944c:	0800cf34 	.word	0x0800cf34
 8009450:	200000f4 	.word	0x200000f4
 8009454:	200000f8 	.word	0x200000f8

08009458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009458:	b480      	push	{r7}
 800945a:	b087      	sub	sp, #28
 800945c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800945e:	4b2c      	ldr	r3, [pc, #176]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f003 030c 	and.w	r3, r3, #12
 8009466:	2b04      	cmp	r3, #4
 8009468:	d102      	bne.n	8009470 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800946a:	4b2a      	ldr	r3, [pc, #168]	@ (8009514 <HAL_RCC_GetSysClockFreq+0xbc>)
 800946c:	613b      	str	r3, [r7, #16]
 800946e:	e047      	b.n	8009500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009470:	4b27      	ldr	r3, [pc, #156]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f003 030c 	and.w	r3, r3, #12
 8009478:	2b08      	cmp	r3, #8
 800947a:	d102      	bne.n	8009482 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800947c:	4b26      	ldr	r3, [pc, #152]	@ (8009518 <HAL_RCC_GetSysClockFreq+0xc0>)
 800947e:	613b      	str	r3, [r7, #16]
 8009480:	e03e      	b.n	8009500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009482:	4b23      	ldr	r3, [pc, #140]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f003 030c 	and.w	r3, r3, #12
 800948a:	2b0c      	cmp	r3, #12
 800948c:	d136      	bne.n	80094fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800948e:	4b20      	ldr	r3, [pc, #128]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009490:	68db      	ldr	r3, [r3, #12]
 8009492:	f003 0303 	and.w	r3, r3, #3
 8009496:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009498:	4b1d      	ldr	r3, [pc, #116]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	091b      	lsrs	r3, r3, #4
 800949e:	f003 030f 	and.w	r3, r3, #15
 80094a2:	3301      	adds	r3, #1
 80094a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2b03      	cmp	r3, #3
 80094aa:	d10c      	bne.n	80094c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80094ac:	4a1a      	ldr	r2, [pc, #104]	@ (8009518 <HAL_RCC_GetSysClockFreq+0xc0>)
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b4:	4a16      	ldr	r2, [pc, #88]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094b6:	68d2      	ldr	r2, [r2, #12]
 80094b8:	0a12      	lsrs	r2, r2, #8
 80094ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80094be:	fb02 f303 	mul.w	r3, r2, r3
 80094c2:	617b      	str	r3, [r7, #20]
      break;
 80094c4:	e00c      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80094c6:	4a13      	ldr	r2, [pc, #76]	@ (8009514 <HAL_RCC_GetSysClockFreq+0xbc>)
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80094ce:	4a10      	ldr	r2, [pc, #64]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094d0:	68d2      	ldr	r2, [r2, #12]
 80094d2:	0a12      	lsrs	r2, r2, #8
 80094d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80094d8:	fb02 f303 	mul.w	r3, r2, r3
 80094dc:	617b      	str	r3, [r7, #20]
      break;
 80094de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80094e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	0e5b      	lsrs	r3, r3, #25
 80094e6:	f003 0303 	and.w	r3, r3, #3
 80094ea:	3301      	adds	r3, #1
 80094ec:	005b      	lsls	r3, r3, #1
 80094ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80094f0:	697a      	ldr	r2, [r7, #20]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f8:	613b      	str	r3, [r7, #16]
 80094fa:	e001      	b.n	8009500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80094fc:	2300      	movs	r3, #0
 80094fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009500:	693b      	ldr	r3, [r7, #16]
}
 8009502:	4618      	mov	r0, r3
 8009504:	371c      	adds	r7, #28
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	40021000 	.word	0x40021000
 8009514:	00f42400 	.word	0x00f42400
 8009518:	007a1200 	.word	0x007a1200

0800951c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009522:	4b1e      	ldr	r3, [pc, #120]	@ (800959c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	f003 0303 	and.w	r3, r3, #3
 800952a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800952c:	4b1b      	ldr	r3, [pc, #108]	@ (800959c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	091b      	lsrs	r3, r3, #4
 8009532:	f003 030f 	and.w	r3, r3, #15
 8009536:	3301      	adds	r3, #1
 8009538:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	2b03      	cmp	r3, #3
 800953e:	d10c      	bne.n	800955a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009540:	4a17      	ldr	r2, [pc, #92]	@ (80095a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	fbb2 f3f3 	udiv	r3, r2, r3
 8009548:	4a14      	ldr	r2, [pc, #80]	@ (800959c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800954a:	68d2      	ldr	r2, [r2, #12]
 800954c:	0a12      	lsrs	r2, r2, #8
 800954e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009552:	fb02 f303 	mul.w	r3, r2, r3
 8009556:	617b      	str	r3, [r7, #20]
    break;
 8009558:	e00c      	b.n	8009574 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800955a:	4a12      	ldr	r2, [pc, #72]	@ (80095a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009562:	4a0e      	ldr	r2, [pc, #56]	@ (800959c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009564:	68d2      	ldr	r2, [r2, #12]
 8009566:	0a12      	lsrs	r2, r2, #8
 8009568:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800956c:	fb02 f303 	mul.w	r3, r2, r3
 8009570:	617b      	str	r3, [r7, #20]
    break;
 8009572:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009574:	4b09      	ldr	r3, [pc, #36]	@ (800959c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	0e5b      	lsrs	r3, r3, #25
 800957a:	f003 0303 	and.w	r3, r3, #3
 800957e:	3301      	adds	r3, #1
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	fbb2 f3f3 	udiv	r3, r2, r3
 800958c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800958e:	687b      	ldr	r3, [r7, #4]
}
 8009590:	4618      	mov	r0, r3
 8009592:	371c      	adds	r7, #28
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr
 800959c:	40021000 	.word	0x40021000
 80095a0:	007a1200 	.word	0x007a1200
 80095a4:	00f42400 	.word	0x00f42400

080095a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80095b0:	2300      	movs	r3, #0
 80095b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80095b4:	2300      	movs	r3, #0
 80095b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 8098 	beq.w	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80095c6:	2300      	movs	r3, #0
 80095c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80095ca:	4b43      	ldr	r3, [pc, #268]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10d      	bne.n	80095f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80095d6:	4b40      	ldr	r3, [pc, #256]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095da:	4a3f      	ldr	r2, [pc, #252]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80095e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80095e2:	4b3d      	ldr	r3, [pc, #244]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095ea:	60bb      	str	r3, [r7, #8]
 80095ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80095ee:	2301      	movs	r3, #1
 80095f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80095f2:	4b3a      	ldr	r3, [pc, #232]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a39      	ldr	r2, [pc, #228]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80095f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80095fe:	f7fb ffa5 	bl	800554c <HAL_GetTick>
 8009602:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009604:	e009      	b.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009606:	f7fb ffa1 	bl	800554c <HAL_GetTick>
 800960a:	4602      	mov	r2, r0
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	2b02      	cmp	r3, #2
 8009612:	d902      	bls.n	800961a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009614:	2303      	movs	r3, #3
 8009616:	74fb      	strb	r3, [r7, #19]
        break;
 8009618:	e005      	b.n	8009626 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800961a:	4b30      	ldr	r3, [pc, #192]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009622:	2b00      	cmp	r3, #0
 8009624:	d0ef      	beq.n	8009606 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009626:	7cfb      	ldrb	r3, [r7, #19]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d159      	bne.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800962c:	4b2a      	ldr	r3, [pc, #168]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800962e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009636:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d01e      	beq.n	800967c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	429a      	cmp	r2, r3
 8009646:	d019      	beq.n	800967c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009648:	4b23      	ldr	r3, [pc, #140]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800964a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800964e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009652:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009654:	4b20      	ldr	r3, [pc, #128]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800965a:	4a1f      	ldr	r2, [pc, #124]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800965c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009664:	4b1c      	ldr	r3, [pc, #112]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966a:	4a1b      	ldr	r2, [pc, #108]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800966c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009674:	4a18      	ldr	r2, [pc, #96]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	f003 0301 	and.w	r3, r3, #1
 8009682:	2b00      	cmp	r3, #0
 8009684:	d016      	beq.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009686:	f7fb ff61 	bl	800554c <HAL_GetTick>
 800968a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800968c:	e00b      	b.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800968e:	f7fb ff5d 	bl	800554c <HAL_GetTick>
 8009692:	4602      	mov	r2, r0
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	1ad3      	subs	r3, r2, r3
 8009698:	f241 3288 	movw	r2, #5000	@ 0x1388
 800969c:	4293      	cmp	r3, r2
 800969e:	d902      	bls.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	74fb      	strb	r3, [r7, #19]
            break;
 80096a4:	e006      	b.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096a6:	4b0c      	ldr	r3, [pc, #48]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096ac:	f003 0302 	and.w	r3, r3, #2
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d0ec      	beq.n	800968e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80096b4:	7cfb      	ldrb	r3, [r7, #19]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10b      	bne.n	80096d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096ba:	4b07      	ldr	r3, [pc, #28]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c8:	4903      	ldr	r1, [pc, #12]	@ (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096ca:	4313      	orrs	r3, r2
 80096cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80096d0:	e008      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80096d2:	7cfb      	ldrb	r3, [r7, #19]
 80096d4:	74bb      	strb	r3, [r7, #18]
 80096d6:	e005      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80096d8:	40021000 	.word	0x40021000
 80096dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096e0:	7cfb      	ldrb	r3, [r7, #19]
 80096e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80096e4:	7c7b      	ldrb	r3, [r7, #17]
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d105      	bne.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80096ea:	4ba7      	ldr	r3, [pc, #668]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ee:	4aa6      	ldr	r2, [pc, #664]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0301 	and.w	r3, r3, #1
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00a      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009702:	4ba1      	ldr	r3, [pc, #644]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009708:	f023 0203 	bic.w	r2, r3, #3
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	499d      	ldr	r1, [pc, #628]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009712:	4313      	orrs	r3, r2
 8009714:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0302 	and.w	r3, r3, #2
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00a      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009724:	4b98      	ldr	r3, [pc, #608]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800972a:	f023 020c 	bic.w	r2, r3, #12
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	4995      	ldr	r1, [pc, #596]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009734:	4313      	orrs	r3, r2
 8009736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f003 0304 	and.w	r3, r3, #4
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00a      	beq.n	800975c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009746:	4b90      	ldr	r3, [pc, #576]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800974c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	498c      	ldr	r1, [pc, #560]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009756:	4313      	orrs	r3, r2
 8009758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0308 	and.w	r3, r3, #8
 8009764:	2b00      	cmp	r3, #0
 8009766:	d00a      	beq.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009768:	4b87      	ldr	r3, [pc, #540]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800976a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800976e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	4984      	ldr	r1, [pc, #528]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009778:	4313      	orrs	r3, r2
 800977a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f003 0310 	and.w	r3, r3, #16
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00a      	beq.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800978a:	4b7f      	ldr	r3, [pc, #508]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800978c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009790:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	695b      	ldr	r3, [r3, #20]
 8009798:	497b      	ldr	r1, [pc, #492]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800979a:	4313      	orrs	r3, r2
 800979c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f003 0320 	and.w	r3, r3, #32
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00a      	beq.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80097ac:	4b76      	ldr	r3, [pc, #472]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	699b      	ldr	r3, [r3, #24]
 80097ba:	4973      	ldr	r1, [pc, #460]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097bc:	4313      	orrs	r3, r2
 80097be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00a      	beq.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80097ce:	4b6e      	ldr	r3, [pc, #440]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	69db      	ldr	r3, [r3, #28]
 80097dc:	496a      	ldr	r1, [pc, #424]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097de:	4313      	orrs	r3, r2
 80097e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00a      	beq.n	8009806 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80097f0:	4b65      	ldr	r3, [pc, #404]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	4962      	ldr	r1, [pc, #392]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009800:	4313      	orrs	r3, r2
 8009802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800980e:	2b00      	cmp	r3, #0
 8009810:	d00a      	beq.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009812:	4b5d      	ldr	r3, [pc, #372]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009818:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009820:	4959      	ldr	r1, [pc, #356]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009822:	4313      	orrs	r3, r2
 8009824:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009830:	2b00      	cmp	r3, #0
 8009832:	d00a      	beq.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009834:	4b54      	ldr	r3, [pc, #336]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800983a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009842:	4951      	ldr	r1, [pc, #324]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009844:	4313      	orrs	r3, r2
 8009846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009852:	2b00      	cmp	r3, #0
 8009854:	d015      	beq.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009856:	4b4c      	ldr	r3, [pc, #304]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800985c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009864:	4948      	ldr	r1, [pc, #288]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009866:	4313      	orrs	r3, r2
 8009868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009874:	d105      	bne.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009876:	4b44      	ldr	r3, [pc, #272]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	4a43      	ldr	r2, [pc, #268]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800987c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009880:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800988a:	2b00      	cmp	r3, #0
 800988c:	d015      	beq.n	80098ba <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800988e:	4b3e      	ldr	r3, [pc, #248]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009894:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800989c:	493a      	ldr	r1, [pc, #232]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800989e:	4313      	orrs	r3, r2
 80098a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098ac:	d105      	bne.n	80098ba <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098ae:	4b36      	ldr	r3, [pc, #216]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	4a35      	ldr	r2, [pc, #212]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098b8:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d015      	beq.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80098c6:	4b30      	ldr	r3, [pc, #192]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098cc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098d4:	492c      	ldr	r1, [pc, #176]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098e4:	d105      	bne.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098e6:	4b28      	ldr	r3, [pc, #160]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	4a27      	ldr	r2, [pc, #156]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098f0:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d015      	beq.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80098fe:	4b22      	ldr	r3, [pc, #136]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009904:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990c:	491e      	ldr	r1, [pc, #120]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800990e:	4313      	orrs	r3, r2
 8009910:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009918:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800991c:	d105      	bne.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800991e:	4b1a      	ldr	r3, [pc, #104]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	4a19      	ldr	r2, [pc, #100]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009924:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009928:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009932:	2b00      	cmp	r3, #0
 8009934:	d015      	beq.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009936:	4b14      	ldr	r3, [pc, #80]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800993c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009944:	4910      	ldr	r1, [pc, #64]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009946:	4313      	orrs	r3, r2
 8009948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009954:	d105      	bne.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009956:	4b0c      	ldr	r3, [pc, #48]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	4a0b      	ldr	r2, [pc, #44]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800995c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009960:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800996a:	2b00      	cmp	r3, #0
 800996c:	d018      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800996e:	4b06      	ldr	r3, [pc, #24]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009974:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800997c:	4902      	ldr	r1, [pc, #8]	@ (8009988 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800997e:	4313      	orrs	r3, r2
 8009980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	e001      	b.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009988:	40021000 	.word	0x40021000
 800998c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800998e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009992:	d105      	bne.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009994:	4b21      	ldr	r3, [pc, #132]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	4a20      	ldr	r2, [pc, #128]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800999a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800999e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d015      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80099ac:	4b1b      	ldr	r3, [pc, #108]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ba:	4918      	ldr	r1, [pc, #96]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099bc:	4313      	orrs	r3, r2
 80099be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099ca:	d105      	bne.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80099cc:	4b13      	ldr	r3, [pc, #76]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	4a12      	ldr	r2, [pc, #72]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d015      	beq.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80099e4:	4b0d      	ldr	r3, [pc, #52]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80099ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099f2:	490a      	ldr	r1, [pc, #40]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a02:	d105      	bne.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a04:	4b05      	ldr	r3, [pc, #20]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	4a04      	ldr	r2, [pc, #16]	@ (8009a1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009a0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009a10:	7cbb      	ldrb	r3, [r7, #18]
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3718      	adds	r7, #24
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
 8009a1a:	bf00      	nop
 8009a1c:	40021000 	.word	0x40021000

08009a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e09d      	b.n	8009b6e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d108      	bne.n	8009a4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a42:	d009      	beq.n	8009a58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	61da      	str	r2, [r3, #28]
 8009a4a:	e005      	b.n	8009a58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d106      	bne.n	8009a78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f7fb fb46 	bl	8005104 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a98:	d902      	bls.n	8009aa0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	60fb      	str	r3, [r7, #12]
 8009a9e:	e002      	b.n	8009aa6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009aa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009aa4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009aae:	d007      	beq.n	8009ac0 <HAL_SPI_Init+0xa0>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009ab8:	d002      	beq.n	8009ac0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2200      	movs	r2, #0
 8009abe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009ad0:	431a      	orrs	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	f003 0302 	and.w	r3, r3, #2
 8009ada:	431a      	orrs	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	f003 0301 	and.w	r3, r3, #1
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	699b      	ldr	r3, [r3, #24]
 8009aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009aee:	431a      	orrs	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	69db      	ldr	r3, [r3, #28]
 8009af4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009af8:	431a      	orrs	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6a1b      	ldr	r3, [r3, #32]
 8009afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b02:	ea42 0103 	orr.w	r1, r2, r3
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b0a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	430a      	orrs	r2, r1
 8009b14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	699b      	ldr	r3, [r3, #24]
 8009b1a:	0c1b      	lsrs	r3, r3, #16
 8009b1c:	f003 0204 	and.w	r2, r3, #4
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b24:	f003 0310 	and.w	r3, r3, #16
 8009b28:	431a      	orrs	r2, r3
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b2e:	f003 0308 	and.w	r3, r3, #8
 8009b32:	431a      	orrs	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009b3c:	ea42 0103 	orr.w	r1, r2, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	430a      	orrs	r2, r1
 8009b4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69da      	ldr	r2, [r3, #28]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b08a      	sub	sp, #40	@ 0x28
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	60f8      	str	r0, [r7, #12]
 8009b7e:	60b9      	str	r1, [r7, #8]
 8009b80:	607a      	str	r2, [r7, #4]
 8009b82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009b84:	2301      	movs	r3, #1
 8009b86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d101      	bne.n	8009b9c <HAL_SPI_TransmitReceive+0x26>
 8009b98:	2302      	movs	r3, #2
 8009b9a:	e20a      	b.n	8009fb2 <HAL_SPI_TransmitReceive+0x43c>
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ba4:	f7fb fcd2 	bl	800554c <HAL_GetTick>
 8009ba8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009bb0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009bb8:	887b      	ldrh	r3, [r7, #2]
 8009bba:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009bbc:	887b      	ldrh	r3, [r7, #2]
 8009bbe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009bc0:	7efb      	ldrb	r3, [r7, #27]
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d00e      	beq.n	8009be4 <HAL_SPI_TransmitReceive+0x6e>
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bcc:	d106      	bne.n	8009bdc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d102      	bne.n	8009bdc <HAL_SPI_TransmitReceive+0x66>
 8009bd6:	7efb      	ldrb	r3, [r7, #27]
 8009bd8:	2b04      	cmp	r3, #4
 8009bda:	d003      	beq.n	8009be4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009bdc:	2302      	movs	r3, #2
 8009bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8009be2:	e1e0      	b.n	8009fa6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d005      	beq.n	8009bf6 <HAL_SPI_TransmitReceive+0x80>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d002      	beq.n	8009bf6 <HAL_SPI_TransmitReceive+0x80>
 8009bf0:	887b      	ldrh	r3, [r7, #2]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d103      	bne.n	8009bfe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8009bfc:	e1d3      	b.n	8009fa6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b04      	cmp	r3, #4
 8009c08:	d003      	beq.n	8009c12 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2205      	movs	r2, #5
 8009c0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	887a      	ldrh	r2, [r7, #2]
 8009c22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	887a      	ldrh	r2, [r7, #2]
 8009c2a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	68ba      	ldr	r2, [r7, #8]
 8009c32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	887a      	ldrh	r2, [r7, #2]
 8009c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	887a      	ldrh	r2, [r7, #2]
 8009c3e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2200      	movs	r2, #0
 8009c44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c54:	d802      	bhi.n	8009c5c <HAL_SPI_TransmitReceive+0xe6>
 8009c56:	8a3b      	ldrh	r3, [r7, #16]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d908      	bls.n	8009c6e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c6a:	605a      	str	r2, [r3, #4]
 8009c6c:	e007      	b.n	8009c7e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	685a      	ldr	r2, [r3, #4]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009c7c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c88:	2b40      	cmp	r3, #64	@ 0x40
 8009c8a:	d007      	beq.n	8009c9c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009ca4:	f240 8081 	bls.w	8009daa <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <HAL_SPI_TransmitReceive+0x140>
 8009cb0:	8a7b      	ldrh	r3, [r7, #18]
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d16d      	bne.n	8009d92 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cba:	881a      	ldrh	r2, [r3, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cc6:	1c9a      	adds	r2, r3, #2
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	3b01      	subs	r3, #1
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cda:	e05a      	b.n	8009d92 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	f003 0302 	and.w	r3, r3, #2
 8009ce6:	2b02      	cmp	r3, #2
 8009ce8:	d11b      	bne.n	8009d22 <HAL_SPI_TransmitReceive+0x1ac>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d016      	beq.n	8009d22 <HAL_SPI_TransmitReceive+0x1ac>
 8009cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d113      	bne.n	8009d22 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfe:	881a      	ldrh	r2, [r3, #0]
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d0a:	1c9a      	adds	r2, r3, #2
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	3b01      	subs	r3, #1
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	f003 0301 	and.w	r3, r3, #1
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d11c      	bne.n	8009d6a <HAL_SPI_TransmitReceive+0x1f4>
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d016      	beq.n	8009d6a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	68da      	ldr	r2, [r3, #12]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d46:	b292      	uxth	r2, r2
 8009d48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d4e:	1c9a      	adds	r2, r3, #2
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	b29a      	uxth	r2, r3
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009d66:	2301      	movs	r3, #1
 8009d68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009d6a:	f7fb fbef 	bl	800554c <HAL_GetTick>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d80b      	bhi.n	8009d92 <HAL_SPI_TransmitReceive+0x21c>
 8009d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d80:	d007      	beq.n	8009d92 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8009d82:	2303      	movs	r3, #3
 8009d84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009d90:	e109      	b.n	8009fa6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d19f      	bne.n	8009cdc <HAL_SPI_TransmitReceive+0x166>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d199      	bne.n	8009cdc <HAL_SPI_TransmitReceive+0x166>
 8009da8:	e0e3      	b.n	8009f72 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d003      	beq.n	8009dba <HAL_SPI_TransmitReceive+0x244>
 8009db2:	8a7b      	ldrh	r3, [r7, #18]
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	f040 80cf 	bne.w	8009f58 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dbe:	b29b      	uxth	r3, r3
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d912      	bls.n	8009dea <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dc8:	881a      	ldrh	r2, [r3, #0]
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dd4:	1c9a      	adds	r2, r3, #2
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	3b02      	subs	r3, #2
 8009de2:	b29a      	uxth	r2, r3
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009de8:	e0b6      	b.n	8009f58 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	330c      	adds	r3, #12
 8009df4:	7812      	ldrb	r2, [r2, #0]
 8009df6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dfc:	1c5a      	adds	r2, r3, #1
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e10:	e0a2      	b.n	8009f58 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 0302 	and.w	r3, r3, #2
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d134      	bne.n	8009e8a <HAL_SPI_TransmitReceive+0x314>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d02f      	beq.n	8009e8a <HAL_SPI_TransmitReceive+0x314>
 8009e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d12c      	bne.n	8009e8a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d912      	bls.n	8009e60 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e3e:	881a      	ldrh	r2, [r3, #0]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4a:	1c9a      	adds	r2, r3, #2
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	3b02      	subs	r3, #2
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009e5e:	e012      	b.n	8009e86 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	330c      	adds	r3, #12
 8009e6a:	7812      	ldrb	r2, [r2, #0]
 8009e6c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e72:	1c5a      	adds	r2, r3, #1
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	3b01      	subs	r3, #1
 8009e80:	b29a      	uxth	r2, r3
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009e86:	2300      	movs	r3, #0
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d148      	bne.n	8009f2a <HAL_SPI_TransmitReceive+0x3b4>
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d042      	beq.n	8009f2a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d923      	bls.n	8009ef8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	68da      	ldr	r2, [r3, #12]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eba:	b292      	uxth	r2, r2
 8009ebc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec2:	1c9a      	adds	r2, r3, #2
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ece:	b29b      	uxth	r3, r3
 8009ed0:	3b02      	subs	r3, #2
 8009ed2:	b29a      	uxth	r2, r3
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d81f      	bhi.n	8009f26 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685a      	ldr	r2, [r3, #4]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009ef4:	605a      	str	r2, [r3, #4]
 8009ef6:	e016      	b.n	8009f26 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f103 020c 	add.w	r2, r3, #12
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f04:	7812      	ldrb	r2, [r2, #0]
 8009f06:	b2d2      	uxtb	r2, r2
 8009f08:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f26:	2301      	movs	r3, #1
 8009f28:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009f2a:	f7fb fb0f 	bl	800554c <HAL_GetTick>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d803      	bhi.n	8009f42 <HAL_SPI_TransmitReceive+0x3cc>
 8009f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f40:	d102      	bne.n	8009f48 <HAL_SPI_TransmitReceive+0x3d2>
 8009f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d107      	bne.n	8009f58 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009f56:	e026      	b.n	8009fa6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	f47f af57 	bne.w	8009e12 <HAL_SPI_TransmitReceive+0x29c>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f47f af50 	bne.w	8009e12 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f72:	69fa      	ldr	r2, [r7, #28]
 8009f74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009f76:	68f8      	ldr	r0, [r7, #12]
 8009f78:	f000 f93e 	bl	800a1f8 <SPI_EndRxTxTransaction>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d005      	beq.n	8009f8e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2220      	movs	r2, #32
 8009f8c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d003      	beq.n	8009f9e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8009f96:	2301      	movs	r3, #1
 8009f98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f9c:	e003      	b.n	8009fa6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8009fae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3728      	adds	r7, #40	@ 0x28
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
	...

08009fbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b088      	sub	sp, #32
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	603b      	str	r3, [r7, #0]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009fcc:	f7fb fabe 	bl	800554c <HAL_GetTick>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd4:	1a9b      	subs	r3, r3, r2
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	4413      	add	r3, r2
 8009fda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009fdc:	f7fb fab6 	bl	800554c <HAL_GetTick>
 8009fe0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009fe2:	4b39      	ldr	r3, [pc, #228]	@ (800a0c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	015b      	lsls	r3, r3, #5
 8009fe8:	0d1b      	lsrs	r3, r3, #20
 8009fea:	69fa      	ldr	r2, [r7, #28]
 8009fec:	fb02 f303 	mul.w	r3, r2, r3
 8009ff0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ff2:	e054      	b.n	800a09e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ffa:	d050      	beq.n	800a09e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009ffc:	f7fb faa6 	bl	800554c <HAL_GetTick>
 800a000:	4602      	mov	r2, r0
 800a002:	69bb      	ldr	r3, [r7, #24]
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	69fa      	ldr	r2, [r7, #28]
 800a008:	429a      	cmp	r2, r3
 800a00a:	d902      	bls.n	800a012 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d13d      	bne.n	800a08e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	685a      	ldr	r2, [r3, #4]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a020:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a02a:	d111      	bne.n	800a050 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a034:	d004      	beq.n	800a040 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a03e:	d107      	bne.n	800a050 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a04e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a058:	d10f      	bne.n	800a07a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a078:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a08a:	2303      	movs	r3, #3
 800a08c:	e017      	b.n	800a0be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a094:	2300      	movs	r3, #0
 800a096:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	3b01      	subs	r3, #1
 800a09c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	bf0c      	ite	eq
 800a0ae:	2301      	moveq	r3, #1
 800a0b0:	2300      	movne	r3, #0
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	79fb      	ldrb	r3, [r7, #7]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d19b      	bne.n	8009ff4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a0bc:	2300      	movs	r3, #0
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3720      	adds	r7, #32
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	200000f4 	.word	0x200000f4

0800a0cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b08a      	sub	sp, #40	@ 0x28
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	60f8      	str	r0, [r7, #12]
 800a0d4:	60b9      	str	r1, [r7, #8]
 800a0d6:	607a      	str	r2, [r7, #4]
 800a0d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a0de:	f7fb fa35 	bl	800554c <HAL_GetTick>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	1a9b      	subs	r3, r3, r2
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a0ee:	f7fb fa2d 	bl	800554c <HAL_GetTick>
 800a0f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	330c      	adds	r3, #12
 800a0fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a0fc:	4b3d      	ldr	r3, [pc, #244]	@ (800a1f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	4613      	mov	r3, r2
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	4413      	add	r3, r2
 800a106:	00da      	lsls	r2, r3, #3
 800a108:	1ad3      	subs	r3, r2, r3
 800a10a:	0d1b      	lsrs	r3, r3, #20
 800a10c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
 800a112:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a114:	e060      	b.n	800a1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a11c:	d107      	bne.n	800a12e <SPI_WaitFifoStateUntilTimeout+0x62>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d104      	bne.n	800a12e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a124:	69fb      	ldr	r3, [r7, #28]
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a12c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a134:	d050      	beq.n	800a1d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a136:	f7fb fa09 	bl	800554c <HAL_GetTick>
 800a13a:	4602      	mov	r2, r0
 800a13c:	6a3b      	ldr	r3, [r7, #32]
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a142:	429a      	cmp	r2, r3
 800a144:	d902      	bls.n	800a14c <SPI_WaitFifoStateUntilTimeout+0x80>
 800a146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d13d      	bne.n	800a1c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a15a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a164:	d111      	bne.n	800a18a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a16e:	d004      	beq.n	800a17a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a178:	d107      	bne.n	800a18a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a188:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a18e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a192:	d10f      	bne.n	800a1b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e010      	b.n	800a1ea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d101      	bne.n	800a1d2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	689a      	ldr	r2, [r3, #8]
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d196      	bne.n	800a116 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3728      	adds	r7, #40	@ 0x28
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	200000f4 	.word	0x200000f4

0800a1f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af02      	add	r7, sp, #8
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	9300      	str	r3, [sp, #0]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f7ff ff5b 	bl	800a0cc <SPI_WaitFifoStateUntilTimeout>
 800a216:	4603      	mov	r3, r0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d007      	beq.n	800a22c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a220:	f043 0220 	orr.w	r2, r3, #32
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a228:	2303      	movs	r3, #3
 800a22a:	e027      	b.n	800a27c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	2200      	movs	r2, #0
 800a234:	2180      	movs	r1, #128	@ 0x80
 800a236:	68f8      	ldr	r0, [r7, #12]
 800a238:	f7ff fec0 	bl	8009fbc <SPI_WaitFlagStateUntilTimeout>
 800a23c:	4603      	mov	r3, r0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d007      	beq.n	800a252 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a246:	f043 0220 	orr.w	r2, r3, #32
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a24e:	2303      	movs	r3, #3
 800a250:	e014      	b.n	800a27c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	2200      	movs	r2, #0
 800a25a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a25e:	68f8      	ldr	r0, [r7, #12]
 800a260:	f7ff ff34 	bl	800a0cc <SPI_WaitFifoStateUntilTimeout>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d007      	beq.n	800a27a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a26e:	f043 0220 	orr.w	r2, r3, #32
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a276:	2303      	movs	r3, #3
 800a278:	e000      	b.n	800a27c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a27a:	2300      	movs	r3, #0
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d101      	bne.n	800a296 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	e049      	b.n	800a32a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d106      	bne.n	800a2b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f7fa ff6c 	bl	8005188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2202      	movs	r2, #2
 800a2b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	3304      	adds	r3, #4
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	f000 fd94 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2201      	movs	r2, #1
 800a314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2201      	movs	r2, #1
 800a31c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2201      	movs	r2, #1
 800a324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b082      	sub	sp, #8
 800a336:	af00      	add	r7, sp, #0
 800a338:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d101      	bne.n	800a344 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	e049      	b.n	800a3d8 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d106      	bne.n	800a35e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f000 f841 	bl	800a3e0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2202      	movs	r2, #2
 800a362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	3304      	adds	r3, #4
 800a36e:	4619      	mov	r1, r3
 800a370:	4610      	mov	r0, r2
 800a372:	f000 fd3d 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2201      	movs	r2, #1
 800a37a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2201      	movs	r2, #1
 800a382:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2201      	movs	r2, #1
 800a38a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2201      	movs	r2, #1
 800a392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2201      	movs	r2, #1
 800a39a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3708      	adds	r7, #8
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800a3e8:	bf00      	nop
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b082      	sub	sp, #8
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d101      	bne.n	800a406 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	e049      	b.n	800a49a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d106      	bne.n	800a420 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f841 	bl	800a4a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2202      	movs	r2, #2
 800a424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	3304      	adds	r3, #4
 800a430:	4619      	mov	r1, r3
 800a432:	4610      	mov	r0, r2
 800a434:	f000 fcdc 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2201      	movs	r2, #1
 800a43c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2201      	movs	r2, #1
 800a444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2201      	movs	r2, #1
 800a44c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2201      	movs	r2, #1
 800a464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2201      	movs	r2, #1
 800a474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2201      	movs	r2, #1
 800a47c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2201      	movs	r2, #1
 800a484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2201      	movs	r2, #1
 800a48c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2201      	movs	r2, #1
 800a494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a498:	2300      	movs	r3, #0
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3708      	adds	r7, #8
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}

0800a4a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a4a2:	b480      	push	{r7}
 800a4a4:	b083      	sub	sp, #12
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a4aa:	bf00      	nop
 800a4ac:	370c      	adds	r7, #12
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
	...

0800a4b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d109      	bne.n	800a4dc <HAL_TIM_PWM_Start+0x24>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	bf14      	ite	ne
 800a4d4:	2301      	movne	r3, #1
 800a4d6:	2300      	moveq	r3, #0
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	e03c      	b.n	800a556 <HAL_TIM_PWM_Start+0x9e>
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	2b04      	cmp	r3, #4
 800a4e0:	d109      	bne.n	800a4f6 <HAL_TIM_PWM_Start+0x3e>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	2b01      	cmp	r3, #1
 800a4ec:	bf14      	ite	ne
 800a4ee:	2301      	movne	r3, #1
 800a4f0:	2300      	moveq	r3, #0
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	e02f      	b.n	800a556 <HAL_TIM_PWM_Start+0x9e>
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	2b08      	cmp	r3, #8
 800a4fa:	d109      	bne.n	800a510 <HAL_TIM_PWM_Start+0x58>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a502:	b2db      	uxtb	r3, r3
 800a504:	2b01      	cmp	r3, #1
 800a506:	bf14      	ite	ne
 800a508:	2301      	movne	r3, #1
 800a50a:	2300      	moveq	r3, #0
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	e022      	b.n	800a556 <HAL_TIM_PWM_Start+0x9e>
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	2b0c      	cmp	r3, #12
 800a514:	d109      	bne.n	800a52a <HAL_TIM_PWM_Start+0x72>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	2b01      	cmp	r3, #1
 800a520:	bf14      	ite	ne
 800a522:	2301      	movne	r3, #1
 800a524:	2300      	moveq	r3, #0
 800a526:	b2db      	uxtb	r3, r3
 800a528:	e015      	b.n	800a556 <HAL_TIM_PWM_Start+0x9e>
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	2b10      	cmp	r3, #16
 800a52e:	d109      	bne.n	800a544 <HAL_TIM_PWM_Start+0x8c>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a536:	b2db      	uxtb	r3, r3
 800a538:	2b01      	cmp	r3, #1
 800a53a:	bf14      	ite	ne
 800a53c:	2301      	movne	r3, #1
 800a53e:	2300      	moveq	r3, #0
 800a540:	b2db      	uxtb	r3, r3
 800a542:	e008      	b.n	800a556 <HAL_TIM_PWM_Start+0x9e>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	bf14      	ite	ne
 800a550:	2301      	movne	r3, #1
 800a552:	2300      	moveq	r3, #0
 800a554:	b2db      	uxtb	r3, r3
 800a556:	2b00      	cmp	r3, #0
 800a558:	d001      	beq.n	800a55e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a55a:	2301      	movs	r3, #1
 800a55c:	e0a1      	b.n	800a6a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d104      	bne.n	800a56e <HAL_TIM_PWM_Start+0xb6>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2202      	movs	r2, #2
 800a568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a56c:	e023      	b.n	800a5b6 <HAL_TIM_PWM_Start+0xfe>
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	2b04      	cmp	r3, #4
 800a572:	d104      	bne.n	800a57e <HAL_TIM_PWM_Start+0xc6>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2202      	movs	r2, #2
 800a578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a57c:	e01b      	b.n	800a5b6 <HAL_TIM_PWM_Start+0xfe>
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	2b08      	cmp	r3, #8
 800a582:	d104      	bne.n	800a58e <HAL_TIM_PWM_Start+0xd6>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2202      	movs	r2, #2
 800a588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a58c:	e013      	b.n	800a5b6 <HAL_TIM_PWM_Start+0xfe>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b0c      	cmp	r3, #12
 800a592:	d104      	bne.n	800a59e <HAL_TIM_PWM_Start+0xe6>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2202      	movs	r2, #2
 800a598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a59c:	e00b      	b.n	800a5b6 <HAL_TIM_PWM_Start+0xfe>
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	2b10      	cmp	r3, #16
 800a5a2:	d104      	bne.n	800a5ae <HAL_TIM_PWM_Start+0xf6>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5ac:	e003      	b.n	800a5b6 <HAL_TIM_PWM_Start+0xfe>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2202      	movs	r2, #2
 800a5b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	6839      	ldr	r1, [r7, #0]
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f001 f886 	bl	800b6d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a38      	ldr	r2, [pc, #224]	@ (800a6ac <HAL_TIM_PWM_Start+0x1f4>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d018      	beq.n	800a600 <HAL_TIM_PWM_Start+0x148>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a37      	ldr	r2, [pc, #220]	@ (800a6b0 <HAL_TIM_PWM_Start+0x1f8>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d013      	beq.n	800a600 <HAL_TIM_PWM_Start+0x148>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	4a35      	ldr	r2, [pc, #212]	@ (800a6b4 <HAL_TIM_PWM_Start+0x1fc>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d00e      	beq.n	800a600 <HAL_TIM_PWM_Start+0x148>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a34      	ldr	r2, [pc, #208]	@ (800a6b8 <HAL_TIM_PWM_Start+0x200>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d009      	beq.n	800a600 <HAL_TIM_PWM_Start+0x148>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a32      	ldr	r2, [pc, #200]	@ (800a6bc <HAL_TIM_PWM_Start+0x204>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d004      	beq.n	800a600 <HAL_TIM_PWM_Start+0x148>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a31      	ldr	r2, [pc, #196]	@ (800a6c0 <HAL_TIM_PWM_Start+0x208>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d101      	bne.n	800a604 <HAL_TIM_PWM_Start+0x14c>
 800a600:	2301      	movs	r3, #1
 800a602:	e000      	b.n	800a606 <HAL_TIM_PWM_Start+0x14e>
 800a604:	2300      	movs	r3, #0
 800a606:	2b00      	cmp	r3, #0
 800a608:	d007      	beq.n	800a61a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a618:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4a23      	ldr	r2, [pc, #140]	@ (800a6ac <HAL_TIM_PWM_Start+0x1f4>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d01d      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a62c:	d018      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a24      	ldr	r2, [pc, #144]	@ (800a6c4 <HAL_TIM_PWM_Start+0x20c>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d013      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a22      	ldr	r2, [pc, #136]	@ (800a6c8 <HAL_TIM_PWM_Start+0x210>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d00e      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a1a      	ldr	r2, [pc, #104]	@ (800a6b0 <HAL_TIM_PWM_Start+0x1f8>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d009      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a18      	ldr	r2, [pc, #96]	@ (800a6b4 <HAL_TIM_PWM_Start+0x1fc>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d004      	beq.n	800a660 <HAL_TIM_PWM_Start+0x1a8>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a19      	ldr	r2, [pc, #100]	@ (800a6c0 <HAL_TIM_PWM_Start+0x208>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d115      	bne.n	800a68c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	689a      	ldr	r2, [r3, #8]
 800a666:	4b19      	ldr	r3, [pc, #100]	@ (800a6cc <HAL_TIM_PWM_Start+0x214>)
 800a668:	4013      	ands	r3, r2
 800a66a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2b06      	cmp	r3, #6
 800a670:	d015      	beq.n	800a69e <HAL_TIM_PWM_Start+0x1e6>
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a678:	d011      	beq.n	800a69e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681a      	ldr	r2, [r3, #0]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f042 0201 	orr.w	r2, r2, #1
 800a688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a68a:	e008      	b.n	800a69e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f042 0201 	orr.w	r2, r2, #1
 800a69a:	601a      	str	r2, [r3, #0]
 800a69c:	e000      	b.n	800a6a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a69e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a6a0:	2300      	movs	r3, #0
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3710      	adds	r7, #16
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	40012c00 	.word	0x40012c00
 800a6b0:	40013400 	.word	0x40013400
 800a6b4:	40014000 	.word	0x40014000
 800a6b8:	40014400 	.word	0x40014400
 800a6bc:	40014800 	.word	0x40014800
 800a6c0:	40015000 	.word	0x40015000
 800a6c4:	40000400 	.word	0x40000400
 800a6c8:	40000800 	.word	0x40000800
 800a6cc:	00010007 	.word	0x00010007

0800a6d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	f003 0302 	and.w	r3, r3, #2
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d020      	beq.n	800a734 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f003 0302 	and.w	r3, r3, #2
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d01b      	beq.n	800a734 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f06f 0202 	mvn.w	r2, #2
 800a704:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	699b      	ldr	r3, [r3, #24]
 800a712:	f003 0303 	and.w	r3, r3, #3
 800a716:	2b00      	cmp	r3, #0
 800a718:	d003      	beq.n	800a722 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f000 fb4a 	bl	800adb4 <HAL_TIM_IC_CaptureCallback>
 800a720:	e005      	b.n	800a72e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 fb3c 	bl	800ada0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 fb4d 	bl	800adc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2200      	movs	r2, #0
 800a732:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	f003 0304 	and.w	r3, r3, #4
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d020      	beq.n	800a780 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f003 0304 	and.w	r3, r3, #4
 800a744:	2b00      	cmp	r3, #0
 800a746:	d01b      	beq.n	800a780 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f06f 0204 	mvn.w	r2, #4
 800a750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2202      	movs	r2, #2
 800a756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	699b      	ldr	r3, [r3, #24]
 800a75e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a762:	2b00      	cmp	r3, #0
 800a764:	d003      	beq.n	800a76e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f000 fb24 	bl	800adb4 <HAL_TIM_IC_CaptureCallback>
 800a76c:	e005      	b.n	800a77a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 fb16 	bl	800ada0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 fb27 	bl	800adc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	f003 0308 	and.w	r3, r3, #8
 800a786:	2b00      	cmp	r3, #0
 800a788:	d020      	beq.n	800a7cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f003 0308 	and.w	r3, r3, #8
 800a790:	2b00      	cmp	r3, #0
 800a792:	d01b      	beq.n	800a7cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f06f 0208 	mvn.w	r2, #8
 800a79c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2204      	movs	r2, #4
 800a7a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	69db      	ldr	r3, [r3, #28]
 800a7aa:	f003 0303 	and.w	r3, r3, #3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d003      	beq.n	800a7ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 fafe 	bl	800adb4 <HAL_TIM_IC_CaptureCallback>
 800a7b8:	e005      	b.n	800a7c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 faf0 	bl	800ada0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 fb01 	bl	800adc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	f003 0310 	and.w	r3, r3, #16
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d020      	beq.n	800a818 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f003 0310 	and.w	r3, r3, #16
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d01b      	beq.n	800a818 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f06f 0210 	mvn.w	r2, #16
 800a7e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2208      	movs	r2, #8
 800a7ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	69db      	ldr	r3, [r3, #28]
 800a7f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d003      	beq.n	800a806 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fad8 	bl	800adb4 <HAL_TIM_IC_CaptureCallback>
 800a804:	e005      	b.n	800a812 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 faca 	bl	800ada0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 fadb 	bl	800adc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	f003 0301 	and.w	r3, r3, #1
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d00c      	beq.n	800a83c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f003 0301 	and.w	r3, r3, #1
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d007      	beq.n	800a83c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f06f 0201 	mvn.w	r2, #1
 800a834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f7fa fa1c 	bl	8004c74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a842:	2b00      	cmp	r3, #0
 800a844:	d104      	bne.n	800a850 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00c      	beq.n	800a86a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a856:	2b00      	cmp	r3, #0
 800a858:	d007      	beq.n	800a86a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f001 f885 	bl	800b974 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a870:	2b00      	cmp	r3, #0
 800a872:	d00c      	beq.n	800a88e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d007      	beq.n	800a88e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f001 f87d 	bl	800b988 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a894:	2b00      	cmp	r3, #0
 800a896:	d00c      	beq.n	800a8b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d007      	beq.n	800a8b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a8aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f000 fa95 	bl	800addc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	f003 0320 	and.w	r3, r3, #32
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00c      	beq.n	800a8d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f003 0320 	and.w	r3, r3, #32
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d007      	beq.n	800a8d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f06f 0220 	mvn.w	r2, #32
 800a8ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f001 f845 	bl	800b960 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d00c      	beq.n	800a8fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d007      	beq.n	800a8fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a8f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f001 f851 	bl	800b99c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00c      	beq.n	800a91e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d007      	beq.n	800a91e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f001 f849 	bl	800b9b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00c      	beq.n	800a942 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d007      	beq.n	800a942 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a93a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f001 f841 	bl	800b9c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d00c      	beq.n	800a966 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a952:	2b00      	cmp	r3, #0
 800a954:	d007      	beq.n	800a966 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a95e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f001 f839 	bl	800b9d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a966:	bf00      	nop
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
	...

0800a970 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b086      	sub	sp, #24
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a97c:	2300      	movs	r3, #0
 800a97e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a986:	2b01      	cmp	r3, #1
 800a988:	d101      	bne.n	800a98e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a98a:	2302      	movs	r3, #2
 800a98c:	e0ff      	b.n	800ab8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2201      	movs	r2, #1
 800a992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2b14      	cmp	r3, #20
 800a99a:	f200 80f0 	bhi.w	800ab7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a99e:	a201      	add	r2, pc, #4	@ (adr r2, 800a9a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a4:	0800a9f9 	.word	0x0800a9f9
 800a9a8:	0800ab7f 	.word	0x0800ab7f
 800a9ac:	0800ab7f 	.word	0x0800ab7f
 800a9b0:	0800ab7f 	.word	0x0800ab7f
 800a9b4:	0800aa39 	.word	0x0800aa39
 800a9b8:	0800ab7f 	.word	0x0800ab7f
 800a9bc:	0800ab7f 	.word	0x0800ab7f
 800a9c0:	0800ab7f 	.word	0x0800ab7f
 800a9c4:	0800aa7b 	.word	0x0800aa7b
 800a9c8:	0800ab7f 	.word	0x0800ab7f
 800a9cc:	0800ab7f 	.word	0x0800ab7f
 800a9d0:	0800ab7f 	.word	0x0800ab7f
 800a9d4:	0800aabb 	.word	0x0800aabb
 800a9d8:	0800ab7f 	.word	0x0800ab7f
 800a9dc:	0800ab7f 	.word	0x0800ab7f
 800a9e0:	0800ab7f 	.word	0x0800ab7f
 800a9e4:	0800aafd 	.word	0x0800aafd
 800a9e8:	0800ab7f 	.word	0x0800ab7f
 800a9ec:	0800ab7f 	.word	0x0800ab7f
 800a9f0:	0800ab7f 	.word	0x0800ab7f
 800a9f4:	0800ab3d 	.word	0x0800ab3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	68b9      	ldr	r1, [r7, #8]
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 faa0 	bl	800af44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	699a      	ldr	r2, [r3, #24]
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f042 0208 	orr.w	r2, r2, #8
 800aa12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	699a      	ldr	r2, [r3, #24]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f022 0204 	bic.w	r2, r2, #4
 800aa22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	6999      	ldr	r1, [r3, #24]
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	691a      	ldr	r2, [r3, #16]
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	619a      	str	r2, [r3, #24]
      break;
 800aa36:	e0a5      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68b9      	ldr	r1, [r7, #8]
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f000 fb1a 	bl	800b078 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	699a      	ldr	r2, [r3, #24]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	699a      	ldr	r2, [r3, #24]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	6999      	ldr	r1, [r3, #24]
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	021a      	lsls	r2, r3, #8
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	430a      	orrs	r2, r1
 800aa76:	619a      	str	r2, [r3, #24]
      break;
 800aa78:	e084      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	68b9      	ldr	r1, [r7, #8]
 800aa80:	4618      	mov	r0, r3
 800aa82:	f000 fb8d 	bl	800b1a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	69da      	ldr	r2, [r3, #28]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f042 0208 	orr.w	r2, r2, #8
 800aa94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	69da      	ldr	r2, [r3, #28]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f022 0204 	bic.w	r2, r2, #4
 800aaa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	69d9      	ldr	r1, [r3, #28]
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	691a      	ldr	r2, [r3, #16]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	430a      	orrs	r2, r1
 800aab6:	61da      	str	r2, [r3, #28]
      break;
 800aab8:	e064      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	68b9      	ldr	r1, [r7, #8]
 800aac0:	4618      	mov	r0, r3
 800aac2:	f000 fbff 	bl	800b2c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	69da      	ldr	r2, [r3, #28]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aad4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	69da      	ldr	r2, [r3, #28]
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aae4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	69d9      	ldr	r1, [r3, #28]
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	021a      	lsls	r2, r3, #8
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	430a      	orrs	r2, r1
 800aaf8:	61da      	str	r2, [r3, #28]
      break;
 800aafa:	e043      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	68b9      	ldr	r1, [r7, #8]
 800ab02:	4618      	mov	r0, r3
 800ab04:	f000 fc72 	bl	800b3ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f042 0208 	orr.w	r2, r2, #8
 800ab16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f022 0204 	bic.w	r2, r2, #4
 800ab26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	691a      	ldr	r2, [r3, #16]
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	430a      	orrs	r2, r1
 800ab38:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ab3a:	e023      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	68b9      	ldr	r1, [r7, #8]
 800ab42:	4618      	mov	r0, r3
 800ab44:	f000 fcbc 	bl	800b4c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab56:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab66:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	691b      	ldr	r3, [r3, #16]
 800ab72:	021a      	lsls	r2, r3, #8
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	430a      	orrs	r2, r1
 800ab7a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ab7c:	e002      	b.n	800ab84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	75fb      	strb	r3, [r7, #23]
      break;
 800ab82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3718      	adds	r7, #24
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop

0800ab98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abac:	2b01      	cmp	r3, #1
 800abae:	d101      	bne.n	800abb4 <HAL_TIM_ConfigClockSource+0x1c>
 800abb0:	2302      	movs	r3, #2
 800abb2:	e0e6      	b.n	800ad82 <HAL_TIM_ConfigClockSource+0x1ea>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2201      	movs	r2, #1
 800abb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2202      	movs	r2, #2
 800abc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689b      	ldr	r3, [r3, #8]
 800abca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800abd2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800abd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800abde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	68ba      	ldr	r2, [r7, #8]
 800abe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a67      	ldr	r2, [pc, #412]	@ (800ad8c <HAL_TIM_ConfigClockSource+0x1f4>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	f000 80b1 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800abf4:	4a65      	ldr	r2, [pc, #404]	@ (800ad8c <HAL_TIM_ConfigClockSource+0x1f4>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	f200 80b6 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800abfc:	4a64      	ldr	r2, [pc, #400]	@ (800ad90 <HAL_TIM_ConfigClockSource+0x1f8>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	f000 80a9 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac04:	4a62      	ldr	r2, [pc, #392]	@ (800ad90 <HAL_TIM_ConfigClockSource+0x1f8>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	f200 80ae 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac0c:	4a61      	ldr	r2, [pc, #388]	@ (800ad94 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	f000 80a1 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac14:	4a5f      	ldr	r2, [pc, #380]	@ (800ad94 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	f200 80a6 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac1c:	4a5e      	ldr	r2, [pc, #376]	@ (800ad98 <HAL_TIM_ConfigClockSource+0x200>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	f000 8099 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac24:	4a5c      	ldr	r2, [pc, #368]	@ (800ad98 <HAL_TIM_ConfigClockSource+0x200>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	f200 809e 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac2c:	4a5b      	ldr	r2, [pc, #364]	@ (800ad9c <HAL_TIM_ConfigClockSource+0x204>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	f000 8091 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac34:	4a59      	ldr	r2, [pc, #356]	@ (800ad9c <HAL_TIM_ConfigClockSource+0x204>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	f200 8096 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac3c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ac40:	f000 8089 	beq.w	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ac48:	f200 808e 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac50:	d03e      	beq.n	800acd0 <HAL_TIM_ConfigClockSource+0x138>
 800ac52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac56:	f200 8087 	bhi.w	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac5e:	f000 8086 	beq.w	800ad6e <HAL_TIM_ConfigClockSource+0x1d6>
 800ac62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac66:	d87f      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac68:	2b70      	cmp	r3, #112	@ 0x70
 800ac6a:	d01a      	beq.n	800aca2 <HAL_TIM_ConfigClockSource+0x10a>
 800ac6c:	2b70      	cmp	r3, #112	@ 0x70
 800ac6e:	d87b      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac70:	2b60      	cmp	r3, #96	@ 0x60
 800ac72:	d050      	beq.n	800ad16 <HAL_TIM_ConfigClockSource+0x17e>
 800ac74:	2b60      	cmp	r3, #96	@ 0x60
 800ac76:	d877      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac78:	2b50      	cmp	r3, #80	@ 0x50
 800ac7a:	d03c      	beq.n	800acf6 <HAL_TIM_ConfigClockSource+0x15e>
 800ac7c:	2b50      	cmp	r3, #80	@ 0x50
 800ac7e:	d873      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac80:	2b40      	cmp	r3, #64	@ 0x40
 800ac82:	d058      	beq.n	800ad36 <HAL_TIM_ConfigClockSource+0x19e>
 800ac84:	2b40      	cmp	r3, #64	@ 0x40
 800ac86:	d86f      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac88:	2b30      	cmp	r3, #48	@ 0x30
 800ac8a:	d064      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac8c:	2b30      	cmp	r3, #48	@ 0x30
 800ac8e:	d86b      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac90:	2b20      	cmp	r3, #32
 800ac92:	d060      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac94:	2b20      	cmp	r3, #32
 800ac96:	d867      	bhi.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d05c      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800ac9c:	2b10      	cmp	r3, #16
 800ac9e:	d05a      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0x1be>
 800aca0:	e062      	b.n	800ad68 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800acb2:	f000 fced 	bl	800b690 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800acc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	609a      	str	r2, [r3, #8]
      break;
 800acce:	e04f      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ace0:	f000 fcd6 	bl	800b690 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	689a      	ldr	r2, [r3, #8]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800acf2:	609a      	str	r2, [r3, #8]
      break;
 800acf4:	e03c      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad02:	461a      	mov	r2, r3
 800ad04:	f000 fc48 	bl	800b598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2150      	movs	r1, #80	@ 0x50
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f000 fca1 	bl	800b656 <TIM_ITRx_SetConfig>
      break;
 800ad14:	e02c      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad22:	461a      	mov	r2, r3
 800ad24:	f000 fc67 	bl	800b5f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2160      	movs	r1, #96	@ 0x60
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f000 fc91 	bl	800b656 <TIM_ITRx_SetConfig>
      break;
 800ad34:	e01c      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad42:	461a      	mov	r2, r3
 800ad44:	f000 fc28 	bl	800b598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	2140      	movs	r1, #64	@ 0x40
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f000 fc81 	bl	800b656 <TIM_ITRx_SetConfig>
      break;
 800ad54:	e00c      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4619      	mov	r1, r3
 800ad60:	4610      	mov	r0, r2
 800ad62:	f000 fc78 	bl	800b656 <TIM_ITRx_SetConfig>
      break;
 800ad66:	e003      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	73fb      	strb	r3, [r7, #15]
      break;
 800ad6c:	e000      	b.n	800ad70 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800ad6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2201      	movs	r2, #1
 800ad74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ad80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3710      	adds	r7, #16
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	bf00      	nop
 800ad8c:	00100070 	.word	0x00100070
 800ad90:	00100050 	.word	0x00100050
 800ad94:	00100040 	.word	0x00100040
 800ad98:	00100030 	.word	0x00100030
 800ad9c:	00100020 	.word	0x00100020

0800ada0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b083      	sub	sp, #12
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ada8:	bf00      	nop
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800adbc:	bf00      	nop
 800adbe:	370c      	adds	r7, #12
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr

0800adc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800add0:	bf00      	nop
 800add2:	370c      	adds	r7, #12
 800add4:	46bd      	mov	sp, r7
 800add6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adda:	4770      	bx	lr

0800addc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ade4:	bf00      	nop
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800adf0:	b480      	push	{r7}
 800adf2:	b085      	sub	sp, #20
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a48      	ldr	r2, [pc, #288]	@ (800af24 <TIM_Base_SetConfig+0x134>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d013      	beq.n	800ae30 <TIM_Base_SetConfig+0x40>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae0e:	d00f      	beq.n	800ae30 <TIM_Base_SetConfig+0x40>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a45      	ldr	r2, [pc, #276]	@ (800af28 <TIM_Base_SetConfig+0x138>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d00b      	beq.n	800ae30 <TIM_Base_SetConfig+0x40>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a44      	ldr	r2, [pc, #272]	@ (800af2c <TIM_Base_SetConfig+0x13c>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d007      	beq.n	800ae30 <TIM_Base_SetConfig+0x40>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a43      	ldr	r2, [pc, #268]	@ (800af30 <TIM_Base_SetConfig+0x140>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d003      	beq.n	800ae30 <TIM_Base_SetConfig+0x40>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a42      	ldr	r2, [pc, #264]	@ (800af34 <TIM_Base_SetConfig+0x144>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d108      	bne.n	800ae42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4a37      	ldr	r2, [pc, #220]	@ (800af24 <TIM_Base_SetConfig+0x134>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d01f      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae50:	d01b      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a34      	ldr	r2, [pc, #208]	@ (800af28 <TIM_Base_SetConfig+0x138>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d017      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a33      	ldr	r2, [pc, #204]	@ (800af2c <TIM_Base_SetConfig+0x13c>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d013      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a32      	ldr	r2, [pc, #200]	@ (800af30 <TIM_Base_SetConfig+0x140>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00f      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a32      	ldr	r2, [pc, #200]	@ (800af38 <TIM_Base_SetConfig+0x148>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d00b      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a31      	ldr	r2, [pc, #196]	@ (800af3c <TIM_Base_SetConfig+0x14c>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d007      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a30      	ldr	r2, [pc, #192]	@ (800af40 <TIM_Base_SetConfig+0x150>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d003      	beq.n	800ae8a <TIM_Base_SetConfig+0x9a>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a2b      	ldr	r2, [pc, #172]	@ (800af34 <TIM_Base_SetConfig+0x144>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d108      	bne.n	800ae9c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	689a      	ldr	r2, [r3, #8]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a18      	ldr	r2, [pc, #96]	@ (800af24 <TIM_Base_SetConfig+0x134>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d013      	beq.n	800aef0 <TIM_Base_SetConfig+0x100>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a19      	ldr	r2, [pc, #100]	@ (800af30 <TIM_Base_SetConfig+0x140>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d00f      	beq.n	800aef0 <TIM_Base_SetConfig+0x100>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a19      	ldr	r2, [pc, #100]	@ (800af38 <TIM_Base_SetConfig+0x148>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d00b      	beq.n	800aef0 <TIM_Base_SetConfig+0x100>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4a18      	ldr	r2, [pc, #96]	@ (800af3c <TIM_Base_SetConfig+0x14c>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d007      	beq.n	800aef0 <TIM_Base_SetConfig+0x100>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	4a17      	ldr	r2, [pc, #92]	@ (800af40 <TIM_Base_SetConfig+0x150>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d003      	beq.n	800aef0 <TIM_Base_SetConfig+0x100>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4a12      	ldr	r2, [pc, #72]	@ (800af34 <TIM_Base_SetConfig+0x144>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d103      	bne.n	800aef8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	691a      	ldr	r2, [r3, #16]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2201      	movs	r2, #1
 800aefc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	691b      	ldr	r3, [r3, #16]
 800af02:	f003 0301 	and.w	r3, r3, #1
 800af06:	2b01      	cmp	r3, #1
 800af08:	d105      	bne.n	800af16 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	f023 0201 	bic.w	r2, r3, #1
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	611a      	str	r2, [r3, #16]
  }
}
 800af16:	bf00      	nop
 800af18:	3714      	adds	r7, #20
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	40012c00 	.word	0x40012c00
 800af28:	40000400 	.word	0x40000400
 800af2c:	40000800 	.word	0x40000800
 800af30:	40013400 	.word	0x40013400
 800af34:	40015000 	.word	0x40015000
 800af38:	40014000 	.word	0x40014000
 800af3c:	40014400 	.word	0x40014400
 800af40:	40014800 	.word	0x40014800

0800af44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af44:	b480      	push	{r7}
 800af46:	b087      	sub	sp, #28
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a1b      	ldr	r3, [r3, #32]
 800af52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6a1b      	ldr	r3, [r3, #32]
 800af58:	f023 0201 	bic.w	r2, r3, #1
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	699b      	ldr	r3, [r3, #24]
 800af6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f023 0303 	bic.w	r3, r3, #3
 800af7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	4313      	orrs	r3, r2
 800af88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f023 0302 	bic.w	r3, r3, #2
 800af90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	697a      	ldr	r2, [r7, #20]
 800af98:	4313      	orrs	r3, r2
 800af9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	4a30      	ldr	r2, [pc, #192]	@ (800b060 <TIM_OC1_SetConfig+0x11c>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d013      	beq.n	800afcc <TIM_OC1_SetConfig+0x88>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	4a2f      	ldr	r2, [pc, #188]	@ (800b064 <TIM_OC1_SetConfig+0x120>)
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d00f      	beq.n	800afcc <TIM_OC1_SetConfig+0x88>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a2e      	ldr	r2, [pc, #184]	@ (800b068 <TIM_OC1_SetConfig+0x124>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d00b      	beq.n	800afcc <TIM_OC1_SetConfig+0x88>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a2d      	ldr	r2, [pc, #180]	@ (800b06c <TIM_OC1_SetConfig+0x128>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d007      	beq.n	800afcc <TIM_OC1_SetConfig+0x88>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a2c      	ldr	r2, [pc, #176]	@ (800b070 <TIM_OC1_SetConfig+0x12c>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d003      	beq.n	800afcc <TIM_OC1_SetConfig+0x88>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a2b      	ldr	r2, [pc, #172]	@ (800b074 <TIM_OC1_SetConfig+0x130>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d10c      	bne.n	800afe6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	f023 0308 	bic.w	r3, r3, #8
 800afd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	697a      	ldr	r2, [r7, #20]
 800afda:	4313      	orrs	r3, r2
 800afdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	f023 0304 	bic.w	r3, r3, #4
 800afe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	4a1d      	ldr	r2, [pc, #116]	@ (800b060 <TIM_OC1_SetConfig+0x11c>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d013      	beq.n	800b016 <TIM_OC1_SetConfig+0xd2>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4a1c      	ldr	r2, [pc, #112]	@ (800b064 <TIM_OC1_SetConfig+0x120>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d00f      	beq.n	800b016 <TIM_OC1_SetConfig+0xd2>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	4a1b      	ldr	r2, [pc, #108]	@ (800b068 <TIM_OC1_SetConfig+0x124>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d00b      	beq.n	800b016 <TIM_OC1_SetConfig+0xd2>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	4a1a      	ldr	r2, [pc, #104]	@ (800b06c <TIM_OC1_SetConfig+0x128>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d007      	beq.n	800b016 <TIM_OC1_SetConfig+0xd2>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	4a19      	ldr	r2, [pc, #100]	@ (800b070 <TIM_OC1_SetConfig+0x12c>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d003      	beq.n	800b016 <TIM_OC1_SetConfig+0xd2>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	4a18      	ldr	r2, [pc, #96]	@ (800b074 <TIM_OC1_SetConfig+0x130>)
 800b012:	4293      	cmp	r3, r2
 800b014:	d111      	bne.n	800b03a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b01c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b024:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	695b      	ldr	r3, [r3, #20]
 800b02a:	693a      	ldr	r2, [r7, #16]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	693a      	ldr	r2, [r7, #16]
 800b036:	4313      	orrs	r3, r2
 800b038:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	68fa      	ldr	r2, [r7, #12]
 800b044:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	685a      	ldr	r2, [r3, #4]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	697a      	ldr	r2, [r7, #20]
 800b052:	621a      	str	r2, [r3, #32]
}
 800b054:	bf00      	nop
 800b056:	371c      	adds	r7, #28
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr
 800b060:	40012c00 	.word	0x40012c00
 800b064:	40013400 	.word	0x40013400
 800b068:	40014000 	.word	0x40014000
 800b06c:	40014400 	.word	0x40014400
 800b070:	40014800 	.word	0x40014800
 800b074:	40015000 	.word	0x40015000

0800b078 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b078:	b480      	push	{r7}
 800b07a:	b087      	sub	sp, #28
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6a1b      	ldr	r3, [r3, #32]
 800b086:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6a1b      	ldr	r3, [r3, #32]
 800b08c:	f023 0210 	bic.w	r2, r3, #16
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	699b      	ldr	r3, [r3, #24]
 800b09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b0a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	021b      	lsls	r3, r3, #8
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	f023 0320 	bic.w	r3, r3, #32
 800b0c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	011b      	lsls	r3, r3, #4
 800b0ce:	697a      	ldr	r2, [r7, #20]
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a2c      	ldr	r2, [pc, #176]	@ (800b188 <TIM_OC2_SetConfig+0x110>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d007      	beq.n	800b0ec <TIM_OC2_SetConfig+0x74>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	4a2b      	ldr	r2, [pc, #172]	@ (800b18c <TIM_OC2_SetConfig+0x114>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d003      	beq.n	800b0ec <TIM_OC2_SetConfig+0x74>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	4a2a      	ldr	r2, [pc, #168]	@ (800b190 <TIM_OC2_SetConfig+0x118>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d10d      	bne.n	800b108 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	68db      	ldr	r3, [r3, #12]
 800b0f8:	011b      	lsls	r3, r3, #4
 800b0fa:	697a      	ldr	r2, [r7, #20]
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b106:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a1f      	ldr	r2, [pc, #124]	@ (800b188 <TIM_OC2_SetConfig+0x110>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d013      	beq.n	800b138 <TIM_OC2_SetConfig+0xc0>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4a1e      	ldr	r2, [pc, #120]	@ (800b18c <TIM_OC2_SetConfig+0x114>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d00f      	beq.n	800b138 <TIM_OC2_SetConfig+0xc0>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a1e      	ldr	r2, [pc, #120]	@ (800b194 <TIM_OC2_SetConfig+0x11c>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d00b      	beq.n	800b138 <TIM_OC2_SetConfig+0xc0>
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	4a1d      	ldr	r2, [pc, #116]	@ (800b198 <TIM_OC2_SetConfig+0x120>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d007      	beq.n	800b138 <TIM_OC2_SetConfig+0xc0>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	4a1c      	ldr	r2, [pc, #112]	@ (800b19c <TIM_OC2_SetConfig+0x124>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d003      	beq.n	800b138 <TIM_OC2_SetConfig+0xc0>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4a17      	ldr	r2, [pc, #92]	@ (800b190 <TIM_OC2_SetConfig+0x118>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d113      	bne.n	800b160 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b13e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	695b      	ldr	r3, [r3, #20]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	693a      	ldr	r2, [r7, #16]
 800b150:	4313      	orrs	r3, r2
 800b152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	699b      	ldr	r3, [r3, #24]
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	693a      	ldr	r2, [r7, #16]
 800b15c:	4313      	orrs	r3, r2
 800b15e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	693a      	ldr	r2, [r7, #16]
 800b164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	685a      	ldr	r2, [r3, #4]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	697a      	ldr	r2, [r7, #20]
 800b178:	621a      	str	r2, [r3, #32]
}
 800b17a:	bf00      	nop
 800b17c:	371c      	adds	r7, #28
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr
 800b186:	bf00      	nop
 800b188:	40012c00 	.word	0x40012c00
 800b18c:	40013400 	.word	0x40013400
 800b190:	40015000 	.word	0x40015000
 800b194:	40014000 	.word	0x40014000
 800b198:	40014400 	.word	0x40014400
 800b19c:	40014800 	.word	0x40014800

0800b1a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b087      	sub	sp, #28
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6a1b      	ldr	r3, [r3, #32]
 800b1ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6a1b      	ldr	r3, [r3, #32]
 800b1b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	69db      	ldr	r3, [r3, #28]
 800b1c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f023 0303 	bic.w	r3, r3, #3
 800b1da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	021b      	lsls	r3, r3, #8
 800b1f4:	697a      	ldr	r2, [r7, #20]
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a2b      	ldr	r2, [pc, #172]	@ (800b2ac <TIM_OC3_SetConfig+0x10c>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d007      	beq.n	800b212 <TIM_OC3_SetConfig+0x72>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a2a      	ldr	r2, [pc, #168]	@ (800b2b0 <TIM_OC3_SetConfig+0x110>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d003      	beq.n	800b212 <TIM_OC3_SetConfig+0x72>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4a29      	ldr	r2, [pc, #164]	@ (800b2b4 <TIM_OC3_SetConfig+0x114>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d10d      	bne.n	800b22e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b218:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	68db      	ldr	r3, [r3, #12]
 800b21e:	021b      	lsls	r3, r3, #8
 800b220:	697a      	ldr	r2, [r7, #20]
 800b222:	4313      	orrs	r3, r2
 800b224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b22c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a1e      	ldr	r2, [pc, #120]	@ (800b2ac <TIM_OC3_SetConfig+0x10c>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d013      	beq.n	800b25e <TIM_OC3_SetConfig+0xbe>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4a1d      	ldr	r2, [pc, #116]	@ (800b2b0 <TIM_OC3_SetConfig+0x110>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d00f      	beq.n	800b25e <TIM_OC3_SetConfig+0xbe>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	4a1d      	ldr	r2, [pc, #116]	@ (800b2b8 <TIM_OC3_SetConfig+0x118>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d00b      	beq.n	800b25e <TIM_OC3_SetConfig+0xbe>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	4a1c      	ldr	r2, [pc, #112]	@ (800b2bc <TIM_OC3_SetConfig+0x11c>)
 800b24a:	4293      	cmp	r3, r2
 800b24c:	d007      	beq.n	800b25e <TIM_OC3_SetConfig+0xbe>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	4a1b      	ldr	r2, [pc, #108]	@ (800b2c0 <TIM_OC3_SetConfig+0x120>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d003      	beq.n	800b25e <TIM_OC3_SetConfig+0xbe>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	4a16      	ldr	r2, [pc, #88]	@ (800b2b4 <TIM_OC3_SetConfig+0x114>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d113      	bne.n	800b286 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b26c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	695b      	ldr	r3, [r3, #20]
 800b272:	011b      	lsls	r3, r3, #4
 800b274:	693a      	ldr	r2, [r7, #16]
 800b276:	4313      	orrs	r3, r2
 800b278:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	011b      	lsls	r3, r3, #4
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	4313      	orrs	r3, r2
 800b284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	68fa      	ldr	r2, [r7, #12]
 800b290:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	697a      	ldr	r2, [r7, #20]
 800b29e:	621a      	str	r2, [r3, #32]
}
 800b2a0:	bf00      	nop
 800b2a2:	371c      	adds	r7, #28
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr
 800b2ac:	40012c00 	.word	0x40012c00
 800b2b0:	40013400 	.word	0x40013400
 800b2b4:	40015000 	.word	0x40015000
 800b2b8:	40014000 	.word	0x40014000
 800b2bc:	40014400 	.word	0x40014400
 800b2c0:	40014800 	.word	0x40014800

0800b2c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b087      	sub	sp, #28
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6a1b      	ldr	r3, [r3, #32]
 800b2d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6a1b      	ldr	r3, [r3, #32]
 800b2d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	69db      	ldr	r3, [r3, #28]
 800b2ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	021b      	lsls	r3, r3, #8
 800b306:	68fa      	ldr	r2, [r7, #12]
 800b308:	4313      	orrs	r3, r2
 800b30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b312:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	689b      	ldr	r3, [r3, #8]
 800b318:	031b      	lsls	r3, r3, #12
 800b31a:	697a      	ldr	r2, [r7, #20]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a2c      	ldr	r2, [pc, #176]	@ (800b3d4 <TIM_OC4_SetConfig+0x110>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d007      	beq.n	800b338 <TIM_OC4_SetConfig+0x74>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a2b      	ldr	r2, [pc, #172]	@ (800b3d8 <TIM_OC4_SetConfig+0x114>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d003      	beq.n	800b338 <TIM_OC4_SetConfig+0x74>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a2a      	ldr	r2, [pc, #168]	@ (800b3dc <TIM_OC4_SetConfig+0x118>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d10d      	bne.n	800b354 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b33e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	031b      	lsls	r3, r3, #12
 800b346:	697a      	ldr	r2, [r7, #20]
 800b348:	4313      	orrs	r3, r2
 800b34a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b352:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	4a1f      	ldr	r2, [pc, #124]	@ (800b3d4 <TIM_OC4_SetConfig+0x110>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d013      	beq.n	800b384 <TIM_OC4_SetConfig+0xc0>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	4a1e      	ldr	r2, [pc, #120]	@ (800b3d8 <TIM_OC4_SetConfig+0x114>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d00f      	beq.n	800b384 <TIM_OC4_SetConfig+0xc0>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	4a1e      	ldr	r2, [pc, #120]	@ (800b3e0 <TIM_OC4_SetConfig+0x11c>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d00b      	beq.n	800b384 <TIM_OC4_SetConfig+0xc0>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	4a1d      	ldr	r2, [pc, #116]	@ (800b3e4 <TIM_OC4_SetConfig+0x120>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d007      	beq.n	800b384 <TIM_OC4_SetConfig+0xc0>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	4a1c      	ldr	r2, [pc, #112]	@ (800b3e8 <TIM_OC4_SetConfig+0x124>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d003      	beq.n	800b384 <TIM_OC4_SetConfig+0xc0>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4a17      	ldr	r2, [pc, #92]	@ (800b3dc <TIM_OC4_SetConfig+0x118>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d113      	bne.n	800b3ac <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b38a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b392:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	695b      	ldr	r3, [r3, #20]
 800b398:	019b      	lsls	r3, r3, #6
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	4313      	orrs	r3, r2
 800b39e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	699b      	ldr	r3, [r3, #24]
 800b3a4:	019b      	lsls	r3, r3, #6
 800b3a6:	693a      	ldr	r2, [r7, #16]
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	685a      	ldr	r2, [r3, #4]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	697a      	ldr	r2, [r7, #20]
 800b3c4:	621a      	str	r2, [r3, #32]
}
 800b3c6:	bf00      	nop
 800b3c8:	371c      	adds	r7, #28
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr
 800b3d2:	bf00      	nop
 800b3d4:	40012c00 	.word	0x40012c00
 800b3d8:	40013400 	.word	0x40013400
 800b3dc:	40015000 	.word	0x40015000
 800b3e0:	40014000 	.word	0x40014000
 800b3e4:	40014400 	.word	0x40014400
 800b3e8:	40014800 	.word	0x40014800

0800b3ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b087      	sub	sp, #28
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6a1b      	ldr	r3, [r3, #32]
 800b3fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6a1b      	ldr	r3, [r3, #32]
 800b400:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b41a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b41e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	4313      	orrs	r3, r2
 800b428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b430:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	041b      	lsls	r3, r3, #16
 800b438:	693a      	ldr	r2, [r7, #16]
 800b43a:	4313      	orrs	r3, r2
 800b43c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	4a19      	ldr	r2, [pc, #100]	@ (800b4a8 <TIM_OC5_SetConfig+0xbc>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d013      	beq.n	800b46e <TIM_OC5_SetConfig+0x82>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	4a18      	ldr	r2, [pc, #96]	@ (800b4ac <TIM_OC5_SetConfig+0xc0>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d00f      	beq.n	800b46e <TIM_OC5_SetConfig+0x82>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	4a17      	ldr	r2, [pc, #92]	@ (800b4b0 <TIM_OC5_SetConfig+0xc4>)
 800b452:	4293      	cmp	r3, r2
 800b454:	d00b      	beq.n	800b46e <TIM_OC5_SetConfig+0x82>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a16      	ldr	r2, [pc, #88]	@ (800b4b4 <TIM_OC5_SetConfig+0xc8>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d007      	beq.n	800b46e <TIM_OC5_SetConfig+0x82>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4a15      	ldr	r2, [pc, #84]	@ (800b4b8 <TIM_OC5_SetConfig+0xcc>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d003      	beq.n	800b46e <TIM_OC5_SetConfig+0x82>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a14      	ldr	r2, [pc, #80]	@ (800b4bc <TIM_OC5_SetConfig+0xd0>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d109      	bne.n	800b482 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b474:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	695b      	ldr	r3, [r3, #20]
 800b47a:	021b      	lsls	r3, r3, #8
 800b47c:	697a      	ldr	r2, [r7, #20]
 800b47e:	4313      	orrs	r3, r2
 800b480:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	697a      	ldr	r2, [r7, #20]
 800b486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	68fa      	ldr	r2, [r7, #12]
 800b48c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	685a      	ldr	r2, [r3, #4]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	621a      	str	r2, [r3, #32]
}
 800b49c:	bf00      	nop
 800b49e:	371c      	adds	r7, #28
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr
 800b4a8:	40012c00 	.word	0x40012c00
 800b4ac:	40013400 	.word	0x40013400
 800b4b0:	40014000 	.word	0x40014000
 800b4b4:	40014400 	.word	0x40014400
 800b4b8:	40014800 	.word	0x40014800
 800b4bc:	40015000 	.word	0x40015000

0800b4c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b087      	sub	sp, #28
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6a1b      	ldr	r3, [r3, #32]
 800b4ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6a1b      	ldr	r3, [r3, #32]
 800b4d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	685b      	ldr	r3, [r3, #4]
 800b4e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	021b      	lsls	r3, r3, #8
 800b4fa:	68fa      	ldr	r2, [r7, #12]
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b506:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	689b      	ldr	r3, [r3, #8]
 800b50c:	051b      	lsls	r3, r3, #20
 800b50e:	693a      	ldr	r2, [r7, #16]
 800b510:	4313      	orrs	r3, r2
 800b512:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	4a1a      	ldr	r2, [pc, #104]	@ (800b580 <TIM_OC6_SetConfig+0xc0>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d013      	beq.n	800b544 <TIM_OC6_SetConfig+0x84>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	4a19      	ldr	r2, [pc, #100]	@ (800b584 <TIM_OC6_SetConfig+0xc4>)
 800b520:	4293      	cmp	r3, r2
 800b522:	d00f      	beq.n	800b544 <TIM_OC6_SetConfig+0x84>
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	4a18      	ldr	r2, [pc, #96]	@ (800b588 <TIM_OC6_SetConfig+0xc8>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d00b      	beq.n	800b544 <TIM_OC6_SetConfig+0x84>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	4a17      	ldr	r2, [pc, #92]	@ (800b58c <TIM_OC6_SetConfig+0xcc>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d007      	beq.n	800b544 <TIM_OC6_SetConfig+0x84>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a16      	ldr	r2, [pc, #88]	@ (800b590 <TIM_OC6_SetConfig+0xd0>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d003      	beq.n	800b544 <TIM_OC6_SetConfig+0x84>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a15      	ldr	r2, [pc, #84]	@ (800b594 <TIM_OC6_SetConfig+0xd4>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d109      	bne.n	800b558 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b54a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	695b      	ldr	r3, [r3, #20]
 800b550:	029b      	lsls	r3, r3, #10
 800b552:	697a      	ldr	r2, [r7, #20]
 800b554:	4313      	orrs	r3, r2
 800b556:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	697a      	ldr	r2, [r7, #20]
 800b55c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	68fa      	ldr	r2, [r7, #12]
 800b562:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	685a      	ldr	r2, [r3, #4]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	693a      	ldr	r2, [r7, #16]
 800b570:	621a      	str	r2, [r3, #32]
}
 800b572:	bf00      	nop
 800b574:	371c      	adds	r7, #28
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr
 800b57e:	bf00      	nop
 800b580:	40012c00 	.word	0x40012c00
 800b584:	40013400 	.word	0x40013400
 800b588:	40014000 	.word	0x40014000
 800b58c:	40014400 	.word	0x40014400
 800b590:	40014800 	.word	0x40014800
 800b594:	40015000 	.word	0x40015000

0800b598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b598:	b480      	push	{r7}
 800b59a:	b087      	sub	sp, #28
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6a1b      	ldr	r3, [r3, #32]
 800b5a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	6a1b      	ldr	r3, [r3, #32]
 800b5ae:	f023 0201 	bic.w	r2, r3, #1
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	699b      	ldr	r3, [r3, #24]
 800b5ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b5c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	011b      	lsls	r3, r3, #4
 800b5c8:	693a      	ldr	r2, [r7, #16]
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	f023 030a 	bic.w	r3, r3, #10
 800b5d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b5d6:	697a      	ldr	r2, [r7, #20]
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	693a      	ldr	r2, [r7, #16]
 800b5e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	697a      	ldr	r2, [r7, #20]
 800b5e8:	621a      	str	r2, [r3, #32]
}
 800b5ea:	bf00      	nop
 800b5ec:	371c      	adds	r7, #28
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr

0800b5f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5f6:	b480      	push	{r7}
 800b5f8:	b087      	sub	sp, #28
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	60f8      	str	r0, [r7, #12]
 800b5fe:	60b9      	str	r1, [r7, #8]
 800b600:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6a1b      	ldr	r3, [r3, #32]
 800b606:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6a1b      	ldr	r3, [r3, #32]
 800b60c:	f023 0210 	bic.w	r2, r3, #16
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	699b      	ldr	r3, [r3, #24]
 800b618:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	031b      	lsls	r3, r3, #12
 800b626:	693a      	ldr	r2, [r7, #16]
 800b628:	4313      	orrs	r3, r2
 800b62a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b632:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	011b      	lsls	r3, r3, #4
 800b638:	697a      	ldr	r2, [r7, #20]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	697a      	ldr	r2, [r7, #20]
 800b648:	621a      	str	r2, [r3, #32]
}
 800b64a:	bf00      	nop
 800b64c:	371c      	adds	r7, #28
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b656:	b480      	push	{r7}
 800b658:	b085      	sub	sp, #20
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
 800b65e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b66c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b670:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b672:	683a      	ldr	r2, [r7, #0]
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	4313      	orrs	r3, r2
 800b678:	f043 0307 	orr.w	r3, r3, #7
 800b67c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	68fa      	ldr	r2, [r7, #12]
 800b682:	609a      	str	r2, [r3, #8]
}
 800b684:	bf00      	nop
 800b686:	3714      	adds	r7, #20
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b690:	b480      	push	{r7}
 800b692:	b087      	sub	sp, #28
 800b694:	af00      	add	r7, sp, #0
 800b696:	60f8      	str	r0, [r7, #12]
 800b698:	60b9      	str	r1, [r7, #8]
 800b69a:	607a      	str	r2, [r7, #4]
 800b69c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	689b      	ldr	r3, [r3, #8]
 800b6a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b6aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	021a      	lsls	r2, r3, #8
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	431a      	orrs	r2, r3
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4313      	orrs	r3, r2
 800b6b8:	697a      	ldr	r2, [r7, #20]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	697a      	ldr	r2, [r7, #20]
 800b6c2:	609a      	str	r2, [r3, #8]
}
 800b6c4:	bf00      	nop
 800b6c6:	371c      	adds	r7, #28
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b087      	sub	sp, #28
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	f003 031f 	and.w	r3, r3, #31
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6a1a      	ldr	r2, [r3, #32]
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	43db      	mvns	r3, r3
 800b6f2:	401a      	ands	r2, r3
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6a1a      	ldr	r2, [r3, #32]
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f003 031f 	and.w	r3, r3, #31
 800b702:	6879      	ldr	r1, [r7, #4]
 800b704:	fa01 f303 	lsl.w	r3, r1, r3
 800b708:	431a      	orrs	r2, r3
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	621a      	str	r2, [r3, #32]
}
 800b70e:	bf00      	nop
 800b710:	371c      	adds	r7, #28
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr
	...

0800b71c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d101      	bne.n	800b734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b730:	2302      	movs	r3, #2
 800b732:	e06f      	b.n	800b814 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2201      	movs	r2, #1
 800b738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2202      	movs	r2, #2
 800b740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	685b      	ldr	r3, [r3, #4]
 800b74a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	4a31      	ldr	r2, [pc, #196]	@ (800b820 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d009      	beq.n	800b772 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4a30      	ldr	r2, [pc, #192]	@ (800b824 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b764:	4293      	cmp	r3, r2
 800b766:	d004      	beq.n	800b772 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4a2e      	ldr	r2, [pc, #184]	@ (800b828 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d108      	bne.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b778:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	4313      	orrs	r3, r2
 800b782:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b78a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b78e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	4313      	orrs	r3, r2
 800b798:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	4a1e      	ldr	r2, [pc, #120]	@ (800b820 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d01d      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7b4:	d018      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a1c      	ldr	r2, [pc, #112]	@ (800b82c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d013      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	4a1a      	ldr	r2, [pc, #104]	@ (800b830 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d00e      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a15      	ldr	r2, [pc, #84]	@ (800b824 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d009      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4a16      	ldr	r2, [pc, #88]	@ (800b834 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d004      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	4a11      	ldr	r2, [pc, #68]	@ (800b828 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d10c      	bne.n	800b802 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	689b      	ldr	r3, [r3, #8]
 800b7f4:	68ba      	ldr	r2, [r7, #8]
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	68ba      	ldr	r2, [r7, #8]
 800b800:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2201      	movs	r2, #1
 800b806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b812:	2300      	movs	r3, #0
}
 800b814:	4618      	mov	r0, r3
 800b816:	3714      	adds	r7, #20
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr
 800b820:	40012c00 	.word	0x40012c00
 800b824:	40013400 	.word	0x40013400
 800b828:	40015000 	.word	0x40015000
 800b82c:	40000400 	.word	0x40000400
 800b830:	40000800 	.word	0x40000800
 800b834:	40014000 	.word	0x40014000

0800b838 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b838:	b480      	push	{r7}
 800b83a:	b085      	sub	sp, #20
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
 800b840:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b842:	2300      	movs	r3, #0
 800b844:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	d101      	bne.n	800b854 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b850:	2302      	movs	r3, #2
 800b852:	e078      	b.n	800b946 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2201      	movs	r2, #1
 800b858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	68db      	ldr	r3, [r3, #12]
 800b866:	4313      	orrs	r3, r2
 800b868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	4313      	orrs	r3, r2
 800b876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	4313      	orrs	r3, r2
 800b884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4313      	orrs	r3, r2
 800b892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	691b      	ldr	r3, [r3, #16]
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	695b      	ldr	r3, [r3, #20]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	699b      	ldr	r3, [r3, #24]
 800b8c8:	041b      	lsls	r3, r3, #16
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	69db      	ldr	r3, [r3, #28]
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a1c      	ldr	r2, [pc, #112]	@ (800b954 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d009      	beq.n	800b8fa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b958 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d004      	beq.n	800b8fa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	4a19      	ldr	r2, [pc, #100]	@ (800b95c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	d11c      	bne.n	800b934 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b904:	051b      	lsls	r3, r3, #20
 800b906:	4313      	orrs	r3, r2
 800b908:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	6a1b      	ldr	r3, [r3, #32]
 800b914:	4313      	orrs	r3, r2
 800b916:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b922:	4313      	orrs	r3, r2
 800b924:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b930:	4313      	orrs	r3, r2
 800b932:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	68fa      	ldr	r2, [r7, #12]
 800b93a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b944:	2300      	movs	r3, #0
}
 800b946:	4618      	mov	r0, r3
 800b948:	3714      	adds	r7, #20
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop
 800b954:	40012c00 	.word	0x40012c00
 800b958:	40013400 	.word	0x40013400
 800b95c:	40015000 	.word	0x40015000

0800b960 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b960:	b480      	push	{r7}
 800b962:	b083      	sub	sp, #12
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b968:	bf00      	nop
 800b96a:	370c      	adds	r7, #12
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b974:	b480      	push	{r7}
 800b976:	b083      	sub	sp, #12
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b990:	bf00      	nop
 800b992:	370c      	adds	r7, #12
 800b994:	46bd      	mov	sp, r7
 800b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99a:	4770      	bx	lr

0800b99c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b083      	sub	sp, #12
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b9a4:	bf00      	nop
 800b9a6:	370c      	adds	r7, #12
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b9b8:	bf00      	nop
 800b9ba:	370c      	adds	r7, #12
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b9cc:	bf00      	nop
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr

0800b9d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b083      	sub	sp, #12
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b9e0:	bf00      	nop
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <_ZdlPvj>:
 800b9ec:	f000 b804 	b.w	800b9f8 <_ZdlPv>

0800b9f0 <_ZdaPv>:
 800b9f0:	f000 b802 	b.w	800b9f8 <_ZdlPv>

0800b9f4 <_Znaj>:
 800b9f4:	f000 b802 	b.w	800b9fc <_Znwj>

0800b9f8 <_ZdlPv>:
 800b9f8:	f001 b894 	b.w	800cb24 <free>

0800b9fc <_Znwj>:
 800b9fc:	2801      	cmp	r0, #1
 800b9fe:	bf38      	it	cc
 800ba00:	2001      	movcc	r0, #1
 800ba02:	b510      	push	{r4, lr}
 800ba04:	4604      	mov	r4, r0
 800ba06:	4620      	mov	r0, r4
 800ba08:	f001 f884 	bl	800cb14 <malloc>
 800ba0c:	b100      	cbz	r0, 800ba10 <_Znwj+0x14>
 800ba0e:	bd10      	pop	{r4, pc}
 800ba10:	f000 f806 	bl	800ba20 <_ZSt15get_new_handlerv>
 800ba14:	b908      	cbnz	r0, 800ba1a <_Znwj+0x1e>
 800ba16:	f001 f875 	bl	800cb04 <abort>
 800ba1a:	4780      	blx	r0
 800ba1c:	e7f3      	b.n	800ba06 <_Znwj+0xa>
	...

0800ba20 <_ZSt15get_new_handlerv>:
 800ba20:	4b02      	ldr	r3, [pc, #8]	@ (800ba2c <_ZSt15get_new_handlerv+0xc>)
 800ba22:	6818      	ldr	r0, [r3, #0]
 800ba24:	f3bf 8f5b 	dmb	ish
 800ba28:	4770      	bx	lr
 800ba2a:	bf00      	nop
 800ba2c:	20000830 	.word	0x20000830

0800ba30 <pow>:
 800ba30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba32:	ed2d 8b02 	vpush	{d8}
 800ba36:	eeb0 8a40 	vmov.f32	s16, s0
 800ba3a:	eef0 8a60 	vmov.f32	s17, s1
 800ba3e:	ec55 4b11 	vmov	r4, r5, d1
 800ba42:	f000 f979 	bl	800bd38 <__ieee754_pow>
 800ba46:	4622      	mov	r2, r4
 800ba48:	462b      	mov	r3, r5
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	4629      	mov	r1, r5
 800ba4e:	ec57 6b10 	vmov	r6, r7, d0
 800ba52:	f7f5 f837 	bl	8000ac4 <__aeabi_dcmpun>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d13b      	bne.n	800bad2 <pow+0xa2>
 800ba5a:	ec51 0b18 	vmov	r0, r1, d8
 800ba5e:	2200      	movs	r2, #0
 800ba60:	2300      	movs	r3, #0
 800ba62:	f7f4 fffd 	bl	8000a60 <__aeabi_dcmpeq>
 800ba66:	b1b8      	cbz	r0, 800ba98 <pow+0x68>
 800ba68:	2200      	movs	r2, #0
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	4620      	mov	r0, r4
 800ba6e:	4629      	mov	r1, r5
 800ba70:	f7f4 fff6 	bl	8000a60 <__aeabi_dcmpeq>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d146      	bne.n	800bb06 <pow+0xd6>
 800ba78:	ec45 4b10 	vmov	d0, r4, r5
 800ba7c:	f000 f886 	bl	800bb8c <finite>
 800ba80:	b338      	cbz	r0, 800bad2 <pow+0xa2>
 800ba82:	2200      	movs	r2, #0
 800ba84:	2300      	movs	r3, #0
 800ba86:	4620      	mov	r0, r4
 800ba88:	4629      	mov	r1, r5
 800ba8a:	f7f4 fff3 	bl	8000a74 <__aeabi_dcmplt>
 800ba8e:	b300      	cbz	r0, 800bad2 <pow+0xa2>
 800ba90:	f001 f95a 	bl	800cd48 <__errno>
 800ba94:	2322      	movs	r3, #34	@ 0x22
 800ba96:	e01b      	b.n	800bad0 <pow+0xa0>
 800ba98:	ec47 6b10 	vmov	d0, r6, r7
 800ba9c:	f000 f876 	bl	800bb8c <finite>
 800baa0:	b9e0      	cbnz	r0, 800badc <pow+0xac>
 800baa2:	eeb0 0a48 	vmov.f32	s0, s16
 800baa6:	eef0 0a68 	vmov.f32	s1, s17
 800baaa:	f000 f86f 	bl	800bb8c <finite>
 800baae:	b1a8      	cbz	r0, 800badc <pow+0xac>
 800bab0:	ec45 4b10 	vmov	d0, r4, r5
 800bab4:	f000 f86a 	bl	800bb8c <finite>
 800bab8:	b180      	cbz	r0, 800badc <pow+0xac>
 800baba:	4632      	mov	r2, r6
 800babc:	463b      	mov	r3, r7
 800babe:	4630      	mov	r0, r6
 800bac0:	4639      	mov	r1, r7
 800bac2:	f7f4 ffff 	bl	8000ac4 <__aeabi_dcmpun>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d0e2      	beq.n	800ba90 <pow+0x60>
 800baca:	f001 f93d 	bl	800cd48 <__errno>
 800bace:	2321      	movs	r3, #33	@ 0x21
 800bad0:	6003      	str	r3, [r0, #0]
 800bad2:	ecbd 8b02 	vpop	{d8}
 800bad6:	ec47 6b10 	vmov	d0, r6, r7
 800bada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800badc:	2200      	movs	r2, #0
 800bade:	2300      	movs	r3, #0
 800bae0:	4630      	mov	r0, r6
 800bae2:	4639      	mov	r1, r7
 800bae4:	f7f4 ffbc 	bl	8000a60 <__aeabi_dcmpeq>
 800bae8:	2800      	cmp	r0, #0
 800baea:	d0f2      	beq.n	800bad2 <pow+0xa2>
 800baec:	eeb0 0a48 	vmov.f32	s0, s16
 800baf0:	eef0 0a68 	vmov.f32	s1, s17
 800baf4:	f000 f84a 	bl	800bb8c <finite>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	d0ea      	beq.n	800bad2 <pow+0xa2>
 800bafc:	ec45 4b10 	vmov	d0, r4, r5
 800bb00:	f000 f844 	bl	800bb8c <finite>
 800bb04:	e7c3      	b.n	800ba8e <pow+0x5e>
 800bb06:	4f01      	ldr	r7, [pc, #4]	@ (800bb0c <pow+0xdc>)
 800bb08:	2600      	movs	r6, #0
 800bb0a:	e7e2      	b.n	800bad2 <pow+0xa2>
 800bb0c:	3ff00000 	.word	0x3ff00000

0800bb10 <fmodf>:
 800bb10:	b508      	push	{r3, lr}
 800bb12:	ed2d 8b02 	vpush	{d8}
 800bb16:	eef0 8a40 	vmov.f32	s17, s0
 800bb1a:	eeb0 8a60 	vmov.f32	s16, s1
 800bb1e:	f000 fe57 	bl	800c7d0 <__ieee754_fmodf>
 800bb22:	eef4 8a48 	vcmp.f32	s17, s16
 800bb26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb2a:	d60c      	bvs.n	800bb46 <fmodf+0x36>
 800bb2c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bb4c <fmodf+0x3c>
 800bb30:	eeb4 8a68 	vcmp.f32	s16, s17
 800bb34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb38:	d105      	bne.n	800bb46 <fmodf+0x36>
 800bb3a:	f001 f905 	bl	800cd48 <__errno>
 800bb3e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bb42:	2321      	movs	r3, #33	@ 0x21
 800bb44:	6003      	str	r3, [r0, #0]
 800bb46:	ecbd 8b02 	vpop	{d8}
 800bb4a:	bd08      	pop	{r3, pc}
 800bb4c:	00000000 	.word	0x00000000

0800bb50 <sqrtf>:
 800bb50:	b508      	push	{r3, lr}
 800bb52:	ed2d 8b02 	vpush	{d8}
 800bb56:	eeb0 8a40 	vmov.f32	s16, s0
 800bb5a:	f000 f8a3 	bl	800bca4 <__ieee754_sqrtf>
 800bb5e:	eeb4 8a48 	vcmp.f32	s16, s16
 800bb62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb66:	d60c      	bvs.n	800bb82 <sqrtf+0x32>
 800bb68:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bb88 <sqrtf+0x38>
 800bb6c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bb70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb74:	d505      	bpl.n	800bb82 <sqrtf+0x32>
 800bb76:	f001 f8e7 	bl	800cd48 <__errno>
 800bb7a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bb7e:	2321      	movs	r3, #33	@ 0x21
 800bb80:	6003      	str	r3, [r0, #0]
 800bb82:	ecbd 8b02 	vpop	{d8}
 800bb86:	bd08      	pop	{r3, pc}
 800bb88:	00000000 	.word	0x00000000

0800bb8c <finite>:
 800bb8c:	b082      	sub	sp, #8
 800bb8e:	ed8d 0b00 	vstr	d0, [sp]
 800bb92:	9801      	ldr	r0, [sp, #4]
 800bb94:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800bb98:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800bb9c:	0fc0      	lsrs	r0, r0, #31
 800bb9e:	b002      	add	sp, #8
 800bba0:	4770      	bx	lr
 800bba2:	0000      	movs	r0, r0
 800bba4:	0000      	movs	r0, r0
	...

0800bba8 <scalbn>:
 800bba8:	b570      	push	{r4, r5, r6, lr}
 800bbaa:	ec55 4b10 	vmov	r4, r5, d0
 800bbae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bbb2:	4606      	mov	r6, r0
 800bbb4:	462b      	mov	r3, r5
 800bbb6:	b991      	cbnz	r1, 800bbde <scalbn+0x36>
 800bbb8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bbbc:	4323      	orrs	r3, r4
 800bbbe:	d03d      	beq.n	800bc3c <scalbn+0x94>
 800bbc0:	4b35      	ldr	r3, [pc, #212]	@ (800bc98 <scalbn+0xf0>)
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	f7f4 fce2 	bl	8000590 <__aeabi_dmul>
 800bbcc:	4b33      	ldr	r3, [pc, #204]	@ (800bc9c <scalbn+0xf4>)
 800bbce:	429e      	cmp	r6, r3
 800bbd0:	4604      	mov	r4, r0
 800bbd2:	460d      	mov	r5, r1
 800bbd4:	da0f      	bge.n	800bbf6 <scalbn+0x4e>
 800bbd6:	a328      	add	r3, pc, #160	@ (adr r3, 800bc78 <scalbn+0xd0>)
 800bbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbdc:	e01e      	b.n	800bc1c <scalbn+0x74>
 800bbde:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800bbe2:	4291      	cmp	r1, r2
 800bbe4:	d10b      	bne.n	800bbfe <scalbn+0x56>
 800bbe6:	4622      	mov	r2, r4
 800bbe8:	4620      	mov	r0, r4
 800bbea:	4629      	mov	r1, r5
 800bbec:	f7f4 fb1a 	bl	8000224 <__adddf3>
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	460d      	mov	r5, r1
 800bbf4:	e022      	b.n	800bc3c <scalbn+0x94>
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800bbfc:	3936      	subs	r1, #54	@ 0x36
 800bbfe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800bc02:	4296      	cmp	r6, r2
 800bc04:	dd0d      	ble.n	800bc22 <scalbn+0x7a>
 800bc06:	2d00      	cmp	r5, #0
 800bc08:	a11d      	add	r1, pc, #116	@ (adr r1, 800bc80 <scalbn+0xd8>)
 800bc0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc0e:	da02      	bge.n	800bc16 <scalbn+0x6e>
 800bc10:	a11d      	add	r1, pc, #116	@ (adr r1, 800bc88 <scalbn+0xe0>)
 800bc12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc16:	a31a      	add	r3, pc, #104	@ (adr r3, 800bc80 <scalbn+0xd8>)
 800bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1c:	f7f4 fcb8 	bl	8000590 <__aeabi_dmul>
 800bc20:	e7e6      	b.n	800bbf0 <scalbn+0x48>
 800bc22:	1872      	adds	r2, r6, r1
 800bc24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bc28:	428a      	cmp	r2, r1
 800bc2a:	dcec      	bgt.n	800bc06 <scalbn+0x5e>
 800bc2c:	2a00      	cmp	r2, #0
 800bc2e:	dd08      	ble.n	800bc42 <scalbn+0x9a>
 800bc30:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bc34:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bc38:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc3c:	ec45 4b10 	vmov	d0, r4, r5
 800bc40:	bd70      	pop	{r4, r5, r6, pc}
 800bc42:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bc46:	da08      	bge.n	800bc5a <scalbn+0xb2>
 800bc48:	2d00      	cmp	r5, #0
 800bc4a:	a10b      	add	r1, pc, #44	@ (adr r1, 800bc78 <scalbn+0xd0>)
 800bc4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc50:	dac1      	bge.n	800bbd6 <scalbn+0x2e>
 800bc52:	a10f      	add	r1, pc, #60	@ (adr r1, 800bc90 <scalbn+0xe8>)
 800bc54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc58:	e7bd      	b.n	800bbd6 <scalbn+0x2e>
 800bc5a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bc5e:	3236      	adds	r2, #54	@ 0x36
 800bc60:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bc64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc68:	4620      	mov	r0, r4
 800bc6a:	4b0d      	ldr	r3, [pc, #52]	@ (800bca0 <scalbn+0xf8>)
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	2200      	movs	r2, #0
 800bc70:	e7d4      	b.n	800bc1c <scalbn+0x74>
 800bc72:	bf00      	nop
 800bc74:	f3af 8000 	nop.w
 800bc78:	c2f8f359 	.word	0xc2f8f359
 800bc7c:	01a56e1f 	.word	0x01a56e1f
 800bc80:	8800759c 	.word	0x8800759c
 800bc84:	7e37e43c 	.word	0x7e37e43c
 800bc88:	8800759c 	.word	0x8800759c
 800bc8c:	fe37e43c 	.word	0xfe37e43c
 800bc90:	c2f8f359 	.word	0xc2f8f359
 800bc94:	81a56e1f 	.word	0x81a56e1f
 800bc98:	43500000 	.word	0x43500000
 800bc9c:	ffff3cb0 	.word	0xffff3cb0
 800bca0:	3c900000 	.word	0x3c900000

0800bca4 <__ieee754_sqrtf>:
 800bca4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bca8:	4770      	bx	lr
	...

0800bcac <floorf>:
 800bcac:	ee10 3a10 	vmov	r3, s0
 800bcb0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bcb4:	3a7f      	subs	r2, #127	@ 0x7f
 800bcb6:	2a16      	cmp	r2, #22
 800bcb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bcbc:	dc2b      	bgt.n	800bd16 <floorf+0x6a>
 800bcbe:	2a00      	cmp	r2, #0
 800bcc0:	da12      	bge.n	800bce8 <floorf+0x3c>
 800bcc2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bd28 <floorf+0x7c>
 800bcc6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bcca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd2:	dd06      	ble.n	800bce2 <floorf+0x36>
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	da24      	bge.n	800bd22 <floorf+0x76>
 800bcd8:	2900      	cmp	r1, #0
 800bcda:	4b14      	ldr	r3, [pc, #80]	@ (800bd2c <floorf+0x80>)
 800bcdc:	bf08      	it	eq
 800bcde:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800bce2:	ee00 3a10 	vmov	s0, r3
 800bce6:	4770      	bx	lr
 800bce8:	4911      	ldr	r1, [pc, #68]	@ (800bd30 <floorf+0x84>)
 800bcea:	4111      	asrs	r1, r2
 800bcec:	420b      	tst	r3, r1
 800bcee:	d0fa      	beq.n	800bce6 <floorf+0x3a>
 800bcf0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800bd28 <floorf+0x7c>
 800bcf4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bcf8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bcfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd00:	ddef      	ble.n	800bce2 <floorf+0x36>
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	bfbe      	ittt	lt
 800bd06:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800bd0a:	fa40 f202 	asrlt.w	r2, r0, r2
 800bd0e:	189b      	addlt	r3, r3, r2
 800bd10:	ea23 0301 	bic.w	r3, r3, r1
 800bd14:	e7e5      	b.n	800bce2 <floorf+0x36>
 800bd16:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bd1a:	d3e4      	bcc.n	800bce6 <floorf+0x3a>
 800bd1c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bd20:	4770      	bx	lr
 800bd22:	2300      	movs	r3, #0
 800bd24:	e7dd      	b.n	800bce2 <floorf+0x36>
 800bd26:	bf00      	nop
 800bd28:	7149f2ca 	.word	0x7149f2ca
 800bd2c:	bf800000 	.word	0xbf800000
 800bd30:	007fffff 	.word	0x007fffff
 800bd34:	00000000 	.word	0x00000000

0800bd38 <__ieee754_pow>:
 800bd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	b091      	sub	sp, #68	@ 0x44
 800bd3e:	ed8d 1b00 	vstr	d1, [sp]
 800bd42:	e9dd 1900 	ldrd	r1, r9, [sp]
 800bd46:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800bd4a:	ea5a 0001 	orrs.w	r0, sl, r1
 800bd4e:	ec57 6b10 	vmov	r6, r7, d0
 800bd52:	d113      	bne.n	800bd7c <__ieee754_pow+0x44>
 800bd54:	19b3      	adds	r3, r6, r6
 800bd56:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800bd5a:	4152      	adcs	r2, r2
 800bd5c:	4298      	cmp	r0, r3
 800bd5e:	4b98      	ldr	r3, [pc, #608]	@ (800bfc0 <__ieee754_pow+0x288>)
 800bd60:	4193      	sbcs	r3, r2
 800bd62:	f080 84ea 	bcs.w	800c73a <__ieee754_pow+0xa02>
 800bd66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	4639      	mov	r1, r7
 800bd6e:	f7f4 fa59 	bl	8000224 <__adddf3>
 800bd72:	ec41 0b10 	vmov	d0, r0, r1
 800bd76:	b011      	add	sp, #68	@ 0x44
 800bd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7c:	4a91      	ldr	r2, [pc, #580]	@ (800bfc4 <__ieee754_pow+0x28c>)
 800bd7e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bd82:	4590      	cmp	r8, r2
 800bd84:	463d      	mov	r5, r7
 800bd86:	4633      	mov	r3, r6
 800bd88:	d806      	bhi.n	800bd98 <__ieee754_pow+0x60>
 800bd8a:	d101      	bne.n	800bd90 <__ieee754_pow+0x58>
 800bd8c:	2e00      	cmp	r6, #0
 800bd8e:	d1ea      	bne.n	800bd66 <__ieee754_pow+0x2e>
 800bd90:	4592      	cmp	sl, r2
 800bd92:	d801      	bhi.n	800bd98 <__ieee754_pow+0x60>
 800bd94:	d10e      	bne.n	800bdb4 <__ieee754_pow+0x7c>
 800bd96:	b169      	cbz	r1, 800bdb4 <__ieee754_pow+0x7c>
 800bd98:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800bd9c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800bda0:	431d      	orrs	r5, r3
 800bda2:	d1e0      	bne.n	800bd66 <__ieee754_pow+0x2e>
 800bda4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bda8:	18db      	adds	r3, r3, r3
 800bdaa:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800bdae:	4152      	adcs	r2, r2
 800bdb0:	429d      	cmp	r5, r3
 800bdb2:	e7d4      	b.n	800bd5e <__ieee754_pow+0x26>
 800bdb4:	2d00      	cmp	r5, #0
 800bdb6:	46c3      	mov	fp, r8
 800bdb8:	da3a      	bge.n	800be30 <__ieee754_pow+0xf8>
 800bdba:	4a83      	ldr	r2, [pc, #524]	@ (800bfc8 <__ieee754_pow+0x290>)
 800bdbc:	4592      	cmp	sl, r2
 800bdbe:	d84d      	bhi.n	800be5c <__ieee754_pow+0x124>
 800bdc0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800bdc4:	4592      	cmp	sl, r2
 800bdc6:	f240 84c7 	bls.w	800c758 <__ieee754_pow+0xa20>
 800bdca:	ea4f 522a 	mov.w	r2, sl, asr #20
 800bdce:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800bdd2:	2a14      	cmp	r2, #20
 800bdd4:	dd0f      	ble.n	800bdf6 <__ieee754_pow+0xbe>
 800bdd6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800bdda:	fa21 f402 	lsr.w	r4, r1, r2
 800bdde:	fa04 f202 	lsl.w	r2, r4, r2
 800bde2:	428a      	cmp	r2, r1
 800bde4:	f040 84b8 	bne.w	800c758 <__ieee754_pow+0xa20>
 800bde8:	f004 0401 	and.w	r4, r4, #1
 800bdec:	f1c4 0402 	rsb	r4, r4, #2
 800bdf0:	2900      	cmp	r1, #0
 800bdf2:	d158      	bne.n	800bea6 <__ieee754_pow+0x16e>
 800bdf4:	e00e      	b.n	800be14 <__ieee754_pow+0xdc>
 800bdf6:	2900      	cmp	r1, #0
 800bdf8:	d154      	bne.n	800bea4 <__ieee754_pow+0x16c>
 800bdfa:	f1c2 0214 	rsb	r2, r2, #20
 800bdfe:	fa4a f402 	asr.w	r4, sl, r2
 800be02:	fa04 f202 	lsl.w	r2, r4, r2
 800be06:	4552      	cmp	r2, sl
 800be08:	f040 84a3 	bne.w	800c752 <__ieee754_pow+0xa1a>
 800be0c:	f004 0401 	and.w	r4, r4, #1
 800be10:	f1c4 0402 	rsb	r4, r4, #2
 800be14:	4a6d      	ldr	r2, [pc, #436]	@ (800bfcc <__ieee754_pow+0x294>)
 800be16:	4592      	cmp	sl, r2
 800be18:	d12e      	bne.n	800be78 <__ieee754_pow+0x140>
 800be1a:	f1b9 0f00 	cmp.w	r9, #0
 800be1e:	f280 8494 	bge.w	800c74a <__ieee754_pow+0xa12>
 800be22:	496a      	ldr	r1, [pc, #424]	@ (800bfcc <__ieee754_pow+0x294>)
 800be24:	4632      	mov	r2, r6
 800be26:	463b      	mov	r3, r7
 800be28:	2000      	movs	r0, #0
 800be2a:	f7f4 fcdb 	bl	80007e4 <__aeabi_ddiv>
 800be2e:	e7a0      	b.n	800bd72 <__ieee754_pow+0x3a>
 800be30:	2400      	movs	r4, #0
 800be32:	bbc1      	cbnz	r1, 800bea6 <__ieee754_pow+0x16e>
 800be34:	4a63      	ldr	r2, [pc, #396]	@ (800bfc4 <__ieee754_pow+0x28c>)
 800be36:	4592      	cmp	sl, r2
 800be38:	d1ec      	bne.n	800be14 <__ieee754_pow+0xdc>
 800be3a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800be3e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800be42:	431a      	orrs	r2, r3
 800be44:	f000 8479 	beq.w	800c73a <__ieee754_pow+0xa02>
 800be48:	4b61      	ldr	r3, [pc, #388]	@ (800bfd0 <__ieee754_pow+0x298>)
 800be4a:	4598      	cmp	r8, r3
 800be4c:	d908      	bls.n	800be60 <__ieee754_pow+0x128>
 800be4e:	f1b9 0f00 	cmp.w	r9, #0
 800be52:	f2c0 8476 	blt.w	800c742 <__ieee754_pow+0xa0a>
 800be56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be5a:	e78a      	b.n	800bd72 <__ieee754_pow+0x3a>
 800be5c:	2402      	movs	r4, #2
 800be5e:	e7e8      	b.n	800be32 <__ieee754_pow+0xfa>
 800be60:	f1b9 0f00 	cmp.w	r9, #0
 800be64:	f04f 0000 	mov.w	r0, #0
 800be68:	f04f 0100 	mov.w	r1, #0
 800be6c:	da81      	bge.n	800bd72 <__ieee754_pow+0x3a>
 800be6e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800be72:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800be76:	e77c      	b.n	800bd72 <__ieee754_pow+0x3a>
 800be78:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800be7c:	d106      	bne.n	800be8c <__ieee754_pow+0x154>
 800be7e:	4632      	mov	r2, r6
 800be80:	463b      	mov	r3, r7
 800be82:	4630      	mov	r0, r6
 800be84:	4639      	mov	r1, r7
 800be86:	f7f4 fb83 	bl	8000590 <__aeabi_dmul>
 800be8a:	e772      	b.n	800bd72 <__ieee754_pow+0x3a>
 800be8c:	4a51      	ldr	r2, [pc, #324]	@ (800bfd4 <__ieee754_pow+0x29c>)
 800be8e:	4591      	cmp	r9, r2
 800be90:	d109      	bne.n	800bea6 <__ieee754_pow+0x16e>
 800be92:	2d00      	cmp	r5, #0
 800be94:	db07      	blt.n	800bea6 <__ieee754_pow+0x16e>
 800be96:	ec47 6b10 	vmov	d0, r6, r7
 800be9a:	b011      	add	sp, #68	@ 0x44
 800be9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea0:	f000 bd56 	b.w	800c950 <__ieee754_sqrt>
 800bea4:	2400      	movs	r4, #0
 800bea6:	ec47 6b10 	vmov	d0, r6, r7
 800beaa:	9302      	str	r3, [sp, #8]
 800beac:	f000 fc88 	bl	800c7c0 <fabs>
 800beb0:	9b02      	ldr	r3, [sp, #8]
 800beb2:	ec51 0b10 	vmov	r0, r1, d0
 800beb6:	bb53      	cbnz	r3, 800bf0e <__ieee754_pow+0x1d6>
 800beb8:	4b44      	ldr	r3, [pc, #272]	@ (800bfcc <__ieee754_pow+0x294>)
 800beba:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d002      	beq.n	800bec8 <__ieee754_pow+0x190>
 800bec2:	f1b8 0f00 	cmp.w	r8, #0
 800bec6:	d122      	bne.n	800bf0e <__ieee754_pow+0x1d6>
 800bec8:	f1b9 0f00 	cmp.w	r9, #0
 800becc:	da05      	bge.n	800beda <__ieee754_pow+0x1a2>
 800bece:	4602      	mov	r2, r0
 800bed0:	460b      	mov	r3, r1
 800bed2:	2000      	movs	r0, #0
 800bed4:	493d      	ldr	r1, [pc, #244]	@ (800bfcc <__ieee754_pow+0x294>)
 800bed6:	f7f4 fc85 	bl	80007e4 <__aeabi_ddiv>
 800beda:	2d00      	cmp	r5, #0
 800bedc:	f6bf af49 	bge.w	800bd72 <__ieee754_pow+0x3a>
 800bee0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800bee4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800bee8:	ea58 0804 	orrs.w	r8, r8, r4
 800beec:	d108      	bne.n	800bf00 <__ieee754_pow+0x1c8>
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	4610      	mov	r0, r2
 800bef4:	4619      	mov	r1, r3
 800bef6:	f7f4 f993 	bl	8000220 <__aeabi_dsub>
 800befa:	4602      	mov	r2, r0
 800befc:	460b      	mov	r3, r1
 800befe:	e794      	b.n	800be2a <__ieee754_pow+0xf2>
 800bf00:	2c01      	cmp	r4, #1
 800bf02:	f47f af36 	bne.w	800bd72 <__ieee754_pow+0x3a>
 800bf06:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	e731      	b.n	800bd72 <__ieee754_pow+0x3a>
 800bf0e:	0feb      	lsrs	r3, r5, #31
 800bf10:	3b01      	subs	r3, #1
 800bf12:	ea53 0204 	orrs.w	r2, r3, r4
 800bf16:	d102      	bne.n	800bf1e <__ieee754_pow+0x1e6>
 800bf18:	4632      	mov	r2, r6
 800bf1a:	463b      	mov	r3, r7
 800bf1c:	e7e9      	b.n	800bef2 <__ieee754_pow+0x1ba>
 800bf1e:	3c01      	subs	r4, #1
 800bf20:	431c      	orrs	r4, r3
 800bf22:	d016      	beq.n	800bf52 <__ieee754_pow+0x21a>
 800bf24:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800bfb0 <__ieee754_pow+0x278>
 800bf28:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800bf2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bf30:	f240 8112 	bls.w	800c158 <__ieee754_pow+0x420>
 800bf34:	4b28      	ldr	r3, [pc, #160]	@ (800bfd8 <__ieee754_pow+0x2a0>)
 800bf36:	459a      	cmp	sl, r3
 800bf38:	4b25      	ldr	r3, [pc, #148]	@ (800bfd0 <__ieee754_pow+0x298>)
 800bf3a:	d916      	bls.n	800bf6a <__ieee754_pow+0x232>
 800bf3c:	4598      	cmp	r8, r3
 800bf3e:	d80b      	bhi.n	800bf58 <__ieee754_pow+0x220>
 800bf40:	f1b9 0f00 	cmp.w	r9, #0
 800bf44:	da0b      	bge.n	800bf5e <__ieee754_pow+0x226>
 800bf46:	2000      	movs	r0, #0
 800bf48:	b011      	add	sp, #68	@ 0x44
 800bf4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4e:	f000 bcf7 	b.w	800c940 <__math_oflow>
 800bf52:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800bfb8 <__ieee754_pow+0x280>
 800bf56:	e7e7      	b.n	800bf28 <__ieee754_pow+0x1f0>
 800bf58:	f1b9 0f00 	cmp.w	r9, #0
 800bf5c:	dcf3      	bgt.n	800bf46 <__ieee754_pow+0x20e>
 800bf5e:	2000      	movs	r0, #0
 800bf60:	b011      	add	sp, #68	@ 0x44
 800bf62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf66:	f000 bce3 	b.w	800c930 <__math_uflow>
 800bf6a:	4598      	cmp	r8, r3
 800bf6c:	d20c      	bcs.n	800bf88 <__ieee754_pow+0x250>
 800bf6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf72:	2200      	movs	r2, #0
 800bf74:	2300      	movs	r3, #0
 800bf76:	f7f4 fd7d 	bl	8000a74 <__aeabi_dcmplt>
 800bf7a:	3800      	subs	r0, #0
 800bf7c:	bf18      	it	ne
 800bf7e:	2001      	movne	r0, #1
 800bf80:	f1b9 0f00 	cmp.w	r9, #0
 800bf84:	daec      	bge.n	800bf60 <__ieee754_pow+0x228>
 800bf86:	e7df      	b.n	800bf48 <__ieee754_pow+0x210>
 800bf88:	4b10      	ldr	r3, [pc, #64]	@ (800bfcc <__ieee754_pow+0x294>)
 800bf8a:	4598      	cmp	r8, r3
 800bf8c:	f04f 0200 	mov.w	r2, #0
 800bf90:	d924      	bls.n	800bfdc <__ieee754_pow+0x2a4>
 800bf92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf96:	2300      	movs	r3, #0
 800bf98:	f7f4 fd6c 	bl	8000a74 <__aeabi_dcmplt>
 800bf9c:	3800      	subs	r0, #0
 800bf9e:	bf18      	it	ne
 800bfa0:	2001      	movne	r0, #1
 800bfa2:	f1b9 0f00 	cmp.w	r9, #0
 800bfa6:	dccf      	bgt.n	800bf48 <__ieee754_pow+0x210>
 800bfa8:	e7da      	b.n	800bf60 <__ieee754_pow+0x228>
 800bfaa:	bf00      	nop
 800bfac:	f3af 8000 	nop.w
 800bfb0:	00000000 	.word	0x00000000
 800bfb4:	3ff00000 	.word	0x3ff00000
 800bfb8:	00000000 	.word	0x00000000
 800bfbc:	bff00000 	.word	0xbff00000
 800bfc0:	fff00000 	.word	0xfff00000
 800bfc4:	7ff00000 	.word	0x7ff00000
 800bfc8:	433fffff 	.word	0x433fffff
 800bfcc:	3ff00000 	.word	0x3ff00000
 800bfd0:	3fefffff 	.word	0x3fefffff
 800bfd4:	3fe00000 	.word	0x3fe00000
 800bfd8:	43f00000 	.word	0x43f00000
 800bfdc:	4b5a      	ldr	r3, [pc, #360]	@ (800c148 <__ieee754_pow+0x410>)
 800bfde:	f7f4 f91f 	bl	8000220 <__aeabi_dsub>
 800bfe2:	a351      	add	r3, pc, #324	@ (adr r3, 800c128 <__ieee754_pow+0x3f0>)
 800bfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe8:	4604      	mov	r4, r0
 800bfea:	460d      	mov	r5, r1
 800bfec:	f7f4 fad0 	bl	8000590 <__aeabi_dmul>
 800bff0:	a34f      	add	r3, pc, #316	@ (adr r3, 800c130 <__ieee754_pow+0x3f8>)
 800bff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff6:	4606      	mov	r6, r0
 800bff8:	460f      	mov	r7, r1
 800bffa:	4620      	mov	r0, r4
 800bffc:	4629      	mov	r1, r5
 800bffe:	f7f4 fac7 	bl	8000590 <__aeabi_dmul>
 800c002:	4b52      	ldr	r3, [pc, #328]	@ (800c14c <__ieee754_pow+0x414>)
 800c004:	4682      	mov	sl, r0
 800c006:	468b      	mov	fp, r1
 800c008:	2200      	movs	r2, #0
 800c00a:	4620      	mov	r0, r4
 800c00c:	4629      	mov	r1, r5
 800c00e:	f7f4 fabf 	bl	8000590 <__aeabi_dmul>
 800c012:	4602      	mov	r2, r0
 800c014:	460b      	mov	r3, r1
 800c016:	a148      	add	r1, pc, #288	@ (adr r1, 800c138 <__ieee754_pow+0x400>)
 800c018:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c01c:	f7f4 f900 	bl	8000220 <__aeabi_dsub>
 800c020:	4622      	mov	r2, r4
 800c022:	462b      	mov	r3, r5
 800c024:	f7f4 fab4 	bl	8000590 <__aeabi_dmul>
 800c028:	4602      	mov	r2, r0
 800c02a:	460b      	mov	r3, r1
 800c02c:	2000      	movs	r0, #0
 800c02e:	4948      	ldr	r1, [pc, #288]	@ (800c150 <__ieee754_pow+0x418>)
 800c030:	f7f4 f8f6 	bl	8000220 <__aeabi_dsub>
 800c034:	4622      	mov	r2, r4
 800c036:	4680      	mov	r8, r0
 800c038:	4689      	mov	r9, r1
 800c03a:	462b      	mov	r3, r5
 800c03c:	4620      	mov	r0, r4
 800c03e:	4629      	mov	r1, r5
 800c040:	f7f4 faa6 	bl	8000590 <__aeabi_dmul>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4640      	mov	r0, r8
 800c04a:	4649      	mov	r1, r9
 800c04c:	f7f4 faa0 	bl	8000590 <__aeabi_dmul>
 800c050:	a33b      	add	r3, pc, #236	@ (adr r3, 800c140 <__ieee754_pow+0x408>)
 800c052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c056:	f7f4 fa9b 	bl	8000590 <__aeabi_dmul>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	4650      	mov	r0, sl
 800c060:	4659      	mov	r1, fp
 800c062:	f7f4 f8dd 	bl	8000220 <__aeabi_dsub>
 800c066:	4602      	mov	r2, r0
 800c068:	460b      	mov	r3, r1
 800c06a:	4680      	mov	r8, r0
 800c06c:	4689      	mov	r9, r1
 800c06e:	4630      	mov	r0, r6
 800c070:	4639      	mov	r1, r7
 800c072:	f7f4 f8d7 	bl	8000224 <__adddf3>
 800c076:	2400      	movs	r4, #0
 800c078:	4632      	mov	r2, r6
 800c07a:	463b      	mov	r3, r7
 800c07c:	4620      	mov	r0, r4
 800c07e:	460d      	mov	r5, r1
 800c080:	f7f4 f8ce 	bl	8000220 <__aeabi_dsub>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	4640      	mov	r0, r8
 800c08a:	4649      	mov	r1, r9
 800c08c:	f7f4 f8c8 	bl	8000220 <__aeabi_dsub>
 800c090:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c094:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c098:	2300      	movs	r3, #0
 800c09a:	9304      	str	r3, [sp, #16]
 800c09c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c0a0:	4606      	mov	r6, r0
 800c0a2:	460f      	mov	r7, r1
 800c0a4:	4652      	mov	r2, sl
 800c0a6:	465b      	mov	r3, fp
 800c0a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0ac:	f7f4 f8b8 	bl	8000220 <__aeabi_dsub>
 800c0b0:	4622      	mov	r2, r4
 800c0b2:	462b      	mov	r3, r5
 800c0b4:	f7f4 fa6c 	bl	8000590 <__aeabi_dmul>
 800c0b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0bc:	4680      	mov	r8, r0
 800c0be:	4689      	mov	r9, r1
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	4639      	mov	r1, r7
 800c0c4:	f7f4 fa64 	bl	8000590 <__aeabi_dmul>
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	460b      	mov	r3, r1
 800c0cc:	4640      	mov	r0, r8
 800c0ce:	4649      	mov	r1, r9
 800c0d0:	f7f4 f8a8 	bl	8000224 <__adddf3>
 800c0d4:	4652      	mov	r2, sl
 800c0d6:	465b      	mov	r3, fp
 800c0d8:	4606      	mov	r6, r0
 800c0da:	460f      	mov	r7, r1
 800c0dc:	4620      	mov	r0, r4
 800c0de:	4629      	mov	r1, r5
 800c0e0:	f7f4 fa56 	bl	8000590 <__aeabi_dmul>
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	4680      	mov	r8, r0
 800c0ea:	4689      	mov	r9, r1
 800c0ec:	4630      	mov	r0, r6
 800c0ee:	4639      	mov	r1, r7
 800c0f0:	f7f4 f898 	bl	8000224 <__adddf3>
 800c0f4:	4b17      	ldr	r3, [pc, #92]	@ (800c154 <__ieee754_pow+0x41c>)
 800c0f6:	4299      	cmp	r1, r3
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	460d      	mov	r5, r1
 800c0fc:	468a      	mov	sl, r1
 800c0fe:	468b      	mov	fp, r1
 800c100:	f340 82ef 	ble.w	800c6e2 <__ieee754_pow+0x9aa>
 800c104:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800c108:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800c10c:	4303      	orrs	r3, r0
 800c10e:	f000 81e8 	beq.w	800c4e2 <__ieee754_pow+0x7aa>
 800c112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c116:	2200      	movs	r2, #0
 800c118:	2300      	movs	r3, #0
 800c11a:	f7f4 fcab 	bl	8000a74 <__aeabi_dcmplt>
 800c11e:	3800      	subs	r0, #0
 800c120:	bf18      	it	ne
 800c122:	2001      	movne	r0, #1
 800c124:	e710      	b.n	800bf48 <__ieee754_pow+0x210>
 800c126:	bf00      	nop
 800c128:	60000000 	.word	0x60000000
 800c12c:	3ff71547 	.word	0x3ff71547
 800c130:	f85ddf44 	.word	0xf85ddf44
 800c134:	3e54ae0b 	.word	0x3e54ae0b
 800c138:	55555555 	.word	0x55555555
 800c13c:	3fd55555 	.word	0x3fd55555
 800c140:	652b82fe 	.word	0x652b82fe
 800c144:	3ff71547 	.word	0x3ff71547
 800c148:	3ff00000 	.word	0x3ff00000
 800c14c:	3fd00000 	.word	0x3fd00000
 800c150:	3fe00000 	.word	0x3fe00000
 800c154:	408fffff 	.word	0x408fffff
 800c158:	4bd5      	ldr	r3, [pc, #852]	@ (800c4b0 <__ieee754_pow+0x778>)
 800c15a:	402b      	ands	r3, r5
 800c15c:	2200      	movs	r2, #0
 800c15e:	b92b      	cbnz	r3, 800c16c <__ieee754_pow+0x434>
 800c160:	4bd4      	ldr	r3, [pc, #848]	@ (800c4b4 <__ieee754_pow+0x77c>)
 800c162:	f7f4 fa15 	bl	8000590 <__aeabi_dmul>
 800c166:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800c16a:	468b      	mov	fp, r1
 800c16c:	ea4f 532b 	mov.w	r3, fp, asr #20
 800c170:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c174:	4413      	add	r3, r2
 800c176:	930a      	str	r3, [sp, #40]	@ 0x28
 800c178:	4bcf      	ldr	r3, [pc, #828]	@ (800c4b8 <__ieee754_pow+0x780>)
 800c17a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800c17e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800c182:	459b      	cmp	fp, r3
 800c184:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c188:	dd08      	ble.n	800c19c <__ieee754_pow+0x464>
 800c18a:	4bcc      	ldr	r3, [pc, #816]	@ (800c4bc <__ieee754_pow+0x784>)
 800c18c:	459b      	cmp	fp, r3
 800c18e:	f340 81a5 	ble.w	800c4dc <__ieee754_pow+0x7a4>
 800c192:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c194:	3301      	adds	r3, #1
 800c196:	930a      	str	r3, [sp, #40]	@ 0x28
 800c198:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800c19c:	f04f 0a00 	mov.w	sl, #0
 800c1a0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c1a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c1a6:	4bc6      	ldr	r3, [pc, #792]	@ (800c4c0 <__ieee754_pow+0x788>)
 800c1a8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c1ac:	ed93 7b00 	vldr	d7, [r3]
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	ec53 2b17 	vmov	r2, r3, d7
 800c1b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c1ba:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c1be:	f7f4 f82f 	bl	8000220 <__aeabi_dsub>
 800c1c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c1c6:	4606      	mov	r6, r0
 800c1c8:	460f      	mov	r7, r1
 800c1ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1ce:	f7f4 f829 	bl	8000224 <__adddf3>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	49ba      	ldr	r1, [pc, #744]	@ (800c4c4 <__ieee754_pow+0x78c>)
 800c1da:	f7f4 fb03 	bl	80007e4 <__aeabi_ddiv>
 800c1de:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	4630      	mov	r0, r6
 800c1e8:	4639      	mov	r1, r7
 800c1ea:	f7f4 f9d1 	bl	8000590 <__aeabi_dmul>
 800c1ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1f2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800c1f6:	106d      	asrs	r5, r5, #1
 800c1f8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800c1fc:	f04f 0b00 	mov.w	fp, #0
 800c200:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800c204:	4661      	mov	r1, ip
 800c206:	2200      	movs	r2, #0
 800c208:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c20c:	4658      	mov	r0, fp
 800c20e:	46e1      	mov	r9, ip
 800c210:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800c214:	4614      	mov	r4, r2
 800c216:	461d      	mov	r5, r3
 800c218:	f7f4 f9ba 	bl	8000590 <__aeabi_dmul>
 800c21c:	4602      	mov	r2, r0
 800c21e:	460b      	mov	r3, r1
 800c220:	4630      	mov	r0, r6
 800c222:	4639      	mov	r1, r7
 800c224:	f7f3 fffc 	bl	8000220 <__aeabi_dsub>
 800c228:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c22c:	4606      	mov	r6, r0
 800c22e:	460f      	mov	r7, r1
 800c230:	4620      	mov	r0, r4
 800c232:	4629      	mov	r1, r5
 800c234:	f7f3 fff4 	bl	8000220 <__aeabi_dsub>
 800c238:	4602      	mov	r2, r0
 800c23a:	460b      	mov	r3, r1
 800c23c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c240:	f7f3 ffee 	bl	8000220 <__aeabi_dsub>
 800c244:	465a      	mov	r2, fp
 800c246:	464b      	mov	r3, r9
 800c248:	f7f4 f9a2 	bl	8000590 <__aeabi_dmul>
 800c24c:	4602      	mov	r2, r0
 800c24e:	460b      	mov	r3, r1
 800c250:	4630      	mov	r0, r6
 800c252:	4639      	mov	r1, r7
 800c254:	f7f3 ffe4 	bl	8000220 <__aeabi_dsub>
 800c258:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c25c:	f7f4 f998 	bl	8000590 <__aeabi_dmul>
 800c260:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c264:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c268:	4610      	mov	r0, r2
 800c26a:	4619      	mov	r1, r3
 800c26c:	f7f4 f990 	bl	8000590 <__aeabi_dmul>
 800c270:	a37d      	add	r3, pc, #500	@ (adr r3, 800c468 <__ieee754_pow+0x730>)
 800c272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c276:	4604      	mov	r4, r0
 800c278:	460d      	mov	r5, r1
 800c27a:	f7f4 f989 	bl	8000590 <__aeabi_dmul>
 800c27e:	a37c      	add	r3, pc, #496	@ (adr r3, 800c470 <__ieee754_pow+0x738>)
 800c280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c284:	f7f3 ffce 	bl	8000224 <__adddf3>
 800c288:	4622      	mov	r2, r4
 800c28a:	462b      	mov	r3, r5
 800c28c:	f7f4 f980 	bl	8000590 <__aeabi_dmul>
 800c290:	a379      	add	r3, pc, #484	@ (adr r3, 800c478 <__ieee754_pow+0x740>)
 800c292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c296:	f7f3 ffc5 	bl	8000224 <__adddf3>
 800c29a:	4622      	mov	r2, r4
 800c29c:	462b      	mov	r3, r5
 800c29e:	f7f4 f977 	bl	8000590 <__aeabi_dmul>
 800c2a2:	a377      	add	r3, pc, #476	@ (adr r3, 800c480 <__ieee754_pow+0x748>)
 800c2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a8:	f7f3 ffbc 	bl	8000224 <__adddf3>
 800c2ac:	4622      	mov	r2, r4
 800c2ae:	462b      	mov	r3, r5
 800c2b0:	f7f4 f96e 	bl	8000590 <__aeabi_dmul>
 800c2b4:	a374      	add	r3, pc, #464	@ (adr r3, 800c488 <__ieee754_pow+0x750>)
 800c2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ba:	f7f3 ffb3 	bl	8000224 <__adddf3>
 800c2be:	4622      	mov	r2, r4
 800c2c0:	462b      	mov	r3, r5
 800c2c2:	f7f4 f965 	bl	8000590 <__aeabi_dmul>
 800c2c6:	a372      	add	r3, pc, #456	@ (adr r3, 800c490 <__ieee754_pow+0x758>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	f7f3 ffaa 	bl	8000224 <__adddf3>
 800c2d0:	4622      	mov	r2, r4
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	460f      	mov	r7, r1
 800c2d6:	462b      	mov	r3, r5
 800c2d8:	4620      	mov	r0, r4
 800c2da:	4629      	mov	r1, r5
 800c2dc:	f7f4 f958 	bl	8000590 <__aeabi_dmul>
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	4639      	mov	r1, r7
 800c2e8:	f7f4 f952 	bl	8000590 <__aeabi_dmul>
 800c2ec:	465a      	mov	r2, fp
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	460d      	mov	r5, r1
 800c2f2:	464b      	mov	r3, r9
 800c2f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2f8:	f7f3 ff94 	bl	8000224 <__adddf3>
 800c2fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c300:	f7f4 f946 	bl	8000590 <__aeabi_dmul>
 800c304:	4622      	mov	r2, r4
 800c306:	462b      	mov	r3, r5
 800c308:	f7f3 ff8c 	bl	8000224 <__adddf3>
 800c30c:	465a      	mov	r2, fp
 800c30e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c312:	464b      	mov	r3, r9
 800c314:	4658      	mov	r0, fp
 800c316:	4649      	mov	r1, r9
 800c318:	f7f4 f93a 	bl	8000590 <__aeabi_dmul>
 800c31c:	4b6a      	ldr	r3, [pc, #424]	@ (800c4c8 <__ieee754_pow+0x790>)
 800c31e:	2200      	movs	r2, #0
 800c320:	4606      	mov	r6, r0
 800c322:	460f      	mov	r7, r1
 800c324:	f7f3 ff7e 	bl	8000224 <__adddf3>
 800c328:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c32c:	f7f3 ff7a 	bl	8000224 <__adddf3>
 800c330:	46d8      	mov	r8, fp
 800c332:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800c336:	460d      	mov	r5, r1
 800c338:	465a      	mov	r2, fp
 800c33a:	460b      	mov	r3, r1
 800c33c:	4640      	mov	r0, r8
 800c33e:	4649      	mov	r1, r9
 800c340:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800c344:	f7f4 f924 	bl	8000590 <__aeabi_dmul>
 800c348:	465c      	mov	r4, fp
 800c34a:	4680      	mov	r8, r0
 800c34c:	4689      	mov	r9, r1
 800c34e:	4b5e      	ldr	r3, [pc, #376]	@ (800c4c8 <__ieee754_pow+0x790>)
 800c350:	2200      	movs	r2, #0
 800c352:	4620      	mov	r0, r4
 800c354:	4629      	mov	r1, r5
 800c356:	f7f3 ff63 	bl	8000220 <__aeabi_dsub>
 800c35a:	4632      	mov	r2, r6
 800c35c:	463b      	mov	r3, r7
 800c35e:	f7f3 ff5f 	bl	8000220 <__aeabi_dsub>
 800c362:	4602      	mov	r2, r0
 800c364:	460b      	mov	r3, r1
 800c366:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c36a:	f7f3 ff59 	bl	8000220 <__aeabi_dsub>
 800c36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c372:	f7f4 f90d 	bl	8000590 <__aeabi_dmul>
 800c376:	4622      	mov	r2, r4
 800c378:	4606      	mov	r6, r0
 800c37a:	460f      	mov	r7, r1
 800c37c:	462b      	mov	r3, r5
 800c37e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c382:	f7f4 f905 	bl	8000590 <__aeabi_dmul>
 800c386:	4602      	mov	r2, r0
 800c388:	460b      	mov	r3, r1
 800c38a:	4630      	mov	r0, r6
 800c38c:	4639      	mov	r1, r7
 800c38e:	f7f3 ff49 	bl	8000224 <__adddf3>
 800c392:	4606      	mov	r6, r0
 800c394:	460f      	mov	r7, r1
 800c396:	4602      	mov	r2, r0
 800c398:	460b      	mov	r3, r1
 800c39a:	4640      	mov	r0, r8
 800c39c:	4649      	mov	r1, r9
 800c39e:	f7f3 ff41 	bl	8000224 <__adddf3>
 800c3a2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800c3a6:	a33c      	add	r3, pc, #240	@ (adr r3, 800c498 <__ieee754_pow+0x760>)
 800c3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ac:	4658      	mov	r0, fp
 800c3ae:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800c3b2:	460d      	mov	r5, r1
 800c3b4:	f7f4 f8ec 	bl	8000590 <__aeabi_dmul>
 800c3b8:	465c      	mov	r4, fp
 800c3ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3be:	4642      	mov	r2, r8
 800c3c0:	464b      	mov	r3, r9
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	4629      	mov	r1, r5
 800c3c6:	f7f3 ff2b 	bl	8000220 <__aeabi_dsub>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	4630      	mov	r0, r6
 800c3d0:	4639      	mov	r1, r7
 800c3d2:	f7f3 ff25 	bl	8000220 <__aeabi_dsub>
 800c3d6:	a332      	add	r3, pc, #200	@ (adr r3, 800c4a0 <__ieee754_pow+0x768>)
 800c3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3dc:	f7f4 f8d8 	bl	8000590 <__aeabi_dmul>
 800c3e0:	a331      	add	r3, pc, #196	@ (adr r3, 800c4a8 <__ieee754_pow+0x770>)
 800c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e6:	4606      	mov	r6, r0
 800c3e8:	460f      	mov	r7, r1
 800c3ea:	4620      	mov	r0, r4
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	f7f4 f8cf 	bl	8000590 <__aeabi_dmul>
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	4639      	mov	r1, r7
 800c3fa:	f7f3 ff13 	bl	8000224 <__adddf3>
 800c3fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c400:	4b32      	ldr	r3, [pc, #200]	@ (800c4cc <__ieee754_pow+0x794>)
 800c402:	4413      	add	r3, r2
 800c404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c408:	f7f3 ff0c 	bl	8000224 <__adddf3>
 800c40c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c410:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c412:	f7f4 f853 	bl	80004bc <__aeabi_i2d>
 800c416:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c418:	4b2d      	ldr	r3, [pc, #180]	@ (800c4d0 <__ieee754_pow+0x798>)
 800c41a:	4413      	add	r3, r2
 800c41c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c420:	4606      	mov	r6, r0
 800c422:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c426:	460f      	mov	r7, r1
 800c428:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c42c:	f7f3 fefa 	bl	8000224 <__adddf3>
 800c430:	4642      	mov	r2, r8
 800c432:	464b      	mov	r3, r9
 800c434:	f7f3 fef6 	bl	8000224 <__adddf3>
 800c438:	4632      	mov	r2, r6
 800c43a:	463b      	mov	r3, r7
 800c43c:	f7f3 fef2 	bl	8000224 <__adddf3>
 800c440:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800c444:	4632      	mov	r2, r6
 800c446:	463b      	mov	r3, r7
 800c448:	4658      	mov	r0, fp
 800c44a:	460d      	mov	r5, r1
 800c44c:	f7f3 fee8 	bl	8000220 <__aeabi_dsub>
 800c450:	4642      	mov	r2, r8
 800c452:	464b      	mov	r3, r9
 800c454:	f7f3 fee4 	bl	8000220 <__aeabi_dsub>
 800c458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c45c:	f7f3 fee0 	bl	8000220 <__aeabi_dsub>
 800c460:	465c      	mov	r4, fp
 800c462:	4602      	mov	r2, r0
 800c464:	e036      	b.n	800c4d4 <__ieee754_pow+0x79c>
 800c466:	bf00      	nop
 800c468:	4a454eef 	.word	0x4a454eef
 800c46c:	3fca7e28 	.word	0x3fca7e28
 800c470:	93c9db65 	.word	0x93c9db65
 800c474:	3fcd864a 	.word	0x3fcd864a
 800c478:	a91d4101 	.word	0xa91d4101
 800c47c:	3fd17460 	.word	0x3fd17460
 800c480:	518f264d 	.word	0x518f264d
 800c484:	3fd55555 	.word	0x3fd55555
 800c488:	db6fabff 	.word	0xdb6fabff
 800c48c:	3fdb6db6 	.word	0x3fdb6db6
 800c490:	33333303 	.word	0x33333303
 800c494:	3fe33333 	.word	0x3fe33333
 800c498:	e0000000 	.word	0xe0000000
 800c49c:	3feec709 	.word	0x3feec709
 800c4a0:	dc3a03fd 	.word	0xdc3a03fd
 800c4a4:	3feec709 	.word	0x3feec709
 800c4a8:	145b01f5 	.word	0x145b01f5
 800c4ac:	be3e2fe0 	.word	0xbe3e2fe0
 800c4b0:	7ff00000 	.word	0x7ff00000
 800c4b4:	43400000 	.word	0x43400000
 800c4b8:	0003988e 	.word	0x0003988e
 800c4bc:	000bb679 	.word	0x000bb679
 800c4c0:	0800cf78 	.word	0x0800cf78
 800c4c4:	3ff00000 	.word	0x3ff00000
 800c4c8:	40080000 	.word	0x40080000
 800c4cc:	0800cf58 	.word	0x0800cf58
 800c4d0:	0800cf68 	.word	0x0800cf68
 800c4d4:	460b      	mov	r3, r1
 800c4d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4da:	e5d7      	b.n	800c08c <__ieee754_pow+0x354>
 800c4dc:	f04f 0a01 	mov.w	sl, #1
 800c4e0:	e65e      	b.n	800c1a0 <__ieee754_pow+0x468>
 800c4e2:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c7b4 <__ieee754_pow+0xa7c>)
 800c4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	4639      	mov	r1, r7
 800c4ec:	f7f3 fe9a 	bl	8000224 <__adddf3>
 800c4f0:	4642      	mov	r2, r8
 800c4f2:	e9cd 0100 	strd	r0, r1, [sp]
 800c4f6:	464b      	mov	r3, r9
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	f7f3 fe90 	bl	8000220 <__aeabi_dsub>
 800c500:	4602      	mov	r2, r0
 800c502:	460b      	mov	r3, r1
 800c504:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c508:	f7f4 fad2 	bl	8000ab0 <__aeabi_dcmpgt>
 800c50c:	2800      	cmp	r0, #0
 800c50e:	f47f ae00 	bne.w	800c112 <__ieee754_pow+0x3da>
 800c512:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800c516:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c51a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800c51e:	fa43 fa0a 	asr.w	sl, r3, sl
 800c522:	44da      	add	sl, fp
 800c524:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c528:	489d      	ldr	r0, [pc, #628]	@ (800c7a0 <__ieee754_pow+0xa68>)
 800c52a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c52e:	4108      	asrs	r0, r1
 800c530:	ea00 030a 	and.w	r3, r0, sl
 800c534:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c538:	f1c1 0114 	rsb	r1, r1, #20
 800c53c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c540:	fa4a fa01 	asr.w	sl, sl, r1
 800c544:	f1bb 0f00 	cmp.w	fp, #0
 800c548:	4640      	mov	r0, r8
 800c54a:	4649      	mov	r1, r9
 800c54c:	f04f 0200 	mov.w	r2, #0
 800c550:	bfb8      	it	lt
 800c552:	f1ca 0a00 	rsblt	sl, sl, #0
 800c556:	f7f3 fe63 	bl	8000220 <__aeabi_dsub>
 800c55a:	4680      	mov	r8, r0
 800c55c:	4689      	mov	r9, r1
 800c55e:	4632      	mov	r2, r6
 800c560:	463b      	mov	r3, r7
 800c562:	4640      	mov	r0, r8
 800c564:	4649      	mov	r1, r9
 800c566:	f7f3 fe5d 	bl	8000224 <__adddf3>
 800c56a:	2400      	movs	r4, #0
 800c56c:	a37c      	add	r3, pc, #496	@ (adr r3, 800c760 <__ieee754_pow+0xa28>)
 800c56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c572:	4620      	mov	r0, r4
 800c574:	460d      	mov	r5, r1
 800c576:	f7f4 f80b 	bl	8000590 <__aeabi_dmul>
 800c57a:	4642      	mov	r2, r8
 800c57c:	e9cd 0100 	strd	r0, r1, [sp]
 800c580:	464b      	mov	r3, r9
 800c582:	4620      	mov	r0, r4
 800c584:	4629      	mov	r1, r5
 800c586:	f7f3 fe4b 	bl	8000220 <__aeabi_dsub>
 800c58a:	4602      	mov	r2, r0
 800c58c:	460b      	mov	r3, r1
 800c58e:	4630      	mov	r0, r6
 800c590:	4639      	mov	r1, r7
 800c592:	f7f3 fe45 	bl	8000220 <__aeabi_dsub>
 800c596:	a374      	add	r3, pc, #464	@ (adr r3, 800c768 <__ieee754_pow+0xa30>)
 800c598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59c:	f7f3 fff8 	bl	8000590 <__aeabi_dmul>
 800c5a0:	a373      	add	r3, pc, #460	@ (adr r3, 800c770 <__ieee754_pow+0xa38>)
 800c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a6:	4680      	mov	r8, r0
 800c5a8:	4689      	mov	r9, r1
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	4629      	mov	r1, r5
 800c5ae:	f7f3 ffef 	bl	8000590 <__aeabi_dmul>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	4640      	mov	r0, r8
 800c5b8:	4649      	mov	r1, r9
 800c5ba:	f7f3 fe33 	bl	8000224 <__adddf3>
 800c5be:	4604      	mov	r4, r0
 800c5c0:	460d      	mov	r5, r1
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	460b      	mov	r3, r1
 800c5c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5ca:	f7f3 fe2b 	bl	8000224 <__adddf3>
 800c5ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5d2:	4680      	mov	r8, r0
 800c5d4:	4689      	mov	r9, r1
 800c5d6:	f7f3 fe23 	bl	8000220 <__aeabi_dsub>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	4620      	mov	r0, r4
 800c5e0:	4629      	mov	r1, r5
 800c5e2:	f7f3 fe1d 	bl	8000220 <__aeabi_dsub>
 800c5e6:	4642      	mov	r2, r8
 800c5e8:	4606      	mov	r6, r0
 800c5ea:	460f      	mov	r7, r1
 800c5ec:	464b      	mov	r3, r9
 800c5ee:	4640      	mov	r0, r8
 800c5f0:	4649      	mov	r1, r9
 800c5f2:	f7f3 ffcd 	bl	8000590 <__aeabi_dmul>
 800c5f6:	a360      	add	r3, pc, #384	@ (adr r3, 800c778 <__ieee754_pow+0xa40>)
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	460d      	mov	r5, r1
 800c600:	f7f3 ffc6 	bl	8000590 <__aeabi_dmul>
 800c604:	a35e      	add	r3, pc, #376	@ (adr r3, 800c780 <__ieee754_pow+0xa48>)
 800c606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60a:	f7f3 fe09 	bl	8000220 <__aeabi_dsub>
 800c60e:	4622      	mov	r2, r4
 800c610:	462b      	mov	r3, r5
 800c612:	f7f3 ffbd 	bl	8000590 <__aeabi_dmul>
 800c616:	a35c      	add	r3, pc, #368	@ (adr r3, 800c788 <__ieee754_pow+0xa50>)
 800c618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61c:	f7f3 fe02 	bl	8000224 <__adddf3>
 800c620:	4622      	mov	r2, r4
 800c622:	462b      	mov	r3, r5
 800c624:	f7f3 ffb4 	bl	8000590 <__aeabi_dmul>
 800c628:	a359      	add	r3, pc, #356	@ (adr r3, 800c790 <__ieee754_pow+0xa58>)
 800c62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62e:	f7f3 fdf7 	bl	8000220 <__aeabi_dsub>
 800c632:	4622      	mov	r2, r4
 800c634:	462b      	mov	r3, r5
 800c636:	f7f3 ffab 	bl	8000590 <__aeabi_dmul>
 800c63a:	a357      	add	r3, pc, #348	@ (adr r3, 800c798 <__ieee754_pow+0xa60>)
 800c63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c640:	f7f3 fdf0 	bl	8000224 <__adddf3>
 800c644:	4622      	mov	r2, r4
 800c646:	462b      	mov	r3, r5
 800c648:	f7f3 ffa2 	bl	8000590 <__aeabi_dmul>
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	4640      	mov	r0, r8
 800c652:	4649      	mov	r1, r9
 800c654:	f7f3 fde4 	bl	8000220 <__aeabi_dsub>
 800c658:	4604      	mov	r4, r0
 800c65a:	460d      	mov	r5, r1
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	4640      	mov	r0, r8
 800c662:	4649      	mov	r1, r9
 800c664:	f7f3 ff94 	bl	8000590 <__aeabi_dmul>
 800c668:	2200      	movs	r2, #0
 800c66a:	e9cd 0100 	strd	r0, r1, [sp]
 800c66e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c672:	4620      	mov	r0, r4
 800c674:	4629      	mov	r1, r5
 800c676:	f7f3 fdd3 	bl	8000220 <__aeabi_dsub>
 800c67a:	4602      	mov	r2, r0
 800c67c:	460b      	mov	r3, r1
 800c67e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c682:	f7f4 f8af 	bl	80007e4 <__aeabi_ddiv>
 800c686:	4632      	mov	r2, r6
 800c688:	4604      	mov	r4, r0
 800c68a:	460d      	mov	r5, r1
 800c68c:	463b      	mov	r3, r7
 800c68e:	4640      	mov	r0, r8
 800c690:	4649      	mov	r1, r9
 800c692:	f7f3 ff7d 	bl	8000590 <__aeabi_dmul>
 800c696:	4632      	mov	r2, r6
 800c698:	463b      	mov	r3, r7
 800c69a:	f7f3 fdc3 	bl	8000224 <__adddf3>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	4620      	mov	r0, r4
 800c6a4:	4629      	mov	r1, r5
 800c6a6:	f7f3 fdbb 	bl	8000220 <__aeabi_dsub>
 800c6aa:	4642      	mov	r2, r8
 800c6ac:	464b      	mov	r3, r9
 800c6ae:	f7f3 fdb7 	bl	8000220 <__aeabi_dsub>
 800c6b2:	460b      	mov	r3, r1
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	493b      	ldr	r1, [pc, #236]	@ (800c7a4 <__ieee754_pow+0xa6c>)
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	f7f3 fdb1 	bl	8000220 <__aeabi_dsub>
 800c6be:	ec41 0b10 	vmov	d0, r0, r1
 800c6c2:	ee10 3a90 	vmov	r3, s1
 800c6c6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c6ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6ce:	da30      	bge.n	800c732 <__ieee754_pow+0x9fa>
 800c6d0:	4650      	mov	r0, sl
 800c6d2:	f7ff fa69 	bl	800bba8 <scalbn>
 800c6d6:	ec51 0b10 	vmov	r0, r1, d0
 800c6da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6de:	f7ff bbd2 	b.w	800be86 <__ieee754_pow+0x14e>
 800c6e2:	4c31      	ldr	r4, [pc, #196]	@ (800c7a8 <__ieee754_pow+0xa70>)
 800c6e4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	d91a      	bls.n	800c722 <__ieee754_pow+0x9ea>
 800c6ec:	4b2f      	ldr	r3, [pc, #188]	@ (800c7ac <__ieee754_pow+0xa74>)
 800c6ee:	440b      	add	r3, r1
 800c6f0:	4303      	orrs	r3, r0
 800c6f2:	d009      	beq.n	800c708 <__ieee754_pow+0x9d0>
 800c6f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	f7f4 f9ba 	bl	8000a74 <__aeabi_dcmplt>
 800c700:	3800      	subs	r0, #0
 800c702:	bf18      	it	ne
 800c704:	2001      	movne	r0, #1
 800c706:	e42b      	b.n	800bf60 <__ieee754_pow+0x228>
 800c708:	4642      	mov	r2, r8
 800c70a:	464b      	mov	r3, r9
 800c70c:	f7f3 fd88 	bl	8000220 <__aeabi_dsub>
 800c710:	4632      	mov	r2, r6
 800c712:	463b      	mov	r3, r7
 800c714:	f7f4 f9c2 	bl	8000a9c <__aeabi_dcmpge>
 800c718:	2800      	cmp	r0, #0
 800c71a:	d1eb      	bne.n	800c6f4 <__ieee754_pow+0x9bc>
 800c71c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c7bc <__ieee754_pow+0xa84>
 800c720:	e6f7      	b.n	800c512 <__ieee754_pow+0x7da>
 800c722:	469a      	mov	sl, r3
 800c724:	4b22      	ldr	r3, [pc, #136]	@ (800c7b0 <__ieee754_pow+0xa78>)
 800c726:	459a      	cmp	sl, r3
 800c728:	f63f aef3 	bhi.w	800c512 <__ieee754_pow+0x7da>
 800c72c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c730:	e715      	b.n	800c55e <__ieee754_pow+0x826>
 800c732:	ec51 0b10 	vmov	r0, r1, d0
 800c736:	4619      	mov	r1, r3
 800c738:	e7cf      	b.n	800c6da <__ieee754_pow+0x9a2>
 800c73a:	491a      	ldr	r1, [pc, #104]	@ (800c7a4 <__ieee754_pow+0xa6c>)
 800c73c:	2000      	movs	r0, #0
 800c73e:	f7ff bb18 	b.w	800bd72 <__ieee754_pow+0x3a>
 800c742:	2000      	movs	r0, #0
 800c744:	2100      	movs	r1, #0
 800c746:	f7ff bb14 	b.w	800bd72 <__ieee754_pow+0x3a>
 800c74a:	4630      	mov	r0, r6
 800c74c:	4639      	mov	r1, r7
 800c74e:	f7ff bb10 	b.w	800bd72 <__ieee754_pow+0x3a>
 800c752:	460c      	mov	r4, r1
 800c754:	f7ff bb5e 	b.w	800be14 <__ieee754_pow+0xdc>
 800c758:	2400      	movs	r4, #0
 800c75a:	f7ff bb49 	b.w	800bdf0 <__ieee754_pow+0xb8>
 800c75e:	bf00      	nop
 800c760:	00000000 	.word	0x00000000
 800c764:	3fe62e43 	.word	0x3fe62e43
 800c768:	fefa39ef 	.word	0xfefa39ef
 800c76c:	3fe62e42 	.word	0x3fe62e42
 800c770:	0ca86c39 	.word	0x0ca86c39
 800c774:	be205c61 	.word	0xbe205c61
 800c778:	72bea4d0 	.word	0x72bea4d0
 800c77c:	3e663769 	.word	0x3e663769
 800c780:	c5d26bf1 	.word	0xc5d26bf1
 800c784:	3ebbbd41 	.word	0x3ebbbd41
 800c788:	af25de2c 	.word	0xaf25de2c
 800c78c:	3f11566a 	.word	0x3f11566a
 800c790:	16bebd93 	.word	0x16bebd93
 800c794:	3f66c16c 	.word	0x3f66c16c
 800c798:	5555553e 	.word	0x5555553e
 800c79c:	3fc55555 	.word	0x3fc55555
 800c7a0:	fff00000 	.word	0xfff00000
 800c7a4:	3ff00000 	.word	0x3ff00000
 800c7a8:	4090cbff 	.word	0x4090cbff
 800c7ac:	3f6f3400 	.word	0x3f6f3400
 800c7b0:	3fe00000 	.word	0x3fe00000
 800c7b4:	652b82fe 	.word	0x652b82fe
 800c7b8:	3c971547 	.word	0x3c971547
 800c7bc:	4090cc00 	.word	0x4090cc00

0800c7c0 <fabs>:
 800c7c0:	ec51 0b10 	vmov	r0, r1, d0
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c7ca:	ec43 2b10 	vmov	d0, r2, r3
 800c7ce:	4770      	bx	lr

0800c7d0 <__ieee754_fmodf>:
 800c7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7d2:	ee10 5a90 	vmov	r5, s1
 800c7d6:	f025 4000 	bic.w	r0, r5, #2147483648	@ 0x80000000
 800c7da:	1e43      	subs	r3, r0, #1
 800c7dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c7e0:	d206      	bcs.n	800c7f0 <__ieee754_fmodf+0x20>
 800c7e2:	ee10 3a10 	vmov	r3, s0
 800c7e6:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 800c7ea:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800c7ee:	d304      	bcc.n	800c7fa <__ieee754_fmodf+0x2a>
 800c7f0:	ee60 0a20 	vmul.f32	s1, s0, s1
 800c7f4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800c7f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7fa:	4286      	cmp	r6, r0
 800c7fc:	dbfc      	blt.n	800c7f8 <__ieee754_fmodf+0x28>
 800c7fe:	f003 4400 	and.w	r4, r3, #2147483648	@ 0x80000000
 800c802:	d105      	bne.n	800c810 <__ieee754_fmodf+0x40>
 800c804:	4b32      	ldr	r3, [pc, #200]	@ (800c8d0 <__ieee754_fmodf+0x100>)
 800c806:	eb03 7354 	add.w	r3, r3, r4, lsr #29
 800c80a:	ed93 0a00 	vldr	s0, [r3]
 800c80e:	e7f3      	b.n	800c7f8 <__ieee754_fmodf+0x28>
 800c810:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c814:	d140      	bne.n	800c898 <__ieee754_fmodf+0xc8>
 800c816:	0232      	lsls	r2, r6, #8
 800c818:	f06f 017d 	mvn.w	r1, #125	@ 0x7d
 800c81c:	2a00      	cmp	r2, #0
 800c81e:	dc38      	bgt.n	800c892 <__ieee754_fmodf+0xc2>
 800c820:	f015 4fff 	tst.w	r5, #2139095040	@ 0x7f800000
 800c824:	d13e      	bne.n	800c8a4 <__ieee754_fmodf+0xd4>
 800c826:	0207      	lsls	r7, r0, #8
 800c828:	f06f 027d 	mvn.w	r2, #125	@ 0x7d
 800c82c:	2f00      	cmp	r7, #0
 800c82e:	da36      	bge.n	800c89e <__ieee754_fmodf+0xce>
 800c830:	f111 0f7e 	cmn.w	r1, #126	@ 0x7e
 800c834:	bfb9      	ittee	lt
 800c836:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 800c83a:	1a5b      	sublt	r3, r3, r1
 800c83c:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 800c840:	f443 0300 	orrge.w	r3, r3, #8388608	@ 0x800000
 800c844:	bfb8      	it	lt
 800c846:	fa06 f303 	lsllt.w	r3, r6, r3
 800c84a:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800c84e:	bfb5      	itete	lt
 800c850:	f06f 057d 	mvnlt.w	r5, #125	@ 0x7d
 800c854:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 800c858:	1aad      	sublt	r5, r5, r2
 800c85a:	f445 0000 	orrge.w	r0, r5, #8388608	@ 0x800000
 800c85e:	bfb8      	it	lt
 800c860:	40a8      	lsllt	r0, r5
 800c862:	1a89      	subs	r1, r1, r2
 800c864:	1a1d      	subs	r5, r3, r0
 800c866:	bb01      	cbnz	r1, 800c8aa <__ieee754_fmodf+0xda>
 800c868:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 800c86c:	bf38      	it	cc
 800c86e:	462b      	movcc	r3, r5
 800c870:	2b00      	cmp	r3, #0
 800c872:	d0c7      	beq.n	800c804 <__ieee754_fmodf+0x34>
 800c874:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c878:	db1f      	blt.n	800c8ba <__ieee754_fmodf+0xea>
 800c87a:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800c87e:	db1f      	blt.n	800c8c0 <__ieee754_fmodf+0xf0>
 800c880:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800c884:	327f      	adds	r2, #127	@ 0x7f
 800c886:	4323      	orrs	r3, r4
 800c888:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800c88c:	ee00 3a10 	vmov	s0, r3
 800c890:	e7b2      	b.n	800c7f8 <__ieee754_fmodf+0x28>
 800c892:	3901      	subs	r1, #1
 800c894:	0052      	lsls	r2, r2, #1
 800c896:	e7c1      	b.n	800c81c <__ieee754_fmodf+0x4c>
 800c898:	15f1      	asrs	r1, r6, #23
 800c89a:	397f      	subs	r1, #127	@ 0x7f
 800c89c:	e7c0      	b.n	800c820 <__ieee754_fmodf+0x50>
 800c89e:	3a01      	subs	r2, #1
 800c8a0:	007f      	lsls	r7, r7, #1
 800c8a2:	e7c3      	b.n	800c82c <__ieee754_fmodf+0x5c>
 800c8a4:	15c2      	asrs	r2, r0, #23
 800c8a6:	3a7f      	subs	r2, #127	@ 0x7f
 800c8a8:	e7c2      	b.n	800c830 <__ieee754_fmodf+0x60>
 800c8aa:	2d00      	cmp	r5, #0
 800c8ac:	da02      	bge.n	800c8b4 <__ieee754_fmodf+0xe4>
 800c8ae:	005b      	lsls	r3, r3, #1
 800c8b0:	3901      	subs	r1, #1
 800c8b2:	e7d7      	b.n	800c864 <__ieee754_fmodf+0x94>
 800c8b4:	d0a6      	beq.n	800c804 <__ieee754_fmodf+0x34>
 800c8b6:	006b      	lsls	r3, r5, #1
 800c8b8:	e7fa      	b.n	800c8b0 <__ieee754_fmodf+0xe0>
 800c8ba:	005b      	lsls	r3, r3, #1
 800c8bc:	3a01      	subs	r2, #1
 800c8be:	e7d9      	b.n	800c874 <__ieee754_fmodf+0xa4>
 800c8c0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800c8c4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800c8c8:	3282      	adds	r2, #130	@ 0x82
 800c8ca:	4113      	asrs	r3, r2
 800c8cc:	4323      	orrs	r3, r4
 800c8ce:	e7dd      	b.n	800c88c <__ieee754_fmodf+0xbc>
 800c8d0:	0800cf88 	.word	0x0800cf88

0800c8d4 <with_errno>:
 800c8d4:	b510      	push	{r4, lr}
 800c8d6:	ed2d 8b02 	vpush	{d8}
 800c8da:	eeb0 8a40 	vmov.f32	s16, s0
 800c8de:	eef0 8a60 	vmov.f32	s17, s1
 800c8e2:	4604      	mov	r4, r0
 800c8e4:	f000 fa30 	bl	800cd48 <__errno>
 800c8e8:	eeb0 0a48 	vmov.f32	s0, s16
 800c8ec:	eef0 0a68 	vmov.f32	s1, s17
 800c8f0:	ecbd 8b02 	vpop	{d8}
 800c8f4:	6004      	str	r4, [r0, #0]
 800c8f6:	bd10      	pop	{r4, pc}

0800c8f8 <xflow>:
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	b507      	push	{r0, r1, r2, lr}
 800c8fc:	ec51 0b10 	vmov	r0, r1, d0
 800c900:	b183      	cbz	r3, 800c924 <xflow+0x2c>
 800c902:	4602      	mov	r2, r0
 800c904:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c908:	e9cd 2300 	strd	r2, r3, [sp]
 800c90c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c910:	f7f3 fe3e 	bl	8000590 <__aeabi_dmul>
 800c914:	ec41 0b10 	vmov	d0, r0, r1
 800c918:	2022      	movs	r0, #34	@ 0x22
 800c91a:	b003      	add	sp, #12
 800c91c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c920:	f7ff bfd8 	b.w	800c8d4 <with_errno>
 800c924:	4602      	mov	r2, r0
 800c926:	460b      	mov	r3, r1
 800c928:	e7ee      	b.n	800c908 <xflow+0x10>
 800c92a:	0000      	movs	r0, r0
 800c92c:	0000      	movs	r0, r0
	...

0800c930 <__math_uflow>:
 800c930:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c938 <__math_uflow+0x8>
 800c934:	f7ff bfe0 	b.w	800c8f8 <xflow>
 800c938:	00000000 	.word	0x00000000
 800c93c:	10000000 	.word	0x10000000

0800c940 <__math_oflow>:
 800c940:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c948 <__math_oflow+0x8>
 800c944:	f7ff bfd8 	b.w	800c8f8 <xflow>
 800c948:	00000000 	.word	0x00000000
 800c94c:	70000000 	.word	0x70000000

0800c950 <__ieee754_sqrt>:
 800c950:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c954:	4a68      	ldr	r2, [pc, #416]	@ (800caf8 <__ieee754_sqrt+0x1a8>)
 800c956:	ec55 4b10 	vmov	r4, r5, d0
 800c95a:	43aa      	bics	r2, r5
 800c95c:	462b      	mov	r3, r5
 800c95e:	4621      	mov	r1, r4
 800c960:	d110      	bne.n	800c984 <__ieee754_sqrt+0x34>
 800c962:	4622      	mov	r2, r4
 800c964:	4620      	mov	r0, r4
 800c966:	4629      	mov	r1, r5
 800c968:	f7f3 fe12 	bl	8000590 <__aeabi_dmul>
 800c96c:	4602      	mov	r2, r0
 800c96e:	460b      	mov	r3, r1
 800c970:	4620      	mov	r0, r4
 800c972:	4629      	mov	r1, r5
 800c974:	f7f3 fc56 	bl	8000224 <__adddf3>
 800c978:	4604      	mov	r4, r0
 800c97a:	460d      	mov	r5, r1
 800c97c:	ec45 4b10 	vmov	d0, r4, r5
 800c980:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c984:	2d00      	cmp	r5, #0
 800c986:	dc0e      	bgt.n	800c9a6 <__ieee754_sqrt+0x56>
 800c988:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c98c:	4322      	orrs	r2, r4
 800c98e:	d0f5      	beq.n	800c97c <__ieee754_sqrt+0x2c>
 800c990:	b19d      	cbz	r5, 800c9ba <__ieee754_sqrt+0x6a>
 800c992:	4622      	mov	r2, r4
 800c994:	4620      	mov	r0, r4
 800c996:	4629      	mov	r1, r5
 800c998:	f7f3 fc42 	bl	8000220 <__aeabi_dsub>
 800c99c:	4602      	mov	r2, r0
 800c99e:	460b      	mov	r3, r1
 800c9a0:	f7f3 ff20 	bl	80007e4 <__aeabi_ddiv>
 800c9a4:	e7e8      	b.n	800c978 <__ieee754_sqrt+0x28>
 800c9a6:	152a      	asrs	r2, r5, #20
 800c9a8:	d115      	bne.n	800c9d6 <__ieee754_sqrt+0x86>
 800c9aa:	2000      	movs	r0, #0
 800c9ac:	e009      	b.n	800c9c2 <__ieee754_sqrt+0x72>
 800c9ae:	0acb      	lsrs	r3, r1, #11
 800c9b0:	3a15      	subs	r2, #21
 800c9b2:	0549      	lsls	r1, r1, #21
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d0fa      	beq.n	800c9ae <__ieee754_sqrt+0x5e>
 800c9b8:	e7f7      	b.n	800c9aa <__ieee754_sqrt+0x5a>
 800c9ba:	462a      	mov	r2, r5
 800c9bc:	e7fa      	b.n	800c9b4 <__ieee754_sqrt+0x64>
 800c9be:	005b      	lsls	r3, r3, #1
 800c9c0:	3001      	adds	r0, #1
 800c9c2:	02dc      	lsls	r4, r3, #11
 800c9c4:	d5fb      	bpl.n	800c9be <__ieee754_sqrt+0x6e>
 800c9c6:	1e44      	subs	r4, r0, #1
 800c9c8:	1b12      	subs	r2, r2, r4
 800c9ca:	f1c0 0420 	rsb	r4, r0, #32
 800c9ce:	fa21 f404 	lsr.w	r4, r1, r4
 800c9d2:	4323      	orrs	r3, r4
 800c9d4:	4081      	lsls	r1, r0
 800c9d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9da:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c9de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9e2:	07d2      	lsls	r2, r2, #31
 800c9e4:	bf5c      	itt	pl
 800c9e6:	005b      	lslpl	r3, r3, #1
 800c9e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c9ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c9f0:	bf58      	it	pl
 800c9f2:	0049      	lslpl	r1, r1, #1
 800c9f4:	2600      	movs	r6, #0
 800c9f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c9fa:	106d      	asrs	r5, r5, #1
 800c9fc:	0049      	lsls	r1, r1, #1
 800c9fe:	2016      	movs	r0, #22
 800ca00:	4632      	mov	r2, r6
 800ca02:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ca06:	1917      	adds	r7, r2, r4
 800ca08:	429f      	cmp	r7, r3
 800ca0a:	bfde      	ittt	le
 800ca0c:	193a      	addle	r2, r7, r4
 800ca0e:	1bdb      	suble	r3, r3, r7
 800ca10:	1936      	addle	r6, r6, r4
 800ca12:	0fcf      	lsrs	r7, r1, #31
 800ca14:	3801      	subs	r0, #1
 800ca16:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800ca1a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ca1e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ca22:	d1f0      	bne.n	800ca06 <__ieee754_sqrt+0xb6>
 800ca24:	4604      	mov	r4, r0
 800ca26:	2720      	movs	r7, #32
 800ca28:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	eb00 0e0c 	add.w	lr, r0, ip
 800ca32:	db02      	blt.n	800ca3a <__ieee754_sqrt+0xea>
 800ca34:	d113      	bne.n	800ca5e <__ieee754_sqrt+0x10e>
 800ca36:	458e      	cmp	lr, r1
 800ca38:	d811      	bhi.n	800ca5e <__ieee754_sqrt+0x10e>
 800ca3a:	f1be 0f00 	cmp.w	lr, #0
 800ca3e:	eb0e 000c 	add.w	r0, lr, ip
 800ca42:	da42      	bge.n	800caca <__ieee754_sqrt+0x17a>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	db40      	blt.n	800caca <__ieee754_sqrt+0x17a>
 800ca48:	f102 0801 	add.w	r8, r2, #1
 800ca4c:	1a9b      	subs	r3, r3, r2
 800ca4e:	458e      	cmp	lr, r1
 800ca50:	bf88      	it	hi
 800ca52:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ca56:	eba1 010e 	sub.w	r1, r1, lr
 800ca5a:	4464      	add	r4, ip
 800ca5c:	4642      	mov	r2, r8
 800ca5e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ca62:	3f01      	subs	r7, #1
 800ca64:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ca68:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ca6c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ca70:	d1dc      	bne.n	800ca2c <__ieee754_sqrt+0xdc>
 800ca72:	4319      	orrs	r1, r3
 800ca74:	d01b      	beq.n	800caae <__ieee754_sqrt+0x15e>
 800ca76:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800cafc <__ieee754_sqrt+0x1ac>
 800ca7a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800cb00 <__ieee754_sqrt+0x1b0>
 800ca7e:	e9da 0100 	ldrd	r0, r1, [sl]
 800ca82:	e9db 2300 	ldrd	r2, r3, [fp]
 800ca86:	f7f3 fbcb 	bl	8000220 <__aeabi_dsub>
 800ca8a:	e9da 8900 	ldrd	r8, r9, [sl]
 800ca8e:	4602      	mov	r2, r0
 800ca90:	460b      	mov	r3, r1
 800ca92:	4640      	mov	r0, r8
 800ca94:	4649      	mov	r1, r9
 800ca96:	f7f3 fff7 	bl	8000a88 <__aeabi_dcmple>
 800ca9a:	b140      	cbz	r0, 800caae <__ieee754_sqrt+0x15e>
 800ca9c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800caa0:	e9da 0100 	ldrd	r0, r1, [sl]
 800caa4:	e9db 2300 	ldrd	r2, r3, [fp]
 800caa8:	d111      	bne.n	800cace <__ieee754_sqrt+0x17e>
 800caaa:	3601      	adds	r6, #1
 800caac:	463c      	mov	r4, r7
 800caae:	1072      	asrs	r2, r6, #1
 800cab0:	0863      	lsrs	r3, r4, #1
 800cab2:	07f1      	lsls	r1, r6, #31
 800cab4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800cab8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800cabc:	bf48      	it	mi
 800cabe:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800cac2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800cac6:	4618      	mov	r0, r3
 800cac8:	e756      	b.n	800c978 <__ieee754_sqrt+0x28>
 800caca:	4690      	mov	r8, r2
 800cacc:	e7be      	b.n	800ca4c <__ieee754_sqrt+0xfc>
 800cace:	f7f3 fba9 	bl	8000224 <__adddf3>
 800cad2:	e9da 8900 	ldrd	r8, r9, [sl]
 800cad6:	4602      	mov	r2, r0
 800cad8:	460b      	mov	r3, r1
 800cada:	4640      	mov	r0, r8
 800cadc:	4649      	mov	r1, r9
 800cade:	f7f3 ffc9 	bl	8000a74 <__aeabi_dcmplt>
 800cae2:	b120      	cbz	r0, 800caee <__ieee754_sqrt+0x19e>
 800cae4:	1ca0      	adds	r0, r4, #2
 800cae6:	bf08      	it	eq
 800cae8:	3601      	addeq	r6, #1
 800caea:	3402      	adds	r4, #2
 800caec:	e7df      	b.n	800caae <__ieee754_sqrt+0x15e>
 800caee:	1c63      	adds	r3, r4, #1
 800caf0:	f023 0401 	bic.w	r4, r3, #1
 800caf4:	e7db      	b.n	800caae <__ieee754_sqrt+0x15e>
 800caf6:	bf00      	nop
 800caf8:	7ff00000 	.word	0x7ff00000
 800cafc:	20000108 	.word	0x20000108
 800cb00:	20000100 	.word	0x20000100

0800cb04 <abort>:
 800cb04:	b508      	push	{r3, lr}
 800cb06:	2006      	movs	r0, #6
 800cb08:	f000 f8f2 	bl	800ccf0 <raise>
 800cb0c:	2001      	movs	r0, #1
 800cb0e:	f7f8 fc3b 	bl	8005388 <_exit>
	...

0800cb14 <malloc>:
 800cb14:	4b02      	ldr	r3, [pc, #8]	@ (800cb20 <malloc+0xc>)
 800cb16:	4601      	mov	r1, r0
 800cb18:	6818      	ldr	r0, [r3, #0]
 800cb1a:	f000 b82d 	b.w	800cb78 <_malloc_r>
 800cb1e:	bf00      	nop
 800cb20:	20000110 	.word	0x20000110

0800cb24 <free>:
 800cb24:	4b02      	ldr	r3, [pc, #8]	@ (800cb30 <free+0xc>)
 800cb26:	4601      	mov	r1, r0
 800cb28:	6818      	ldr	r0, [r3, #0]
 800cb2a:	f000 b947 	b.w	800cdbc <_free_r>
 800cb2e:	bf00      	nop
 800cb30:	20000110 	.word	0x20000110

0800cb34 <sbrk_aligned>:
 800cb34:	b570      	push	{r4, r5, r6, lr}
 800cb36:	4e0f      	ldr	r6, [pc, #60]	@ (800cb74 <sbrk_aligned+0x40>)
 800cb38:	460c      	mov	r4, r1
 800cb3a:	6831      	ldr	r1, [r6, #0]
 800cb3c:	4605      	mov	r5, r0
 800cb3e:	b911      	cbnz	r1, 800cb46 <sbrk_aligned+0x12>
 800cb40:	f000 f8f2 	bl	800cd28 <_sbrk_r>
 800cb44:	6030      	str	r0, [r6, #0]
 800cb46:	4621      	mov	r1, r4
 800cb48:	4628      	mov	r0, r5
 800cb4a:	f000 f8ed 	bl	800cd28 <_sbrk_r>
 800cb4e:	1c43      	adds	r3, r0, #1
 800cb50:	d103      	bne.n	800cb5a <sbrk_aligned+0x26>
 800cb52:	f04f 34ff 	mov.w	r4, #4294967295
 800cb56:	4620      	mov	r0, r4
 800cb58:	bd70      	pop	{r4, r5, r6, pc}
 800cb5a:	1cc4      	adds	r4, r0, #3
 800cb5c:	f024 0403 	bic.w	r4, r4, #3
 800cb60:	42a0      	cmp	r0, r4
 800cb62:	d0f8      	beq.n	800cb56 <sbrk_aligned+0x22>
 800cb64:	1a21      	subs	r1, r4, r0
 800cb66:	4628      	mov	r0, r5
 800cb68:	f000 f8de 	bl	800cd28 <_sbrk_r>
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	d1f2      	bne.n	800cb56 <sbrk_aligned+0x22>
 800cb70:	e7ef      	b.n	800cb52 <sbrk_aligned+0x1e>
 800cb72:	bf00      	nop
 800cb74:	20000834 	.word	0x20000834

0800cb78 <_malloc_r>:
 800cb78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb7c:	1ccd      	adds	r5, r1, #3
 800cb7e:	f025 0503 	bic.w	r5, r5, #3
 800cb82:	3508      	adds	r5, #8
 800cb84:	2d0c      	cmp	r5, #12
 800cb86:	bf38      	it	cc
 800cb88:	250c      	movcc	r5, #12
 800cb8a:	2d00      	cmp	r5, #0
 800cb8c:	4606      	mov	r6, r0
 800cb8e:	db01      	blt.n	800cb94 <_malloc_r+0x1c>
 800cb90:	42a9      	cmp	r1, r5
 800cb92:	d904      	bls.n	800cb9e <_malloc_r+0x26>
 800cb94:	230c      	movs	r3, #12
 800cb96:	6033      	str	r3, [r6, #0]
 800cb98:	2000      	movs	r0, #0
 800cb9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc74 <_malloc_r+0xfc>
 800cba2:	f000 f869 	bl	800cc78 <__malloc_lock>
 800cba6:	f8d8 3000 	ldr.w	r3, [r8]
 800cbaa:	461c      	mov	r4, r3
 800cbac:	bb44      	cbnz	r4, 800cc00 <_malloc_r+0x88>
 800cbae:	4629      	mov	r1, r5
 800cbb0:	4630      	mov	r0, r6
 800cbb2:	f7ff ffbf 	bl	800cb34 <sbrk_aligned>
 800cbb6:	1c43      	adds	r3, r0, #1
 800cbb8:	4604      	mov	r4, r0
 800cbba:	d158      	bne.n	800cc6e <_malloc_r+0xf6>
 800cbbc:	f8d8 4000 	ldr.w	r4, [r8]
 800cbc0:	4627      	mov	r7, r4
 800cbc2:	2f00      	cmp	r7, #0
 800cbc4:	d143      	bne.n	800cc4e <_malloc_r+0xd6>
 800cbc6:	2c00      	cmp	r4, #0
 800cbc8:	d04b      	beq.n	800cc62 <_malloc_r+0xea>
 800cbca:	6823      	ldr	r3, [r4, #0]
 800cbcc:	4639      	mov	r1, r7
 800cbce:	4630      	mov	r0, r6
 800cbd0:	eb04 0903 	add.w	r9, r4, r3
 800cbd4:	f000 f8a8 	bl	800cd28 <_sbrk_r>
 800cbd8:	4581      	cmp	r9, r0
 800cbda:	d142      	bne.n	800cc62 <_malloc_r+0xea>
 800cbdc:	6821      	ldr	r1, [r4, #0]
 800cbde:	1a6d      	subs	r5, r5, r1
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	f7ff ffa6 	bl	800cb34 <sbrk_aligned>
 800cbe8:	3001      	adds	r0, #1
 800cbea:	d03a      	beq.n	800cc62 <_malloc_r+0xea>
 800cbec:	6823      	ldr	r3, [r4, #0]
 800cbee:	442b      	add	r3, r5
 800cbf0:	6023      	str	r3, [r4, #0]
 800cbf2:	f8d8 3000 	ldr.w	r3, [r8]
 800cbf6:	685a      	ldr	r2, [r3, #4]
 800cbf8:	bb62      	cbnz	r2, 800cc54 <_malloc_r+0xdc>
 800cbfa:	f8c8 7000 	str.w	r7, [r8]
 800cbfe:	e00f      	b.n	800cc20 <_malloc_r+0xa8>
 800cc00:	6822      	ldr	r2, [r4, #0]
 800cc02:	1b52      	subs	r2, r2, r5
 800cc04:	d420      	bmi.n	800cc48 <_malloc_r+0xd0>
 800cc06:	2a0b      	cmp	r2, #11
 800cc08:	d917      	bls.n	800cc3a <_malloc_r+0xc2>
 800cc0a:	1961      	adds	r1, r4, r5
 800cc0c:	42a3      	cmp	r3, r4
 800cc0e:	6025      	str	r5, [r4, #0]
 800cc10:	bf18      	it	ne
 800cc12:	6059      	strne	r1, [r3, #4]
 800cc14:	6863      	ldr	r3, [r4, #4]
 800cc16:	bf08      	it	eq
 800cc18:	f8c8 1000 	streq.w	r1, [r8]
 800cc1c:	5162      	str	r2, [r4, r5]
 800cc1e:	604b      	str	r3, [r1, #4]
 800cc20:	4630      	mov	r0, r6
 800cc22:	f000 f82f 	bl	800cc84 <__malloc_unlock>
 800cc26:	f104 000b 	add.w	r0, r4, #11
 800cc2a:	1d23      	adds	r3, r4, #4
 800cc2c:	f020 0007 	bic.w	r0, r0, #7
 800cc30:	1ac2      	subs	r2, r0, r3
 800cc32:	bf1c      	itt	ne
 800cc34:	1a1b      	subne	r3, r3, r0
 800cc36:	50a3      	strne	r3, [r4, r2]
 800cc38:	e7af      	b.n	800cb9a <_malloc_r+0x22>
 800cc3a:	6862      	ldr	r2, [r4, #4]
 800cc3c:	42a3      	cmp	r3, r4
 800cc3e:	bf0c      	ite	eq
 800cc40:	f8c8 2000 	streq.w	r2, [r8]
 800cc44:	605a      	strne	r2, [r3, #4]
 800cc46:	e7eb      	b.n	800cc20 <_malloc_r+0xa8>
 800cc48:	4623      	mov	r3, r4
 800cc4a:	6864      	ldr	r4, [r4, #4]
 800cc4c:	e7ae      	b.n	800cbac <_malloc_r+0x34>
 800cc4e:	463c      	mov	r4, r7
 800cc50:	687f      	ldr	r7, [r7, #4]
 800cc52:	e7b6      	b.n	800cbc2 <_malloc_r+0x4a>
 800cc54:	461a      	mov	r2, r3
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	42a3      	cmp	r3, r4
 800cc5a:	d1fb      	bne.n	800cc54 <_malloc_r+0xdc>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	6053      	str	r3, [r2, #4]
 800cc60:	e7de      	b.n	800cc20 <_malloc_r+0xa8>
 800cc62:	230c      	movs	r3, #12
 800cc64:	6033      	str	r3, [r6, #0]
 800cc66:	4630      	mov	r0, r6
 800cc68:	f000 f80c 	bl	800cc84 <__malloc_unlock>
 800cc6c:	e794      	b.n	800cb98 <_malloc_r+0x20>
 800cc6e:	6005      	str	r5, [r0, #0]
 800cc70:	e7d6      	b.n	800cc20 <_malloc_r+0xa8>
 800cc72:	bf00      	nop
 800cc74:	20000838 	.word	0x20000838

0800cc78 <__malloc_lock>:
 800cc78:	4801      	ldr	r0, [pc, #4]	@ (800cc80 <__malloc_lock+0x8>)
 800cc7a:	f000 b88f 	b.w	800cd9c <__retarget_lock_acquire_recursive>
 800cc7e:	bf00      	nop
 800cc80:	20000978 	.word	0x20000978

0800cc84 <__malloc_unlock>:
 800cc84:	4801      	ldr	r0, [pc, #4]	@ (800cc8c <__malloc_unlock+0x8>)
 800cc86:	f000 b88a 	b.w	800cd9e <__retarget_lock_release_recursive>
 800cc8a:	bf00      	nop
 800cc8c:	20000978 	.word	0x20000978

0800cc90 <memset>:
 800cc90:	4402      	add	r2, r0
 800cc92:	4603      	mov	r3, r0
 800cc94:	4293      	cmp	r3, r2
 800cc96:	d100      	bne.n	800cc9a <memset+0xa>
 800cc98:	4770      	bx	lr
 800cc9a:	f803 1b01 	strb.w	r1, [r3], #1
 800cc9e:	e7f9      	b.n	800cc94 <memset+0x4>

0800cca0 <_raise_r>:
 800cca0:	291f      	cmp	r1, #31
 800cca2:	b538      	push	{r3, r4, r5, lr}
 800cca4:	4605      	mov	r5, r0
 800cca6:	460c      	mov	r4, r1
 800cca8:	d904      	bls.n	800ccb4 <_raise_r+0x14>
 800ccaa:	2316      	movs	r3, #22
 800ccac:	6003      	str	r3, [r0, #0]
 800ccae:	f04f 30ff 	mov.w	r0, #4294967295
 800ccb2:	bd38      	pop	{r3, r4, r5, pc}
 800ccb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ccb6:	b112      	cbz	r2, 800ccbe <_raise_r+0x1e>
 800ccb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccbc:	b94b      	cbnz	r3, 800ccd2 <_raise_r+0x32>
 800ccbe:	4628      	mov	r0, r5
 800ccc0:	f000 f830 	bl	800cd24 <_getpid_r>
 800ccc4:	4622      	mov	r2, r4
 800ccc6:	4601      	mov	r1, r0
 800ccc8:	4628      	mov	r0, r5
 800ccca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccce:	f000 b817 	b.w	800cd00 <_kill_r>
 800ccd2:	2b01      	cmp	r3, #1
 800ccd4:	d00a      	beq.n	800ccec <_raise_r+0x4c>
 800ccd6:	1c59      	adds	r1, r3, #1
 800ccd8:	d103      	bne.n	800cce2 <_raise_r+0x42>
 800ccda:	2316      	movs	r3, #22
 800ccdc:	6003      	str	r3, [r0, #0]
 800ccde:	2001      	movs	r0, #1
 800cce0:	e7e7      	b.n	800ccb2 <_raise_r+0x12>
 800cce2:	2100      	movs	r1, #0
 800cce4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cce8:	4620      	mov	r0, r4
 800ccea:	4798      	blx	r3
 800ccec:	2000      	movs	r0, #0
 800ccee:	e7e0      	b.n	800ccb2 <_raise_r+0x12>

0800ccf0 <raise>:
 800ccf0:	4b02      	ldr	r3, [pc, #8]	@ (800ccfc <raise+0xc>)
 800ccf2:	4601      	mov	r1, r0
 800ccf4:	6818      	ldr	r0, [r3, #0]
 800ccf6:	f7ff bfd3 	b.w	800cca0 <_raise_r>
 800ccfa:	bf00      	nop
 800ccfc:	20000110 	.word	0x20000110

0800cd00 <_kill_r>:
 800cd00:	b538      	push	{r3, r4, r5, lr}
 800cd02:	4d07      	ldr	r5, [pc, #28]	@ (800cd20 <_kill_r+0x20>)
 800cd04:	2300      	movs	r3, #0
 800cd06:	4604      	mov	r4, r0
 800cd08:	4608      	mov	r0, r1
 800cd0a:	4611      	mov	r1, r2
 800cd0c:	602b      	str	r3, [r5, #0]
 800cd0e:	f7f8 fb2b 	bl	8005368 <_kill>
 800cd12:	1c43      	adds	r3, r0, #1
 800cd14:	d102      	bne.n	800cd1c <_kill_r+0x1c>
 800cd16:	682b      	ldr	r3, [r5, #0]
 800cd18:	b103      	cbz	r3, 800cd1c <_kill_r+0x1c>
 800cd1a:	6023      	str	r3, [r4, #0]
 800cd1c:	bd38      	pop	{r3, r4, r5, pc}
 800cd1e:	bf00      	nop
 800cd20:	20000974 	.word	0x20000974

0800cd24 <_getpid_r>:
 800cd24:	f7f8 bb18 	b.w	8005358 <_getpid>

0800cd28 <_sbrk_r>:
 800cd28:	b538      	push	{r3, r4, r5, lr}
 800cd2a:	4d06      	ldr	r5, [pc, #24]	@ (800cd44 <_sbrk_r+0x1c>)
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	4604      	mov	r4, r0
 800cd30:	4608      	mov	r0, r1
 800cd32:	602b      	str	r3, [r5, #0]
 800cd34:	f7f8 fb34 	bl	80053a0 <_sbrk>
 800cd38:	1c43      	adds	r3, r0, #1
 800cd3a:	d102      	bne.n	800cd42 <_sbrk_r+0x1a>
 800cd3c:	682b      	ldr	r3, [r5, #0]
 800cd3e:	b103      	cbz	r3, 800cd42 <_sbrk_r+0x1a>
 800cd40:	6023      	str	r3, [r4, #0]
 800cd42:	bd38      	pop	{r3, r4, r5, pc}
 800cd44:	20000974 	.word	0x20000974

0800cd48 <__errno>:
 800cd48:	4b01      	ldr	r3, [pc, #4]	@ (800cd50 <__errno+0x8>)
 800cd4a:	6818      	ldr	r0, [r3, #0]
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	20000110 	.word	0x20000110

0800cd54 <__libc_init_array>:
 800cd54:	b570      	push	{r4, r5, r6, lr}
 800cd56:	4d0d      	ldr	r5, [pc, #52]	@ (800cd8c <__libc_init_array+0x38>)
 800cd58:	4c0d      	ldr	r4, [pc, #52]	@ (800cd90 <__libc_init_array+0x3c>)
 800cd5a:	1b64      	subs	r4, r4, r5
 800cd5c:	10a4      	asrs	r4, r4, #2
 800cd5e:	2600      	movs	r6, #0
 800cd60:	42a6      	cmp	r6, r4
 800cd62:	d109      	bne.n	800cd78 <__libc_init_array+0x24>
 800cd64:	4d0b      	ldr	r5, [pc, #44]	@ (800cd94 <__libc_init_array+0x40>)
 800cd66:	4c0c      	ldr	r4, [pc, #48]	@ (800cd98 <__libc_init_array+0x44>)
 800cd68:	f000 f872 	bl	800ce50 <_init>
 800cd6c:	1b64      	subs	r4, r4, r5
 800cd6e:	10a4      	asrs	r4, r4, #2
 800cd70:	2600      	movs	r6, #0
 800cd72:	42a6      	cmp	r6, r4
 800cd74:	d105      	bne.n	800cd82 <__libc_init_array+0x2e>
 800cd76:	bd70      	pop	{r4, r5, r6, pc}
 800cd78:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd7c:	4798      	blx	r3
 800cd7e:	3601      	adds	r6, #1
 800cd80:	e7ee      	b.n	800cd60 <__libc_init_array+0xc>
 800cd82:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd86:	4798      	blx	r3
 800cd88:	3601      	adds	r6, #1
 800cd8a:	e7f2      	b.n	800cd72 <__libc_init_array+0x1e>
 800cd8c:	0800cf90 	.word	0x0800cf90
 800cd90:	0800cf90 	.word	0x0800cf90
 800cd94:	0800cf90 	.word	0x0800cf90
 800cd98:	0800cf9c 	.word	0x0800cf9c

0800cd9c <__retarget_lock_acquire_recursive>:
 800cd9c:	4770      	bx	lr

0800cd9e <__retarget_lock_release_recursive>:
 800cd9e:	4770      	bx	lr

0800cda0 <memcpy>:
 800cda0:	440a      	add	r2, r1
 800cda2:	4291      	cmp	r1, r2
 800cda4:	f100 33ff 	add.w	r3, r0, #4294967295
 800cda8:	d100      	bne.n	800cdac <memcpy+0xc>
 800cdaa:	4770      	bx	lr
 800cdac:	b510      	push	{r4, lr}
 800cdae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdb6:	4291      	cmp	r1, r2
 800cdb8:	d1f9      	bne.n	800cdae <memcpy+0xe>
 800cdba:	bd10      	pop	{r4, pc}

0800cdbc <_free_r>:
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4605      	mov	r5, r0
 800cdc0:	2900      	cmp	r1, #0
 800cdc2:	d041      	beq.n	800ce48 <_free_r+0x8c>
 800cdc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdc8:	1f0c      	subs	r4, r1, #4
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	bfb8      	it	lt
 800cdce:	18e4      	addlt	r4, r4, r3
 800cdd0:	f7ff ff52 	bl	800cc78 <__malloc_lock>
 800cdd4:	4a1d      	ldr	r2, [pc, #116]	@ (800ce4c <_free_r+0x90>)
 800cdd6:	6813      	ldr	r3, [r2, #0]
 800cdd8:	b933      	cbnz	r3, 800cde8 <_free_r+0x2c>
 800cdda:	6063      	str	r3, [r4, #4]
 800cddc:	6014      	str	r4, [r2, #0]
 800cdde:	4628      	mov	r0, r5
 800cde0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cde4:	f7ff bf4e 	b.w	800cc84 <__malloc_unlock>
 800cde8:	42a3      	cmp	r3, r4
 800cdea:	d908      	bls.n	800cdfe <_free_r+0x42>
 800cdec:	6820      	ldr	r0, [r4, #0]
 800cdee:	1821      	adds	r1, r4, r0
 800cdf0:	428b      	cmp	r3, r1
 800cdf2:	bf01      	itttt	eq
 800cdf4:	6819      	ldreq	r1, [r3, #0]
 800cdf6:	685b      	ldreq	r3, [r3, #4]
 800cdf8:	1809      	addeq	r1, r1, r0
 800cdfa:	6021      	streq	r1, [r4, #0]
 800cdfc:	e7ed      	b.n	800cdda <_free_r+0x1e>
 800cdfe:	461a      	mov	r2, r3
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	b10b      	cbz	r3, 800ce08 <_free_r+0x4c>
 800ce04:	42a3      	cmp	r3, r4
 800ce06:	d9fa      	bls.n	800cdfe <_free_r+0x42>
 800ce08:	6811      	ldr	r1, [r2, #0]
 800ce0a:	1850      	adds	r0, r2, r1
 800ce0c:	42a0      	cmp	r0, r4
 800ce0e:	d10b      	bne.n	800ce28 <_free_r+0x6c>
 800ce10:	6820      	ldr	r0, [r4, #0]
 800ce12:	4401      	add	r1, r0
 800ce14:	1850      	adds	r0, r2, r1
 800ce16:	4283      	cmp	r3, r0
 800ce18:	6011      	str	r1, [r2, #0]
 800ce1a:	d1e0      	bne.n	800cdde <_free_r+0x22>
 800ce1c:	6818      	ldr	r0, [r3, #0]
 800ce1e:	685b      	ldr	r3, [r3, #4]
 800ce20:	6053      	str	r3, [r2, #4]
 800ce22:	4408      	add	r0, r1
 800ce24:	6010      	str	r0, [r2, #0]
 800ce26:	e7da      	b.n	800cdde <_free_r+0x22>
 800ce28:	d902      	bls.n	800ce30 <_free_r+0x74>
 800ce2a:	230c      	movs	r3, #12
 800ce2c:	602b      	str	r3, [r5, #0]
 800ce2e:	e7d6      	b.n	800cdde <_free_r+0x22>
 800ce30:	6820      	ldr	r0, [r4, #0]
 800ce32:	1821      	adds	r1, r4, r0
 800ce34:	428b      	cmp	r3, r1
 800ce36:	bf04      	itt	eq
 800ce38:	6819      	ldreq	r1, [r3, #0]
 800ce3a:	685b      	ldreq	r3, [r3, #4]
 800ce3c:	6063      	str	r3, [r4, #4]
 800ce3e:	bf04      	itt	eq
 800ce40:	1809      	addeq	r1, r1, r0
 800ce42:	6021      	streq	r1, [r4, #0]
 800ce44:	6054      	str	r4, [r2, #4]
 800ce46:	e7ca      	b.n	800cdde <_free_r+0x22>
 800ce48:	bd38      	pop	{r3, r4, r5, pc}
 800ce4a:	bf00      	nop
 800ce4c:	20000838 	.word	0x20000838

0800ce50 <_init>:
 800ce50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce52:	bf00      	nop
 800ce54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce56:	bc08      	pop	{r3}
 800ce58:	469e      	mov	lr, r3
 800ce5a:	4770      	bx	lr

0800ce5c <_fini>:
 800ce5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce5e:	bf00      	nop
 800ce60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce62:	bc08      	pop	{r3}
 800ce64:	469e      	mov	lr, r3
 800ce66:	4770      	bx	lr
