\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\scratchproject.prs  -multisrs  -ovm  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.vm   -freq 100.000   -tcl  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\designer\top\synthesis.fdc  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synwork\top_prem.srd  -sap  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.sap  -otap  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.tap  -omap  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.map  -devicelib  \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\lib\generic\acg5.v  -ologparam  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\syntmp\top.plg  -osyn  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\top.srm  -prjdir  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\  -prjname  top_syn  -log  Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\synthesis\synlog\top_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\lib\generic\acg5.v -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:90
file:..\scratchproject.prs|io:o|time:1652700743|size:4472|exec:0|csum:
file:..\top.vm|io:o|time:1652700923|size:853636|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1652700707|size:581|exec:0|csum:4698CED7D9DE50C9FFE9C239704447E3
file:..\synwork\top_prem.srd|io:i|time:1652700840|size:178278|exec:0|csum:14ED892809197898AC622F311BB4C658
file:..\top.sap|io:o|time:1652700848|size:3284|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1652700939|size:28|exec:0|csum:
file:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\lib\generic\acg5.v|io:i|time:1645636600|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:top.plg|io:o|time:1652700939|size:1173|exec:0|csum:
file:..\top.srm|io:o|time:1652700917|size:6147|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1652700939|size:44237|exec:0|csum:
file:\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M\bin64\m_generic.exe|io:i|time:1645640972|size:46277120|exec:1|csum:4EC465D06308D4C940EF85B1C3478226
