Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_advanced
Version: S-2021.06-SP4
Date   : Mon Nov 13 16:53:46 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DOUT_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_SYS)
  Endpoint: DOUT[0] (output port clocked by CLK_SYS)
  Path Group: CLK_SYS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_advanced       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DOUT_reg[0]/clocked_on (**SEQGEN**)      0.00       0.00 r
  DOUT_reg[0]/Q (**SEQGEN**)               0.00       0.00 r
  DOUT[0] (out)                            0.02       0.02 r
  data arrival time                                   0.02

  clock CLK_SYS (rise edge)                4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.07       3.93
  output external delay                   -0.50       3.43
  data required time                                  3.43
  -----------------------------------------------------------
  data required time                                  3.43
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         3.41


1
