Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,3015
design__instance__area,23939.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,25
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011999193811789155
power__switching__total,0.0004835710860788822
power__leakage__total,2.4646125140748154E-8
power__total,0.001683515147306025
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2855300798838796
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28863187656895334
timing__hold__ws__corner:nom_tt_025C_1v80,0.3092526322555991
timing__setup__ws__corner:nom_tt_025C_1v80,13.349663086160303
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.309253
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.758984
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,25
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.30082368003637977
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3057375272823438
timing__hold__ws__corner:nom_ss_100C_1v60,0.8555085770837305
timing__setup__ws__corner:nom_ss_100C_1v60,10.862419715607482
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.855509
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.862420
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,25
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2773414632007131
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27988309684286977
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1088800191935362
timing__setup__ws__corner:nom_ff_n40C_1v95,14.22459879036757
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108880
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.101427
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,25
design__max_fanout_violation__count,25
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2751968453233908
clock__skew__worst_setup,0.27737499193700504
timing__hold__ws,0.1069926955094475
timing__setup__ws,10.699996747046447
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106993
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.699997
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3015
design__instance__area__stdcell,23939.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.698846
design__instance__utilization__stdcell,0.698846
design__instance__count__class:buffer,4
design__instance__count__class:inverter,95
design__instance__count__class:sequential_cell,366
design__instance__count__class:multi_input_combinational_cell,1753
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1933
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,49822.9
design__violations,0
design__instance__count__class:timing_repair_buffer,286
design__instance__count__class:clock_buffer,31
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,156
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2553
route__net__special,2
route__drc_errors__iter:1,1333
route__wirelength__iter:1,58564
route__drc_errors__iter:2,609
route__wirelength__iter:2,57768
route__drc_errors__iter:3,670
route__wirelength__iter:3,57750
route__drc_errors__iter:4,105
route__wirelength__iter:4,57613
route__drc_errors__iter:5,2
route__wirelength__iter:5,57588
route__drc_errors__iter:6,0
route__wirelength__iter:6,57586
route__drc_errors,0
route__wirelength,57586
route__vias,18790
route__vias__singlecut,18790
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,425.465
timing__unannotated_net__count__corner:nom_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,25
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28278716280166566
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28539763027329584
timing__hold__ws__corner:min_tt_025C_1v80,0.3041756932427051
timing__setup__ws__corner:min_tt_025C_1v80,13.439068904772727
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.304176
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.762199
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,12
design__max_fanout_violation__count__corner:min_ss_100C_1v60,25
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2965035800807776
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3008656464678975
timing__hold__ws__corner:min_ss_100C_1v60,0.8518362922813185
timing__setup__ws__corner:min_ss_100C_1v60,11.036505355327444
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.851836
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.036506
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,25
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2751968453233908
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27737499193700504
timing__hold__ws__corner:min_ff_n40C_1v95,0.1069926955094475
timing__setup__ws__corner:min_ff_n40C_1v95,14.283048037464255
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106993
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.104000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,25
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2908785239451243
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29366185314657756
timing__hold__ws__corner:max_tt_025C_1v80,0.3143826399305711
timing__setup__ws__corner:max_tt_025C_1v80,13.245751537187088
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314383
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.756197
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,25
design__max_fanout_violation__count__corner:max_ss_100C_1v60,25
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.30739731075110033
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3130953085415344
timing__hold__ws__corner:max_ss_100C_1v60,0.8620128188574495
timing__setup__ws__corner:max_ss_100C_1v60,10.699996747046447
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.862013
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.699997
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,25
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28249245409144397
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2838770687757648
timing__hold__ws__corner:max_ff_n40C_1v95,0.11128465131057946
timing__setup__ws__corner:max_ff_n40C_1v95,14.157586614884384
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111285
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.098997
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,53
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000079724
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000767647
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000133884
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000767647
design_powergrid__voltage__worst,0.0000767647
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.000079724
design_powergrid__drop__worst__net:VPWR,0.000079724
design_powergrid__voltage__worst__net:VGND,0.0000767647
design_powergrid__drop__worst__net:VGND,0.0000767647
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001349999999999999949497862805625203463932848535478115081787109375
ir__drop__worst,0.000079699999999999999252160709506398461599019356071949005126953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
