{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635395919693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635395919698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 21:38:39 2021 " "Processing started: Wed Oct 27 21:38:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635395919698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395919698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395919698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635395920140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635395920140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635395926921 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFcounter " "Found entity 2: vDFFcounter" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635395926921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635395926940 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 lab3_top.v(36) " "Verilog HDL Always Construct warning at lab3_top.v(36): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635395926942 "|lab3_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab3_top.v(5) " "Output port \"LEDR\" at lab3_top.v(5) has no driver" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635395926943 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] lab3_top.v(94) " "Inferred latch for \"HEX1\[0\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] lab3_top.v(94) " "Inferred latch for \"HEX1\[1\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] lab3_top.v(94) " "Inferred latch for \"HEX1\[2\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] lab3_top.v(94) " "Inferred latch for \"HEX1\[3\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] lab3_top.v(94) " "Inferred latch for \"HEX1\[4\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] lab3_top.v(94) " "Inferred latch for \"HEX1\[5\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] lab3_top.v(94) " "Inferred latch for \"HEX1\[6\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] lab3_top.v(94) " "Inferred latch for \"HEX2\[0\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] lab3_top.v(94) " "Inferred latch for \"HEX2\[1\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] lab3_top.v(94) " "Inferred latch for \"HEX2\[2\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] lab3_top.v(94) " "Inferred latch for \"HEX2\[3\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] lab3_top.v(94) " "Inferred latch for \"HEX2\[4\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] lab3_top.v(94) " "Inferred latch for \"HEX2\[5\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] lab3_top.v(94) " "Inferred latch for \"HEX2\[6\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] lab3_top.v(94) " "Inferred latch for \"HEX3\[0\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] lab3_top.v(94) " "Inferred latch for \"HEX3\[1\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] lab3_top.v(94) " "Inferred latch for \"HEX3\[2\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] lab3_top.v(94) " "Inferred latch for \"HEX3\[3\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] lab3_top.v(94) " "Inferred latch for \"HEX3\[4\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] lab3_top.v(94) " "Inferred latch for \"HEX3\[5\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926945 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] lab3_top.v(94) " "Inferred latch for \"HEX3\[6\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] lab3_top.v(94) " "Inferred latch for \"HEX4\[0\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] lab3_top.v(94) " "Inferred latch for \"HEX4\[1\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] lab3_top.v(94) " "Inferred latch for \"HEX4\[2\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] lab3_top.v(94) " "Inferred latch for \"HEX4\[3\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] lab3_top.v(94) " "Inferred latch for \"HEX4\[4\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] lab3_top.v(94) " "Inferred latch for \"HEX4\[5\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] lab3_top.v(94) " "Inferred latch for \"HEX4\[6\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] lab3_top.v(94) " "Inferred latch for \"HEX5\[0\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] lab3_top.v(94) " "Inferred latch for \"HEX5\[1\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] lab3_top.v(94) " "Inferred latch for \"HEX5\[2\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] lab3_top.v(94) " "Inferred latch for \"HEX5\[3\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] lab3_top.v(94) " "Inferred latch for \"HEX5\[4\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] lab3_top.v(94) " "Inferred latch for \"HEX5\[5\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] lab3_top.v(94) " "Inferred latch for \"HEX5\[6\]\" at lab3_top.v(94)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] lab3_top.v(39) " "Inferred latch for \"temp\[0\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lab3_top.v(39) " "Inferred latch for \"temp\[1\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] lab3_top.v(39) " "Inferred latch for \"temp\[2\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] lab3_top.v(39) " "Inferred latch for \"temp\[3\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] lab3_top.v(39) " "Inferred latch for \"temp\[4\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] lab3_top.v(39) " "Inferred latch for \"temp\[5\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926946 "|lab3_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] lab3_top.v(39) " "Inferred latch for \"temp\[6\]\" at lab3_top.v(39)" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395926947 "|lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFcounter vDFFcounter:STATE " "Elaborating entity \"vDFFcounter\" for hierarchy \"vDFFcounter:STATE\"" {  } { { "lab3_top.v" "STATE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635395926975 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "lab3_top.v(114) " "Verilog HDL Event Control error at lab3_top.v(114): mixed single- and double-edge expressions are not supported" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 114 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1635395926976 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in lab3_top.v(115) " "Verilog HDL Always Construct warning at lab3_top.v(115): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635395926976 "|lab3_top|vDFFcounter:STATE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter lab3_top.v(116) " "Verilog HDL Always Construct warning at lab3_top.v(116): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab3_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635395926976 "|lab3_top|vDFFcounter:STATE"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vDFFcounter:STATE " "Can't elaborate user hierarchy \"vDFFcounter:STATE\"" {  } { { "lab3_top.v" "STATE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN Verilog/lab3/lab3_top.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635395926976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635395927018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 27 21:38:47 2021 " "Processing ended: Wed Oct 27 21:38:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635395927018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635395927018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635395927018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395927018 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635395927607 ""}
