Model {
  Name			  "analog_ext"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    12
    Inport {
      BusObject		      ""
      Name		      "Model_Tick"
    }
    Inport {
      BusObject		      ""
      Name		      "dout"
    }
    Inport {
      BusObject		      ""
      Name		      "daca_e"
    }
    Inport {
      BusObject		      ""
      Name		      "daca_f"
    }
    Inport {
      BusObject		      ""
      Name		      "dacb_e"
    }
    Inport {
      BusObject		      ""
      Name		      "dacb_f"
    }
    Inport {
      BusObject		      ""
      Name		      "sig_buf_i"
    }
    Inport {
      BusObject		      ""
      Name		      "sig1_buf_i"
    }
    Inport {
      BusObject		      ""
      Name		      "daca_i"
    }
    Inport {
      BusObject		      ""
      Name		      "dacb_i"
    }
    Inport {
      BusObject		      ""
      Name		      "daca_s"
    }
    Inport {
      BusObject		      ""
      Name		      "dacb_s"
    }
    NumRootOutports	    9
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "CS_low"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "clk_out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "sig"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "sig1"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "dsdi"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "sig_buf_o"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "sig1_buf_o"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "daca_o"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "dacb_o"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.99"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1251"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      6
      Cell		      "HDLSubsystem"
      Cell		      "analog_ext"
      Cell		      "ResourceReport"
      Cell		      "on"
      Cell		      "TargetDirectory"
      Cell		      "D:\\Dan\\FPGA_FPU\\ise_project_fpu"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Feb 25 14:06:08 2013"
  Creator		  "jordan"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "jordan"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Apr 29 19:24:57 2013"
  RTWModifiedTimeStamp	  289164292
  ModelVersionFormat	  "1.%<AutoIncrement:99>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10000"
	  AbsTol		  "auto"
	  FixedStep		  "1"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  off
	  DSMLogging		  off
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs off
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  13
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 225, 1400, 855 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "analog_ext"
    Location		    [58, 82, 1435, 732]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "172"
    Block {
      BlockType		      Inport
      Name		      "Model_Tick"
      SID		      "7"
      Position		      [265, 368, 295, 382]
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Inport
      Name		      "dout"
      SID		      "12"
      Position		      [850, 523, 880, 537]
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Inport
      Name		      "daca_e"
      SID		      "65"
      Position		      [425, 108, 455, 122]
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint8"
    }
    Block {
      BlockType		      Inport
      Name		      "daca_f"
      SID		      "66"
      Position		      [425, 143, 455, 157]
      Port		      "4"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,24,0)"
    }
    Block {
      BlockType		      Inport
      Name		      "dacb_e"
      SID		      "67"
      Position		      [425, 233, 455, 247]
      Port		      "5"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint8"
    }
    Block {
      BlockType		      Inport
      Name		      "dacb_f"
      SID		      "68"
      Position		      [425, 268, 455, 282]
      Port		      "6"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,24,0)"
    }
    Block {
      BlockType		      Inport
      Name		      "sig_buf_i"
      SID		      "71"
      Position		      [1110, 168, 1140, 182]
      Port		      "7"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,12,0)"
    }
    Block {
      BlockType		      Inport
      Name		      "sig1_buf_i"
      SID		      "72"
      Position		      [1110, 253, 1140, 267]
      Port		      "8"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,12,0)"
    }
    Block {
      BlockType		      Inport
      Name		      "daca_i"
      SID		      "75"
      Position		      [50, 83, 80, 97]
      Port		      "9"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "12"
    }
    Block {
      BlockType		      Inport
      Name		      "dacb_i"
      SID		      "76"
      Position		      [45, 158, 75, 172]
      Port		      "10"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "12"
    }
    Block {
      BlockType		      Inport
      Name		      "daca_s"
      SID		      "77"
      Position		      [425, 68, 455, 82]
      Port		      "11"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Inport
      Name		      "dacb_s"
      SID		      "78"
      Position		      [425, 193, 455, 207]
      Port		      "12"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Reference
      Name		      "1 MHz tick"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [130, 476, 170, 504]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">="
      const		      "250"
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      Sum
      Name		      "Add"
      SID		      "145"
      Ports		      [2, 1]
      Position		      [450, 385, 465, 420]
      InputSameDT	      off
      OutDataTypeStr	      "fixdt(0,7,0)"
    }
    Block {
      BlockType		      Reference
      Name		      "CLK level1"
      SID		      "146"
      Ports		      [1, 1]
      Position		      [610, 379, 635, 401]
      ShowName		      off
      LibraryVersion	      "1.225"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      NumDelays		      "1"
      InputProcessing	      "Elements as channels (sample based)"
      vinit		      "0.0"
      samptime		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "CLK level6"
      SID		      "163"
      Ports		      [1, 1]
      Position		      [235, 479, 260, 501]
      ShowName		      off
      LibraryVersion	      "1.225"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      NumDelays		      "1"
      InputProcessing	      "Elements as channels (sample based)"
      vinit		      "0.0"
      samptime		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "CLK level7"
      SID		      "168"
      Ports		      [1, 1]
      Position		      [430, 519, 455, 541]
      ShowName		      off
      LibraryVersion	      "1.225"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      NumDelays		      "1"
      InputProcessing	      "Elements as channels (sample based)"
      vinit		      "0.0"
      samptime		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant"
      SID		      "150"
      Ports		      [1, 1]
      Position		      [735, 375, 765, 405]
      ShowName		      off
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">="
      const		      "1"
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant1"
      SID		      "151"
      Ports		      [1, 1]
      Position		      [735, 435, 765, 465]
      ShowName		      off
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "<="
      const		      "15"
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant2"
      SID		      "172"
      Ports		      [1, 1]
      Position		      [735, 565, 765, 595]
      ShowName		      off
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "=="
      const		      "16"
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant3"
      SID		      "161"
      Ports		      [1, 1]
      Position		      [735, 480, 765, 510]
      ShowName		      off
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">="
      const		      "3"
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "18"
      Position		      [50, 61, 95, 79]
      ShowName		      off
      Value		      "[0 0 0 1]"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "20"
      Position		      [45, 137, 95, 153]
      ShowName		      off
      Value		      "[1 0 0 1]"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter\nLimited"
      SID		      "1"
      Ports		      [0, 1]
      Position		      [45, 475, 75, 505]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Sources/Counter\nLimited"
      SourceType	      "Counter Limited"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      uplimit		      "500"
      tsamp		      "-1"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      "79"
      Position		      [490, 81, 525, 99]
      ShowName		      off
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion1"
      SID		      "81"
      Position		      [485, 211, 520, 229]
      ShowName		      off
      OutDataTypeStr	      "uint8"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Enabled\nSubsystem"
      SID		      "140"
      Ports		      [1, 1, 1]
      Position		      [905, 509, 1005, 551]
      LibraryVersion	      "1.225"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Enabled\nSubsystem"
	Location		[421, 301, 919, 601]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "141"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  "142"
	  Ports			  []
	  Position		  [235, 20, 255, 40]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Tapped Delay"
	  SID			  "144"
	  Ports			  [1, 1]
	  Position		  [215, 88, 275, 132]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "12"
	  DelayOrder		  "Oldest"
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "143"
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Tapped Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Tapped Delay"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Int to Single1"
      SID		      "60"
      Ports		      [1, 1]
      Position		      [1160, 157, 1235, 193]
      LibraryVersion	      "1.31"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Stateflow"
      MaskDescription	      "Embedded MATLAB block"
      MaskSelfModifiable      on
      MaskDisplay	      "disp('fcn');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Int to Single1"
	Location		[257, 457, 812, 717]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"19"
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  "60::1"
	  Position		  [20, 101, 40, 119]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "60::15"
	  Ports			  [1, 1]
	  Position		  [270, 205, 320, 245]
	  Outputs		  "1"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  " SFunction "
	  SID			  "60::14"
	  Tag			  "Stateflow S-Function analog_ext 3"
	  Ports			  [1, 2]
	  Position		  [180, 104, 230, 206]
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[1 2]"
	  EnableBusSupport	  on
	  Port {
	    PortNumber		    2
	    Name		    "y"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "60::17"
	  Position		  [460, 216, 480, 234]
	}
	Block {
	  BlockType		  Outport
	  Name			  "y"
	  SID			  "60::5"
	  Position		  [460, 101, 480, 119]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  Name			  "y"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Int to Single2"
      SID		      "61"
      Ports		      [1, 1]
      Position		      [1160, 242, 1235, 278]
      LibraryVersion	      "1.31"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Stateflow"
      MaskDescription	      "Embedded MATLAB block"
      MaskSelfModifiable      on
      MaskDisplay	      "disp('fcn');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Int to Single2"
	Location		[257, 457, 812, 717]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"19"
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  "61::1"
	  Position		  [20, 101, 40, 119]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "61::15"
	  Ports			  [1, 1]
	  Position		  [270, 205, 320, 245]
	  Outputs		  "1"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  " SFunction "
	  SID			  "61::14"
	  Tag			  "Stateflow S-Function analog_ext 4"
	  Ports			  [1, 2]
	  Position		  [180, 104, 230, 206]
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[1 2]"
	  EnableBusSupport	  on
	  Port {
	    PortNumber		    2
	    Name		    "y"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "61::17"
	  Position		  [460, 216, 480, 234]
	}
	Block {
	  BlockType		  Outport
	  Name			  "y"
	  SID			  "61::5"
	  Position		  [460, 101, 480, 119]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
	Line {
	  Name			  "y"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator11"
      SID		      "165"
      Ports		      [2, 1]
      Position		      [325, 467, 355, 498]
      ShowName		      off
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator12"
      SID		      "169"
      Ports		      [2, 1]
      Position		      [525, 507, 555, 538]
      ShowName		      off
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator13"
      SID		      "171"
      Ports		      [1, 1]
      Position		      [475, 520, 500, 540]
      ShowName		      off
      Operator		      "NOT"
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator3"
      SID		      "160"
      Ports		      [3, 1]
      Position		      [905, 429, 935, 461]
      ShowName		      off
      Inputs		      "3"
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator7"
      SID		      "152"
      Ports		      [2, 1]
      Position		      [825, 382, 855, 413]
      ShowName		      off
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator8"
      SID		      "167"
      Ports		      [1, 1]
      Position		      [235, 450, 260, 470]
      ShowName		      off
      Operator		      "NOT"
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      "17"
      Ports		      [2, 1]
      Position		      [115, 61, 120, 99]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      SID		      "21"
      Ports		      [2, 1]
      Position		      [115, 136, 120, 174]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Output_register"
      SID		      "47"
      Ports		      [3, 2]
      Position		      [1110, 477, 1190, 553]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Output_register"
	Location		[785, 502, 1259, 782]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data"
	  SID			  "48"
	  Position		  [45, 53, 75, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig1"
	  SID			  "49"
	  Position		  [120, 20, 150, 35]
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig2"
	  SID			  "113"
	  Position		  [15, 110, 45, 125]
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  "43"
	  Position		  [160, 55, 210, 95]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  "45"
	  Position		  [160, 145, 210, 185]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sig_reg"
	  SID			  "44"
	  Ports			  [1, 1]
	  Position		  [265, 64, 290, 86]
	  LibraryVersion	  "1.225"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  InputProcessing	  "Elements as channels (sample based)"
	  vinit			  "0.0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sig_reg1"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [265, 154, 290, 176]
	  LibraryVersion	  "1.225"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  InputProcessing	  "Elements as channels (sample based)"
	  vinit			  "0.0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "50"
	  Position		  [330, 68, 360, 82]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  "52"
	  Position		  [330, 158, 360, 172]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  DstBlock		  "sig_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sig_reg"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50; -170, 0; 0, -35]
	    DstBlock		    "Switch1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  DstBlock		  "sig_reg1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sig_reg1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50; -170, 0; 0, -35]
	    DstBlock		    "Switch2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "trig1"
	  SrcPort		  1
	  Points		  [0, 35]
	  DstBlock		  "Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Switch1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Switch2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "trig2"
	  SrcPort		  1
	  Points		  [0, 35]
	  DstBlock		  "Switch2"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Single to Uint"
      SID		      "62"
      Ports		      [3, 1]
      Position		      [545, 82, 640, 138]
      LibraryVersion	      "1.31"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Stateflow"
      MaskDescription	      "Embedded MATLAB block"
      MaskSelfModifiable      on
      MaskDisplay	      "disp('fcn');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Single to Uint"
	Location		[257, 457, 812, 717]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"21"
	Block {
	  BlockType		  Inport
	  Name			  "sig"
	  SID			  "62::1"
	  Position		  [20, 101, 40, 119]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "exp"
	  SID			  "62::20"
	  Position		  [20, 136, 40, 154]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "frac1"
	  SID			  "62::21"
	  Position		  [20, 171, 40, 189]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "62::15"
	  Ports			  [1, 1]
	  Position		  [270, 205, 320, 245]
	  Outputs		  "1"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  " SFunction "
	  SID			  "62::14"
	  Tag			  "Stateflow S-Function analog_ext 5"
	  Ports			  [3, 2]
	  Position		  [180, 104, 230, 206]
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[3 2]"
	  EnableBusSupport	  on
	  Port {
	    PortNumber		    2
	    Name		    "y"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "62::17"
	  Position		  [460, 216, 480, 234]
	}
	Block {
	  BlockType		  Outport
	  Name			  "y"
	  SID			  "62::5"
	  Position		  [460, 101, 480, 119]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
	Line {
	  Name			  "y"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "frac1"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "exp"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sig"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Single to Uint1"
      SID		      "63"
      Ports		      [3, 1]
      Position		      [545, 212, 640, 268]
      LibraryVersion	      "1.31"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Stateflow"
      MaskDescription	      "Embedded MATLAB block"
      MaskSelfModifiable      on
      MaskDisplay	      "disp('fcn');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Single to Uint1"
	Location		[257, 457, 812, 717]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"21"
	Block {
	  BlockType		  Inport
	  Name			  "sig"
	  SID			  "63::1"
	  Position		  [20, 101, 40, 119]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "exp"
	  SID			  "63::20"
	  Position		  [20, 136, 40, 154]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "frac1"
	  SID			  "63::21"
	  Position		  [20, 171, 40, 189]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "63::15"
	  Ports			  [1, 1]
	  Position		  [270, 205, 320, 245]
	  Outputs		  "1"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  " SFunction "
	  SID			  "63::14"
	  Tag			  "Stateflow S-Function analog_ext 6"
	  Ports			  [3, 2]
	  Position		  [180, 104, 230, 206]
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[3 2]"
	  EnableBusSupport	  on
	  Port {
	    PortNumber		    2
	    Name		    "y"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "63::17"
	  Position		  [460, 216, 480, 234]
	}
	Block {
	  BlockType		  Outport
	  Name			  "y"
	  SID			  "63::5"
	  Position		  [460, 101, 480, 119]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sig"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "exp"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "frac1"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  3
	}
	Line {
	  Name			  "y"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Switch
      Name		      "Switch1"
      SID		      "148"
      Position		      [525, 370, 575, 410]
      Criteria		      "u2 ~= 0"
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Switch
      Name		      "Switch4"
      SID		      "154"
      Position		      [1020, 380, 1070, 420]
      Criteria		      "u2 ~= 0"
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "nocs"
      SID		      "112"
      Position		      [965, 406, 985, 424]
      Value		      "0"
      OutDataTypeStr	      "fixdt(0,3,0)"
    }
    Block {
      BlockType		      Constant
      Name		      "nocs2"
      SID		      "149"
      Position		      [385, 341, 405, 359]
      Value		      "0"
      OutDataTypeStr	      "fixdt(0,7,0)"
    }
    Block {
      BlockType		      Constant
      Name		      "nocs3"
      SID		      "155"
      Position		      [965, 361, 985, 379]
      Value		      "6"
      OutDataTypeStr	      "fixdt(0,3,0)"
    }
    Block {
      BlockType		      Outport
      Name		      "CS_low"
      SID		      "114"
      Position		      [1125, 393, 1155, 407]
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,3,0)"
    }
    Block {
      BlockType		      Outport
      Name		      "clk_out"
      SID		      "9"
      Position		      [235, 548, 265, 562]
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Outport
      Name		      "sig"
      SID		      "11"
      Position		      [1265, 168, 1295, 182]
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint32"
      PortDimensions	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "sig1"
      SID		      "13"
      Position		      [1265, 253, 1295, 267]
      Port		      "4"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "uint32"
      PortDimensions	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "dsdi"
      SID		      "24"
      Position		      [1205, 88, 1235, 102]
      Port		      "5"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Outport
      Name		      "sig_buf_o"
      SID		      "69"
      Position		      [1235, 488, 1265, 502]
      Port		      "6"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "12"
    }
    Block {
      BlockType		      Outport
      Name		      "sig1_buf_o"
      SID		      "70"
      Position		      [1235, 528, 1265, 542]
      Port		      "7"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "12"
    }
    Block {
      BlockType		      Outport
      Name		      "daca_o"
      SID		      "73"
      Position		      [665, 103, 695, 117]
      Port		      "8"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,12,0)"
    }
    Block {
      BlockType		      Outport
      Name		      "dacb_o"
      SID		      "74"
      Position		      [660, 233, 690, 247]
      Port		      "9"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "fixdt(0,12,0)"
    }
    Line {
      SrcBlock		      "Counter\nLimited"
      SrcPort		      1
      DstBlock		      "1 MHz tick"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Output_register"
      SrcPort		      1
      DstBlock		      "sig_buf_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Output_register"
      SrcPort		      2
      DstBlock		      "sig1_buf_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Int to Single1"
      SrcPort		      1
      DstBlock		      "sig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Int to Single2"
      SrcPort		      1
      DstBlock		      "sig1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Single to Uint"
      SrcPort		      1
      DstBlock		      "daca_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Single to Uint1"
      SrcPort		      1
      DstBlock		      "dacb_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "daca_s"
      SrcPort		      1
      Points		      [10, 0; 0, 15]
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "daca_e"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Single to Uint"
      DstPort		      2
    }
    Line {
      SrcBlock		      "daca_f"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Single to Uint"
      DstPort		      3
    }
    Line {
      SrcBlock		      "dacb_e"
      SrcPort		      1
      DstBlock		      "Single to Uint1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dacb_f"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "Single to Uint1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sig_buf_i"
      SrcPort		      1
      DstBlock		      "Int to Single1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sig1_buf_i"
      SrcPort		      1
      DstBlock		      "Int to Single2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "daca_i"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dacb_i"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dacb_s"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Data Type Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      DstBlock		      "Single to Uint"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion1"
      SrcPort		      1
      DstBlock		      "Single to Uint1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dout"
      SrcPort		      1
      DstBlock		      "Enabled\nSubsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Add"
      SrcPort		      1
      DstBlock		      "Switch1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CLK level1"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	Points			[0, 60; -260, 0; 0, -40]
	DstBlock		"Add"
	DstPort			2
      }
      Branch {
	Points			[15, 0]
	Branch {
	  DstBlock		  "Compare\nTo Constant"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 60]
	  Branch {
	    DstBlock		    "Compare\nTo Constant1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    Branch {
	      DstBlock		      "Compare\nTo Constant3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Compare\nTo Constant2"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Logical\nOperator11"
      SrcPort		      1
      Points		      [50, 0; 0, -90]
      DstBlock		      "Add"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Switch1"
      SrcPort		      1
      DstBlock		      "CLK level1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Model_Tick"
      SrcPort		      1
      Points		      [180, 0; 0, 15]
      DstBlock		      "Switch1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "nocs2"
      SrcPort		      1
      Points		      [85, 0; 0, 25]
      DstBlock		      "Switch1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant"
      SrcPort		      1
      DstBlock		      "Logical\nOperator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant1"
      SrcPort		      1
      Points		      [30, 0; 0, -45]
      DstBlock		      "Logical\nOperator7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nOperator7"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Switch4"
	DstPort			2
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Logical\nOperator3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Switch4"
      SrcPort		      1
      DstBlock		      "CS_low"
      DstPort		      1
    }
    Line {
      SrcBlock		      "nocs3"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Switch4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant3"
      SrcPort		      1
      Points		      [60, 0; 0, -50]
      DstBlock		      "Logical\nOperator3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nOperator3"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Enabled\nSubsystem"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "nocs"
      SrcPort		      1
      DstBlock		      "Switch4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CLK level6"
      SrcPort		      1
      DstBlock		      "Logical\nOperator11"
      DstPort		      2
    }
    Line {
      SrcBlock		      "1 MHz tick"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"CLK level6"
	DstPort			1
      }
      Branch {
	Points			[0, -30]
	DstBlock		"Logical\nOperator8"
	DstPort			1
      }
      Branch {
	Points			[0, 40]
	Branch {
	  Points		  [0, 25]
	  DstBlock		  "clk_out"
	  DstPort		  1
	}
	Branch {
	  Points		  [205, 0]
	  Branch {
	    DstBlock		    "CLK level7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30; 90, 0; 0, 15]
	    DstBlock		    "Logical\nOperator12"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Logical\nOperator8"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Logical\nOperator11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CLK level7"
      SrcPort		      1
      DstBlock		      "Logical\nOperator13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical\nOperator13"
      SrcPort		      1
      DstBlock		      "Logical\nOperator12"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nOperator12"
      SrcPort		      1
      Points		      [275, 0; 0, -70]
      DstBlock		      "Logical\nOperator3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Enabled\nSubsystem"
      SrcPort		      1
      Points		      [55, 0; 0, -40]
      DstBlock		      "Output_register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant2"
      SrcPort		      1
      Points		      [315, 0; 0, -65]
      DstBlock		      "Output_register"
      DstPort		      2
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.5 (R2010a) dated Jul 24 2010, 07:30:36
#
#


Stateflow {
  machine {
    id			    1
    name		    "analog_ext"
    created		    "25-Feb-2013 14:08:33"
    isLibrary		    0
    firstTarget		    34
    sfVersion		    75014000.000003
  }
  chart {
    id			    2
    name		    "Int to Single1"
    windowPosition	    [405.75 173.25 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1080 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    7
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    3
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function y = fcn(u)\n%#eml\n\nsig=uint8(0);\nexp=uint8(0);\nfrac=fi(0,0,23,0);\n\n%Transform two'"
      "s complement integer into unnormalized\n%single number\nbuf=fi(0,0,12,0);\nsig=uint8(0);\nbuf=u;\nfrac1=fi(buf,0"
      ",23,0);\n\n%Normalize floating-point number\nbuf1=fi(frac1,0,24,0);\np=fi(0,0,5,0);\nmask=fi(2^22,0,24,0);\nfor "
      "ind=1:23\n    c=bitand(buf1,mask);\n    if (c==0)\n        buf1=bitshift(buf1,1);\n        p=fi(p+1,0,5,0);\n   "
      " end\nend\np=fi(p+1,0,5,0);\nbuf1=bitshift(fi(frac1,0,24,0),uint8(p));\nmask1=fi(2^23-1,0,24,0);\nbuf1=bitand(bu"
      "f1,mask1);\nfrac=fi(buf1,0,23,0);\nexp=uint8(127+(22-p));\n\n%Compose floating-point number\nz=uint32(0);\nif si"
      "g\n    z=uint32(bitshift(uint32(1),31));\nend\nbuf2=uint32(bitshift(uint32(exp),23));\nz=bitor(z,buf2);\nz=bitor"
      "(z,uint32(frac));\ny=z;"
      editorLayout	      "100 M4x1[296 334 740 471]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "u"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_DOUBLE_TYPE
	wordLength		"12"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "fixdt(0,12,0)"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "y"
    linkNode		    [2 6 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT32_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "uint32"
  }
  instance {
    id			    8
    name		    "Int to Single1"
    machine		    1
    chart		    2
  }
  chart {
    id			    9
    name		    "Int to Single2"
    windowPosition	    [420.75 158.25 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1080 1.333333333333333]
    treeNode		    [0 10 0 0]
    firstTransition	    12
    firstJunction	    11
    viewObj		    9
    machine		    1
    ssIdHighWaterMark	    7
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    13
    chartFileNumber	    4
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    10
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    9
    treeNode		    [9 0 0 0]
    superState		    SUBCHART
    subviewer		    9
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function y = fcn(u)\n%#eml\n\nsig=uint8(0);\nexp=uint8(0);\nfrac=fi(0,0,23,0);\n\n%Transform two'"
      "s complement integer into unnormalized\n%single number\nbuf=fi(0,0,12,0);\nsig=uint8(0);\nbuf=u;\nfrac1=fi(buf,0"
      ",23,0);\n\n%Normalize floating-point number\nbuf1=fi(frac1,0,24,0);\np=fi(0,0,5,0);\nmask=fi(2^22,0,24,0);\nfor "
      "ind=1:23\n    c=bitand(buf1,mask);\n    if (c==0)\n        buf1=bitshift(buf1,1);\n        p=fi(p+1,0,5,0);\n   "
      " end\nend\np=fi(p+1,0,5,0);\nbuf1=bitshift(fi(frac1,0,24,0),uint8(p));\nmask1=fi(2^23-1,0,24,0);\nbuf1=bitand(bu"
      "f1,mask1);\nfrac=fi(buf1,0,23,0);\nexp=uint8(127+(22-p));\n\n%Compose floating-point number\nz=uint32(0);\nif si"
      "g\n    z=uint32(bitshift(uint32(1),31));\nend\nbuf2=uint32(bitshift(uint32(exp),23));\nz=bitor(z,buf2);\nz=bitor"
      "(z,uint32(frac));\ny=z;"
      editorLayout	      "100 M4x1[296 334 740 471]"
    }
  }
  junction {
    id			    11
    position		    [23.5747 49.5747 7]
    chart		    9
    linkNode		    [9 0 0]
    subviewer		    9
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    12
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      11
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    9
    linkNode		    [9 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    9
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    13
    ssIdNumber		    4
    name		    "u"
    linkNode		    [9 0 14]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_DOUBLE_TYPE
	wordLength		"12"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "fixdt(0,12,0)"
  }
  data {
    id			    14
    ssIdNumber		    5
    name		    "y"
    linkNode		    [9 13 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT32_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "uint32"
  }
  instance {
    id			    15
    name		    "Int to Single2"
    machine		    1
    chart		    9
  }
  chart {
    id			    16
    name		    "Single to Uint"
    windowPosition	    [405.75 173.25 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1080 1.333333333333333]
    treeNode		    [0 17 0 0]
    firstTransition	    19
    firstJunction	    18
    viewObj		    16
    machine		    1
    ssIdHighWaterMark	    9
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    20
    chartFileNumber	    5
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    17
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    16
    treeNode		    [16 0 0 0]
    superState		    SUBCHART
    subviewer		    16
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function y = fcn(sig, exp, frac1)\n%#eml\n\ny=fi(0,0,12,0);\nz=int16(0);\nif (sig==0)\n    if (ex"
      "p>=127)\n        buf=uint32(frac1);\n        z=int16(exp)-150;\n        y=fi(bitshift(buf,z),0,12,0); %-23+(exp-"
      "127)\n    end\nend"
      editorLayout	      "100 M4x1[296 334 740 471]"
    }
  }
  junction {
    id			    18
    position		    [23.5747 49.5747 7]
    chart		    16
    linkNode		    [16 0 0]
    subviewer		    16
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    19
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      18
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    16
    linkNode		    [16 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    16
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    20
    ssIdNumber		    4
    name		    "sig"
    linkNode		    [16 0 21]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT8_TYPE
	isSigned		1
	wordLength		"14"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "uint8"
  }
  data {
    id			    21
    ssIdNumber		    5
    name		    "y"
    linkNode		    [16 20 22]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_UINT32_TYPE
	wordLength		"12"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "fixdt(0,12,0)"
  }
  data {
    id			    22
    ssIdNumber		    8
    name		    "exp"
    linkNode		    [16 21 23]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT8_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "uint8"
  }
  data {
    id			    23
    ssIdNumber		    9
    name		    "frac1"
    linkNode		    [16 22 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_DOUBLE_TYPE
	wordLength		"24"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "fixdt(0,24,0)"
  }
  instance {
    id			    24
    name		    "Single to Uint"
    machine		    1
    chart		    16
  }
  chart {
    id			    25
    name		    "Single to Uint1"
    windowPosition	    [420.75 158.25 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1080 1.333333333333333]
    treeNode		    [0 26 0 0]
    firstTransition	    28
    firstJunction	    27
    viewObj		    25
    machine		    1
    ssIdHighWaterMark	    9
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    29
    chartFileNumber	    6
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    26
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    25
    treeNode		    [25 0 0 0]
    superState		    SUBCHART
    subviewer		    25
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function y = fcn(sig, exp, frac1)\n%#eml\n\ny=fi(0,0,12,0);\nz=int16(0);\nif (sig==0)\n    if (ex"
      "p>=127)\n        buf=uint32(frac1);\n        z=int16(exp)-150;\n        y=fi(bitshift(buf,z),0,12,0); %-23+(exp-"
      "127)\n    end\nend"
      editorLayout	      "100 M4x1[296 334 740 471]"
    }
  }
  junction {
    id			    27
    position		    [23.5747 49.5747 7]
    chart		    25
    linkNode		    [25 0 0]
    subviewer		    25
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    28
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      27
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    25
    linkNode		    [25 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    25
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    29
    ssIdNumber		    4
    name		    "sig"
    linkNode		    [25 0 30]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT8_TYPE
	isSigned		1
	wordLength		"14"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "uint8"
  }
  data {
    id			    30
    ssIdNumber		    5
    name		    "y"
    linkNode		    [25 29 31]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_UINT32_TYPE
	wordLength		"12"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "fixdt(0,12,0)"
  }
  data {
    id			    31
    ssIdNumber		    8
    name		    "exp"
    linkNode		    [25 30 32]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	primitive		SF_UINT8_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "uint8"
  }
  data {
    id			    32
    ssIdNumber		    9
    name		    "frac1"
    linkNode		    [25 31 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_CUSTOM_INTEGER_TYPE
	primitive		SF_DOUBLE_TYPE
	wordLength		"24"
	fixpt {
	  scalingMode		  SF_FIXPT_BINARY_POINT
	  fractionLength	  "0"
	  slope			  "2^0"
	  bias			  "0"
	}
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "fixdt(0,24,0)"
  }
  instance {
    id			    33
    name		    "Single to Uint1"
    machine		    1
    chart		    25
  }
  target {
    id			    34
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 35]
  }
  target {
    id			    35
    name		    "slhdlc"
    codeFlags		    " comments=1"
    machine		    1
    linkNode		    [1 34 0]
  }
}
