<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>process_features</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>14754812</Best-caseLatency>
            <Average-caseLatency>14754812</Average-caseLatency>
            <Worst-caseLatency>14754812</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.148 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.148 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.148 sec</Worst-caseRealTimeLatency>
            <Interval-min>14754813</Interval-min>
            <Interval-max>14754813</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_99_1>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <Latency>9284864</Latency>
                <AbsoluteTimeLatency>92848640</AbsoluteTimeLatency>
                <IterationLatency>36269</IterationLatency>
                <InstanceList/>
                <conv_kernel_length_6>
                    <Slack>7.30</Slack>
                    <TripCount>6</TripCount>
                    <Latency>15528</Latency>
                    <AbsoluteTimeLatency>155280</AbsoluteTimeLatency>
                    <IterationLatency>2588</IterationLatency>
                    <InstanceList/>
                    <conv_kernel_width_6>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>2586</Latency>
                        <AbsoluteTimeLatency>25860</AbsoluteTimeLatency>
                        <IterationLatency>431</IterationLatency>
                        <InstanceList/>
                    </conv_kernel_width_6>
                </conv_kernel_length_6>
            </VITIS_LOOP_99_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>PrimaryCaps.cpp:99~PrimaryCaps.cpp:196</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_99_1>
                    <Name>VITIS_LOOP_99_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:99~PrimaryCaps.cpp:196</SourceLocation>
                    <conv_kernel_length_6>
                        <Name>conv_kernel_length_6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>PrimaryCaps.cpp:109~PrimaryCaps.cpp:196</SourceLocation>
                        <conv_kernel_width_6>
                            <Name>conv_kernel_width_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:111~PrimaryCaps.cpp:196</SourceLocation>
                        </conv_kernel_width_6>
                    </conv_kernel_length_6>
                </VITIS_LOOP_99_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1298</BRAM_18K>
            <DSP>388</DSP>
            <FF>33766</FF>
            <LUT>53723</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>process_features</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>process_features</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>process_features</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>process_features</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_process_features_Pipeline_VITIS_LOOP_189_1_fu_431</InstName>
                    <ModuleName>process_features_Pipeline_VITIS_LOOP_189_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>431</ID>
                    <BindInstances>icmp_ln189_fu_120_p2 add_ln189_fu_126_p2 icmp_ln192_fu_136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_2_fu_439</InstName>
                    <ModuleName>process_features_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>439</ID>
                    <BindInstances>exitcond23_i15_fu_657_p2 empty_fu_663_p2 empty_79_fu_687_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_3_fu_478</InstName>
                    <ModuleName>process_features_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>478</ID>
                    <BindInstances>exitcond22_i14_fu_124_p2 empty_fu_130_p2 empty_74_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_conv_weights_fu_486</InstName>
                    <ModuleName>process_features_Pipeline_conv_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>486</ID>
                    <BindInstances>icmp_ln104_fu_118_p2 add_ln104_fu_124_p2 add_ln106_fu_141_p2 icmp_ln106_fu_147_p2 select_ln106_fu_153_p3 add_ln104_1_fu_161_p2 shl_ln107_fu_202_p2 shl_ln107_1_fu_221_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_5_fu_492</InstName>
                    <ModuleName>process_features_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>492</ID>
                    <BindInstances>exitcond_i9_fu_73_p2 empty_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_calculate_single_value_fu_498</InstName>
                    <ModuleName>calculate_single_value</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>498</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_calculate_single_value_Pipeline_1_fu_778</InstName>
                            <ModuleName>calculate_single_value_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>778</ID>
                            <BindInstances>add_ln124_fu_1228_p2 icmp_ln124_fu_1634_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_calculate_single_value_Pipeline_conv_kernel_depth_256_fu_862</InstName>
                            <ModuleName>calculate_single_value_Pipeline_conv_kernel_depth_256</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>862</ID>
                            <BindInstances>icmp_ln126_fu_14635_p2 add_ln126_fu_14641_p2 mul_8ns_10ns_17_1_1_U204 add13_fu_14666_p2 add_ln137_fu_14672_p2 sparsemux_33_5_32_1_1_U205 mul_32s_32s_48_1_1_U123 add_ln139_fu_18723_p2 add_ln137_1_fu_14720_p2 sparsemux_33_5_32_1_1_U206 mul_32s_32s_48_1_1_U124 add_ln139_1_fu_18827_p2 add_ln137_2_fu_14764_p2 sparsemux_33_5_32_1_1_U207 mul_32s_32s_48_1_1_U125 add_ln139_2_fu_18931_p2 add_ln137_3_fu_14808_p2 sparsemux_33_5_32_1_1_U208 mul_32s_32s_48_1_1_U126 add_ln139_3_fu_19035_p2 add_ln137_4_fu_14852_p2 sparsemux_33_5_32_1_1_U209 mul_32s_32s_48_1_1_U127 add_ln139_4_fu_19139_p2 add_ln137_5_fu_14896_p2 sparsemux_33_5_32_1_1_U210 mul_32s_32s_48_1_1_U128 add_ln139_5_fu_19243_p2 add_ln137_6_fu_14940_p2 sparsemux_33_5_32_1_1_U211 mul_32s_32s_48_1_1_U129 add_ln139_6_fu_19347_p2 add_ln137_7_fu_14984_p2 sparsemux_33_5_32_1_1_U212 mul_32s_32s_48_1_1_U130 add_ln139_7_fu_19451_p2 add_ln137_8_fu_15028_p2 sparsemux_33_5_32_1_1_U213 mul_32s_32s_48_1_1_U131 add_ln139_8_fu_19555_p2 add_ln137_9_fu_15082_p2 sparsemux_33_5_32_1_1_U214 mul_32s_32s_48_1_1_U132 add_ln139_9_fu_19659_p2 add_ln137_10_fu_15127_p2 sparsemux_33_5_32_1_1_U215 mul_32s_32s_48_1_1_U133 add_ln139_10_fu_19763_p2 add_ln137_11_fu_15172_p2 sparsemux_33_5_32_1_1_U216 mul_32s_32s_48_1_1_U134 add_ln139_11_fu_19867_p2 add_ln137_12_fu_15217_p2 sparsemux_33_5_32_1_1_U217 mul_32s_32s_48_1_1_U135 add_ln139_12_fu_19971_p2 add_ln137_13_fu_15262_p2 sparsemux_33_5_32_1_1_U218 mul_32s_32s_48_1_1_U136 add_ln139_13_fu_20075_p2 add_ln137_14_fu_15307_p2 sparsemux_33_5_32_1_1_U219 mul_32s_32s_48_1_1_U137 add_ln139_14_fu_20179_p2 add_ln137_15_fu_15352_p2 sparsemux_33_5_32_1_1_U220 mul_32s_32s_48_1_1_U138 add_ln139_15_fu_20283_p2 add_ln137_16_fu_15397_p2 sparsemux_33_5_32_1_1_U221 mul_32s_32s_48_1_1_U139 add_ln139_16_fu_20387_p2 add_ln137_17_fu_15442_p2 sparsemux_33_5_32_1_1_U222 mul_32s_32s_48_1_1_U140 add_ln139_17_fu_20491_p2 add_ln137_18_fu_15497_p2 sparsemux_33_5_32_1_1_U223 mul_32s_32s_48_1_1_U141 add_ln139_18_fu_20595_p2 add_ln137_19_fu_15542_p2 sparsemux_33_5_32_1_1_U224 mul_32s_32s_48_1_1_U142 add_ln139_19_fu_20699_p2 add_ln137_20_fu_15587_p2 sparsemux_33_5_32_1_1_U225 mul_32s_32s_48_1_1_U143 add_ln139_20_fu_20803_p2 add_ln137_21_fu_15632_p2 sparsemux_33_5_32_1_1_U226 mul_32s_32s_48_1_1_U144 add_ln139_21_fu_20907_p2 add_ln137_22_fu_15677_p2 sparsemux_33_5_32_1_1_U227 mul_32s_32s_48_1_1_U145 add_ln139_22_fu_21011_p2 add_ln137_23_fu_15722_p2 sparsemux_33_5_32_1_1_U228 mul_32s_32s_48_1_1_U146 add_ln139_23_fu_21115_p2 add_ln137_24_fu_15767_p2 sparsemux_33_5_32_1_1_U229 mul_32s_32s_48_1_1_U147 add_ln139_24_fu_21219_p2 add_ln137_25_fu_15812_p2 sparsemux_33_5_32_1_1_U230 mul_32s_32s_48_1_1_U148 add_ln139_25_fu_21323_p2 add_ln137_26_fu_15857_p2 sparsemux_33_5_32_1_1_U231 mul_32s_32s_48_1_1_U149 add_ln139_26_fu_21427_p2 add_ln137_27_fu_15912_p2 sparsemux_33_5_32_1_1_U232 mul_32s_32s_48_1_1_U150 add_ln139_27_fu_21531_p2 add_ln137_28_fu_15957_p2 sparsemux_33_5_32_1_1_U233 mul_32s_32s_48_1_1_U151 add_ln139_28_fu_21635_p2 add_ln137_29_fu_16002_p2 sparsemux_33_5_32_1_1_U234 mul_32s_32s_48_1_1_U152 add_ln139_29_fu_21739_p2 add_ln137_30_fu_16047_p2 sparsemux_33_5_32_1_1_U235 mul_32s_32s_48_1_1_U153 add_ln139_30_fu_21843_p2 add_ln137_31_fu_16092_p2 sparsemux_33_5_32_1_1_U236 mul_32s_32s_48_1_1_U154 add_ln139_31_fu_21947_p2 add_ln137_32_fu_16137_p2 sparsemux_33_5_32_1_1_U237 mul_32s_32s_48_1_1_U155 add_ln139_32_fu_22051_p2 add_ln137_33_fu_16182_p2 sparsemux_33_5_32_1_1_U238 mul_32s_32s_48_1_1_U156 add_ln139_33_fu_22155_p2 add_ln137_34_fu_16227_p2 sparsemux_33_5_32_1_1_U239 mul_32s_32s_48_1_1_U157 add_ln139_34_fu_22259_p2 add_ln137_35_fu_16272_p2 sparsemux_33_5_32_1_1_U240 mul_32s_32s_48_1_1_U158 add_ln139_35_fu_22363_p2 add_ln137_36_fu_16327_p2 sparsemux_33_5_32_1_1_U241 mul_32s_32s_48_1_1_U159 add_ln139_36_fu_22467_p2 add_ln137_37_fu_16372_p2 sparsemux_33_5_32_1_1_U242 mul_32s_32s_48_1_1_U160 add_ln139_37_fu_22571_p2 add_ln137_38_fu_16417_p2 sparsemux_33_5_32_1_1_U243 mul_32s_32s_48_1_1_U161 add_ln139_38_fu_22675_p2 add_ln137_39_fu_16462_p2 sparsemux_33_5_32_1_1_U244 mul_32s_32s_48_1_1_U162 add_ln139_39_fu_22779_p2 add_ln137_40_fu_16507_p2 sparsemux_33_5_32_1_1_U245 mul_32s_32s_48_1_1_U163 add_ln139_40_fu_22883_p2 add_ln137_41_fu_16552_p2 sparsemux_33_5_32_1_1_U246 mul_32s_32s_48_1_1_U164 add_ln139_41_fu_22987_p2 add_ln137_42_fu_16597_p2 sparsemux_33_5_32_1_1_U247 mul_32s_32s_48_1_1_U165 add_ln139_42_fu_23091_p2 add_ln137_43_fu_16642_p2 sparsemux_33_5_32_1_1_U248 mul_32s_32s_48_1_1_U166 add_ln139_43_fu_23195_p2 add_ln137_44_fu_16687_p2 sparsemux_33_5_32_1_1_U249 mul_32s_32s_48_1_1_U167 add_ln139_44_fu_23299_p2 add_ln137_45_fu_16742_p2 sparsemux_33_5_32_1_1_U250 mul_32s_32s_48_1_1_U168 add_ln139_45_fu_23403_p2 add_ln137_46_fu_16787_p2 sparsemux_33_5_32_1_1_U251 mul_32s_32s_48_1_1_U169 add_ln139_46_fu_23507_p2 add_ln137_47_fu_16832_p2 sparsemux_33_5_32_1_1_U252 mul_32s_32s_48_1_1_U170 add_ln139_47_fu_23611_p2 add_ln137_48_fu_16877_p2 sparsemux_33_5_32_1_1_U253 mul_32s_32s_48_1_1_U171 add_ln139_48_fu_23715_p2 add_ln137_49_fu_16922_p2 sparsemux_33_5_32_1_1_U254 mul_32s_32s_48_1_1_U172 add_ln139_49_fu_23819_p2 add_ln137_50_fu_16967_p2 sparsemux_33_5_32_1_1_U255 mul_32s_32s_48_1_1_U173 add_ln139_50_fu_23923_p2 add_ln137_51_fu_17012_p2 sparsemux_33_5_32_1_1_U256 mul_32s_32s_48_1_1_U174 add_ln139_51_fu_24027_p2 add_ln137_52_fu_17057_p2 sparsemux_33_5_32_1_1_U257 mul_32s_32s_48_1_1_U175 add_ln139_52_fu_24131_p2 add_ln137_53_fu_17102_p2 sparsemux_33_5_32_1_1_U258 mul_32s_32s_48_1_1_U176 add_ln139_53_fu_24235_p2 add_ln137_54_fu_17157_p2 sparsemux_33_5_32_1_1_U259 mul_32s_32s_48_1_1_U177 add_ln139_54_fu_24339_p2 add_ln137_55_fu_17202_p2 sparsemux_33_5_32_1_1_U260 mul_32s_32s_48_1_1_U178 add_ln139_55_fu_24443_p2 add_ln137_56_fu_17247_p2 sparsemux_33_5_32_1_1_U261 mul_32s_32s_48_1_1_U179 add_ln139_56_fu_24547_p2 add_ln137_57_fu_17292_p2 sparsemux_33_5_32_1_1_U262 mul_32s_32s_48_1_1_U180 add_ln139_57_fu_24651_p2 add_ln137_58_fu_17337_p2 sparsemux_33_5_32_1_1_U263 mul_32s_32s_48_1_1_U181 add_ln139_58_fu_24755_p2 add_ln137_59_fu_17382_p2 sparsemux_33_5_32_1_1_U264 mul_32s_32s_48_1_1_U182 add_ln139_59_fu_24859_p2 add_ln137_60_fu_17427_p2 sparsemux_33_5_32_1_1_U265 mul_32s_32s_48_1_1_U183 add_ln139_60_fu_24963_p2 add_ln137_61_fu_17472_p2 sparsemux_33_5_32_1_1_U266 mul_32s_32s_48_1_1_U184 add_ln139_61_fu_25067_p2 add_ln137_62_fu_17517_p2 sparsemux_33_5_32_1_1_U267 mul_32s_32s_48_1_1_U185 add_ln139_62_fu_25171_p2 add_ln137_63_fu_17572_p2 sparsemux_33_5_32_1_1_U268 mul_32s_32s_48_1_1_U186 add_ln139_63_fu_25275_p2 add_ln137_64_fu_17617_p2 sparsemux_33_5_32_1_1_U269 mul_32s_32s_48_1_1_U187 add_ln139_64_fu_25379_p2 add_ln137_65_fu_17662_p2 sparsemux_33_5_32_1_1_U270 mul_32s_32s_48_1_1_U188 add_ln139_65_fu_25483_p2 add_ln137_66_fu_17707_p2 sparsemux_33_5_32_1_1_U271 mul_32s_32s_48_1_1_U189 add_ln139_66_fu_25587_p2 add_ln137_67_fu_17752_p2 sparsemux_33_5_32_1_1_U272 mul_32s_32s_48_1_1_U190 add_ln139_67_fu_25691_p2 add_ln137_68_fu_17797_p2 sparsemux_33_5_32_1_1_U273 mul_32s_32s_48_1_1_U191 add_ln139_68_fu_25795_p2 add_ln137_69_fu_17842_p2 sparsemux_33_5_32_1_1_U274 mul_32s_32s_48_1_1_U192 add_ln139_69_fu_25899_p2 add_ln137_70_fu_17887_p2 sparsemux_33_5_32_1_1_U275 mul_32s_32s_48_1_1_U193 add_ln139_70_fu_26003_p2 add_ln137_71_fu_17932_p2 sparsemux_33_5_32_1_1_U276 mul_32s_32s_48_1_1_U194 add_ln139_71_fu_26107_p2 add_ln137_72_fu_17987_p2 sparsemux_33_5_32_1_1_U277 mul_32s_32s_48_1_1_U195 add_ln139_72_fu_26211_p2 add_ln137_73_fu_18032_p2 sparsemux_33_5_32_1_1_U278 mul_32s_32s_48_1_1_U196 add_ln139_73_fu_26315_p2 add_ln137_74_fu_18077_p2 sparsemux_33_5_32_1_1_U279 mul_32s_32s_48_1_1_U197 add_ln139_74_fu_26419_p2 add_ln137_75_fu_18122_p2 sparsemux_33_5_32_1_1_U280 mul_32s_32s_48_1_1_U198 add_ln139_75_fu_26523_p2 add_ln137_76_fu_18167_p2 sparsemux_33_5_32_1_1_U281 mul_32s_32s_48_1_1_U199 add_ln139_76_fu_26627_p2 add_ln137_77_fu_18212_p2 sparsemux_33_5_32_1_1_U282 mul_32s_32s_48_1_1_U200 add_ln139_77_fu_26731_p2 add_ln137_78_fu_18257_p2 sparsemux_33_5_32_1_1_U283 mul_32s_32s_48_1_1_U201 add_ln139_78_fu_26835_p2 add_ln137_79_fu_18302_p2 sparsemux_33_5_32_1_1_U284 mul_32s_32s_48_1_1_U202 add_ln139_79_fu_26939_p2 add_ln137_80_fu_18347_p2 sparsemux_33_5_32_1_1_U285 mul_32s_32s_48_1_1_U203 add_ln139_80_fu_27043_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2_fu_1103</InstName>
                            <ModuleName>calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1103</ID>
                            <BindInstances>icmp_ln154_fu_891_p2 add_ln154_fu_897_p2 icmp_ln157_fu_912_p2 select_ln153_fu_918_p3 add_ln154_1_fu_926_p2 select_ln154_fu_932_p3 sparsemux_163_7_32_1_1_U508 result_fu_1300_p2 add_ln157_fu_1306_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul12_fu_1542_p2 add14_2_fu_1558_p2 add14_3_fu_1565_p2 add14_4_fu_1572_p2 add14_5_fu_1579_p2 add14_6_fu_1586_p2 add14_7_fu_1593_p2 add14_8_fu_1600_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_6_fu_539</InstName>
                    <ModuleName>process_features_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>539</ID>
                    <BindInstances>exitcond24_i8_fu_73_p2 empty_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT_fu_545</InstName>
                    <ModuleName>process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>545</ID>
                    <BindInstances>icmp_ln234_fu_178_p2 add_ln234_fu_184_p2 icmp_ln236_fu_208_p2 select_ln234_fu_214_p3 xor_ln234_fu_222_p2 icmp_ln240_fu_228_p2 icmp_ln238_fu_234_p2 and_ln234_1_fu_240_p2 add_ln234_1_fu_246_p2 select_ln234_1_fu_252_p3 add_ln236_fu_260_p2 empty_fu_266_p2 current_kernel_mid26_fu_272_p3 exitcond_flatten_not_fu_280_p2 not_exitcond_flatten_mid239_fu_286_p2 and_ln234_fu_292_p2 icmp_ln240_mid213_fu_298_p2 select_ln236_fu_304_p3 add_ln238_fu_312_p2 empty_68_fu_318_p2 empty_69_fu_324_p2 current_dim_mid2_fu_330_p3 select_ln238_fu_338_p3 empty_70_fu_366_p2 add_ln242_fu_384_p2 add_ln242_4_fu_410_p2 icmp_ln243_fu_437_p2 add_ln244_fu_531_p2 out_vector_fu_537_p3 add_ln240_fu_443_p2 add_ln238_1_fu_449_p2 select_ln238_1_fu_455_p3 add_ln236_1_fu_463_p2 select_ln236_1_fu_469_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_features_Pipeline_8_fu_551</InstName>
                    <ModuleName>process_features_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>551</ID>
                    <BindInstances>exitcond_i103_fu_73_p2 empty_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_squash_fu_557</InstName>
                    <ModuleName>squash</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>557</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_squash_Pipeline_1_fu_149</InstName>
                            <ModuleName>squash_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>149</ID>
                            <BindInstances>add_ln264_fu_53_p2 icmp_ln264_fu_59_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_2_fu_154</InstName>
                            <ModuleName>squash_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>154</ID>
                            <BindInstances>exitcond515_fu_133_p2 empty_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164</InstName>
                            <ModuleName>squash_Pipeline_VITIS_LOOP_272_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>icmp_ln272_fu_298_p2 add_ln272_fu_304_p2 mul_32s_32s_48_1_1_U641 mul_32s_32s_48_1_1_U642 mul_32s_32s_48_1_1_U643 mul_32s_32s_48_1_1_U644 mul_32s_32s_48_1_1_U645 mul_32s_32s_48_1_1_U646 mul_32s_32s_48_1_1_U647 mul_32s_32s_48_1_1_U648</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176</InstName>
                            <ModuleName>squash_Pipeline_VITIS_LOOP_283_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>icmp_ln283_fu_302_p2 add_ln283_fu_308_p2 add_ln288_fu_356_p2 add_ln288_1_fu_362_p2 add_ln291_fu_409_p2 sdiv_49s_33s_49_53_1_U659 icmp_ln291_fu_437_p2 sub_ln291_fu_451_p2 select_ln291_fu_457_p3 tmp_3_fu_490_p3 sub_ln291_1_fu_506_p2 add_ln291_1_fu_512_p2 icmp_ln291_1_fu_528_p2 sub_ln291_7_fu_538_p2 lshr_ln291_2_fu_548_p2 and_ln291_3_fu_558_p2 icmp_ln291_2_fu_563_p2 phi_ln291_fu_569_p2 xor_ln291_2_fu_583_p2 and_ln291_fu_597_p2 or_ln291_fu_603_p2 icmp_ln291_3_fu_617_p2 add_ln291_2_fu_623_p2 lshr_ln291_fu_633_p2 sub_ln291_2_fu_639_p2 shl_ln291_fu_649_p2 cond49_i_i_in_fu_655_p3 add_ln291_3_fu_671_p2 select_ln291_1_fu_699_p3 retval_0_i_i_fu_745_p3 fsqrt_32ns_32ns_32_8_no_dsp_1_U658 fpext_32ns_64_2_no_dsp_1_U657 sub_ln291_3_fu_798_p2 select_ln291_2_fu_804_p3 icmp_ln291_4_fu_812_p2 sub_ln291_4_fu_818_p2 icmp_ln291_5_fu_828_p2 add_ln291_5_fu_834_p2 sub_ln291_5_fu_840_p2 select_ln291_3_fu_846_p3 icmp_ln291_6_fu_858_p2 icmp_ln291_7_fu_868_p2 ashr_ln291_fu_878_p2 select_ln291_6_fu_888_p3 ref_tmp_i_i_4_fu_974_p6 icmp_ln291_8_fu_914_p2 shl_ln291_1_fu_920_p2 ref_tmp_i_i_4_fu_974_p8 xor_ln291_fu_934_p2 and_ln291_1_fu_940_p2 or_ln291_1_fu_946_p2 xor_ln291_1_fu_952_p2 and_ln291_2_fu_958_p2 sparsemux_9_3_32_1_1_U660 sdiv_65ns_32s_32_69_1_U661</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186</InstName>
                            <ModuleName>squash_Pipeline_VITIS_LOOP_296_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <BindInstances>icmp_ln296_fu_313_p2 add_ln296_fu_319_p2 mul_32s_32s_48_1_1_U673 mul_32s_32s_48_1_1_U674 mul_32s_32s_48_1_1_U675 mul_32s_32s_48_1_1_U676 mul_32s_32s_48_1_1_U677 mul_32s_32s_48_1_1_U678 mul_32s_32s_48_1_1_U679 mul_32s_32s_48_1_1_U680</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_6_fu_199</InstName>
                            <ModuleName>squash_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>199</ID>
                            <BindInstances>exitcond1_fu_177_p2 empty_fu_183_p2 sparsemux_9_2_32_1_1_U690 empty_64_fu_215_p2 empty_61_fu_286_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buffer_U input_buffer_1_U input_buffer_2_U input_buffer_3_U output_buffer_U output_buffer_1_U output_buffer_2_U output_buffer_3_U squared_input_U squared_input_1_U squared_input_2_U squared_input_3_U squared_norm_U scale_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>weights_stream_fifo_U feature_collection_U output_buffer_U input_buffer_U input_buffer_4_U input_buffer_5_U input_buffer_6_U input_buffer_7_U input_buffer_8_U input_buffer_9_U input_buffer_10_U input_buffer_11_U input_buffer_12_U input_buffer_13_U input_buffer_14_U input_buffer_15_U input_buffer_16_U input_buffer_17_U input_buffer_18_U input_buffer_19_U input_buffer_20_U input_buffer_21_U input_buffer_22_U input_buffer_23_U input_buffer_24_U input_buffer_25_U input_buffer_26_U input_buffer_27_U input_buffer_28_U input_buffer_29_U input_buffer_30_U input_buffer_31_U input_buffer_32_U input_buffer_33_U input_buffer_34_U output_buffer_4_U weight_buffer_U biases_buffer_U conv_output_U reshape_output_U icmp_ln99_fu_633_p2 add_ln99_fu_639_p2 add_ln109_1_fu_668_p2 icmp_ln109_fu_674_p2 add_ln109_fu_680_p2 empty_87_fu_706_p2 icmp_ln111_fu_720_p2 add_ln111_fu_726_p2 add_ln115_fu_746_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>process_features_Pipeline_VITIS_LOOP_189_1</Name>
            <Loops>
                <VITIS_LOOP_189_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5308419</Best-caseLatency>
                    <Average-caseLatency>5308419</Average-caseLatency>
                    <Worst-caseLatency>5308419</Worst-caseLatency>
                    <Best-caseRealTimeLatency>53.084 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>53.084 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>53.084 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5308417</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_1>
                        <Name>VITIS_LOOP_189_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5308416</TripCount>
                        <Latency>5308417</Latency>
                        <AbsoluteTimeLatency>53.084 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:189</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_189_1>
                            <Name>VITIS_LOOP_189_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:189</SourceLocation>
                        </VITIS_LOOP_189_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1024</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_fu_120_p2" SOURCE="PrimaryCaps.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_126_p2" SOURCE="PrimaryCaps.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_136_p2" SOURCE="PrimaryCaps.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102403</Best-caseLatency>
                    <Average-caseLatency>102403</Average-caseLatency>
                    <Worst-caseLatency>102403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.024 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.024 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.024 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102401</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>102401</Latency>
                        <AbsoluteTimeLatency>1.024 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:85~PrimaryCaps.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:85~PrimaryCaps.cpp:196</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1079</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond23_i15_fu_657_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond23_i15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_663_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_79_fu_687_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:86~PrimaryCaps.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:86~PrimaryCaps.cpp:196</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1028</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond22_i14_fu_124_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond22_i14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_130_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_74_fu_140_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_conv_weights</Name>
            <Loops>
                <conv_weights/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.463</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20738</Best-caseLatency>
                    <Average-caseLatency>20738</Average-caseLatency>
                    <Worst-caseLatency>20738</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.207 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.207 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.207 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20737</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_weights>
                        <Name>conv_weights</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20736</TripCount>
                        <Latency>20736</Latency>
                        <AbsoluteTimeLatency>0.207 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_weights>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:104~PrimaryCaps.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_weights>
                            <Name>conv_weights</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:104~PrimaryCaps.cpp:196</SourceLocation>
                        </conv_weights>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>64</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3662</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_weights" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_118_p2" SOURCE="PrimaryCaps.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_weights" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_124_p2" SOURCE="PrimaryCaps.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_weights" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_141_p2" SOURCE="PrimaryCaps.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_weights" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln106_fu_147_p2" SOURCE="PrimaryCaps.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="conv_weights" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_153_p3" SOURCE="PrimaryCaps.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_weights" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_161_p2" SOURCE="PrimaryCaps.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="conv_weights" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln107_fu_202_p2" SOURCE="PrimaryCaps.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="conv_weights" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln107_1_fu_221_p2" SOURCE="PrimaryCaps.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln107_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_single_value_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.627</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>81</Average-caseLatency>
                    <Worst-caseLatency>81</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.810 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.810 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>80</TripCount>
                        <Latency>79</Latency>
                        <AbsoluteTimeLatency>0.790 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:124</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1228_p2" SOURCE="PrimaryCaps.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_fu_1634_p2" SOURCE="PrimaryCaps.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_single_value_Pipeline_conv_kernel_depth_256</Name>
            <Loops>
                <conv_kernel_depth_256/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_kernel_depth_256>
                        <Name>conv_kernel_depth_256</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_kernel_depth_256>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_kernel_depth_256>
                            <Name>conv_kernel_depth_256</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:126</SourceLocation>
                        </conv_kernel_depth_256>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>324</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>7862</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>22028</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln126_fu_14635_p2" SOURCE="PrimaryCaps.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_14641_p2" SOURCE="PrimaryCaps.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U204" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add13_fu_14666_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_14672_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U205" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U123" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_18723_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_14720_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U206" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U124" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_18827_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_14764_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U207" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U125" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_2_fu_18931_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_3_fu_14808_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U208" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U126" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_3_fu_19035_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_4_fu_14852_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U209" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U127" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_4_fu_19139_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_5_fu_14896_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U210" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U128" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_5_fu_19243_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_6_fu_14940_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U211" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U129" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_6_fu_19347_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_7_fu_14984_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U212" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U130" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_7_fu_19451_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_8_fu_15028_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U213" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U131" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_8_fu_19555_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_9_fu_15082_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U214" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U132" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_9_fu_19659_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_10_fu_15127_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U215" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U133" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_10_fu_19763_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_11_fu_15172_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U216" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U134" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_11_fu_19867_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_12_fu_15217_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U217" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U135" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_12_fu_19971_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_13_fu_15262_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U218" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U136" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_13_fu_20075_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_14_fu_15307_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U219" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U137" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_14_fu_20179_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_15_fu_15352_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U220" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U138" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_15_fu_20283_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_16_fu_15397_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U221" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U139" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_16_fu_20387_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_17_fu_15442_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U222" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U140" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_17_fu_20491_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_18_fu_15497_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U223" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U141" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_18_fu_20595_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_19_fu_15542_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U224" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U142" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_19_fu_20699_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_20_fu_15587_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U225" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U143" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_20_fu_20803_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_21_fu_15632_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U226" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U144" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_21_fu_20907_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_22_fu_15677_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U227" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U145" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_22_fu_21011_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_23_fu_15722_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U228" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U146" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_23_fu_21115_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_24_fu_15767_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U229" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U147" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_24_fu_21219_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_25_fu_15812_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U230" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U148" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_25_fu_21323_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_26_fu_15857_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U231" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U149" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_26_fu_21427_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_27_fu_15912_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U232" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U150" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_27_fu_21531_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_28_fu_15957_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U233" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U151" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_28_fu_21635_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_29_fu_16002_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U234" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U152" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_29_fu_21739_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_30_fu_16047_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U235" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U153" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_30_fu_21843_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_31_fu_16092_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U236" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U154" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_31_fu_21947_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_32_fu_16137_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U237" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U155" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_32_fu_22051_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_33_fu_16182_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U238" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U156" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_33_fu_22155_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_34_fu_16227_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U239" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U157" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_34_fu_22259_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_35_fu_16272_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U240" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U158" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_35_fu_22363_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_36_fu_16327_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U241" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U159" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_36_fu_22467_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_37_fu_16372_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U242" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U160" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_37_fu_22571_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_38_fu_16417_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U243" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U161" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_38_fu_22675_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_39_fu_16462_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U244" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U162" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_39_fu_22779_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_40_fu_16507_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U245" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U163" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_40_fu_22883_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_41_fu_16552_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U246" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U164" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_41_fu_22987_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_42_fu_16597_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U247" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U165" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_42_fu_23091_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_43_fu_16642_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U248" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U166" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_43_fu_23195_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_44_fu_16687_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U249" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U167" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_44_fu_23299_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_45_fu_16742_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U250" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U168" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_45_fu_23403_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_46_fu_16787_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U251" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U169" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_46_fu_23507_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_47_fu_16832_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U252" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U170" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_47_fu_23611_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_48_fu_16877_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U253" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U171" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_48_fu_23715_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_49_fu_16922_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U254" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U172" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_49_fu_23819_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_50_fu_16967_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U255" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U173" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_50_fu_23923_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_51_fu_17012_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U256" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U174" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_51_fu_24027_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_52_fu_17057_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U257" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U175" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_52_fu_24131_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_53_fu_17102_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U258" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U176" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_53_fu_24235_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_54_fu_17157_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U259" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U177" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_54_fu_24339_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_55_fu_17202_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U260" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U178" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_55_fu_24443_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_56_fu_17247_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U261" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U179" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_56_fu_24547_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_57_fu_17292_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U262" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U180" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_57_fu_24651_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_58_fu_17337_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U263" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U181" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_58_fu_24755_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_59_fu_17382_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U264" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U182" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_59_fu_24859_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_60_fu_17427_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U265" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U183" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_60_fu_24963_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_61_fu_17472_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U266" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U184" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_61_fu_25067_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_62_fu_17517_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U267" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U185" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_62_fu_25171_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_63_fu_17572_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U268" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U186" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_63_fu_25275_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_64_fu_17617_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U269" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U187" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_64_fu_25379_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_65_fu_17662_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U270" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U188" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_65_fu_25483_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_66_fu_17707_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U271" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U189" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_66_fu_25587_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_67_fu_17752_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U272" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U190" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_67_fu_25691_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_68_fu_17797_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U273" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U191" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_68_fu_25795_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_69_fu_17842_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U274" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U192" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_69_fu_25899_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_70_fu_17887_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U275" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U193" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_70_fu_26003_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_71_fu_17932_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U276" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U194" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_71_fu_26107_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_72_fu_17987_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U277" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U195" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_72_fu_26211_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_73_fu_18032_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U278" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U196" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_73_fu_26315_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_74_fu_18077_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U279" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U197" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_74_fu_26419_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_75_fu_18122_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U280" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U198" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_75_fu_26523_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_76_fu_18167_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U281" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U199" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_76_fu_26627_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_77_fu_18212_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U282" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U200" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_77_fu_26731_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_78_fu_18257_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U283" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U201" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_78_fu_26835_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_79_fu_18302_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U284" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U202" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_79_fu_26939_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_80_fu_18347_p2" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_5_32_1_1_U285" SOURCE="PrimaryCaps.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="operand_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U203" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_depth_256" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_80_fu_27043_p2" SOURCE="PrimaryCaps.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_80" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2</Name>
            <Loops>
                <VITIS_LOOP_154_1_VITIS_LOOP_157_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.840</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.830 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.830 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.830 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_1_VITIS_LOOP_157_2>
                        <Name>VITIS_LOOP_154_1_VITIS_LOOP_157_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_1_VITIS_LOOP_157_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:153~PrimaryCaps.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_1_VITIS_LOOP_157_2>
                            <Name>VITIS_LOOP_154_1_VITIS_LOOP_157_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:154~PrimaryCaps.cpp:147</SourceLocation>
                        </VITIS_LOOP_154_1_VITIS_LOOP_157_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>633</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_891_p2" SOURCE="PrimaryCaps.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_897_p2" SOURCE="PrimaryCaps.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_912_p2" SOURCE="PrimaryCaps.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln153_fu_918_p3" SOURCE="PrimaryCaps.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_926_p2" SOURCE="PrimaryCaps.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln154_fu_932_p3" SOURCE="PrimaryCaps.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_163_7_32_1_1_U508" SOURCE="PrimaryCaps.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="result_fu_1300_p2" SOURCE="PrimaryCaps.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1_VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_1306_p2" SOURCE="PrimaryCaps.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_single_value</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>429</Best-caseLatency>
                    <Average-caseLatency>429</Average-caseLatency>
                    <Worst-caseLatency>429</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>429</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:149</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>324</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>7965</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>22858</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul12_fu_1542_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_2_fu_1558_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_3_fu_1565_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_4_fu_1572_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_5_fu_1579_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_6_fu_1586_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_7_fu_1593_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add14_8_fu_1600_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond_i9_fu_73_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_i9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_79_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond24_i8_fu_73_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond24_i8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_79_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT</Name>
            <Loops>
                <VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4>
                        <Name>VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:233~PrimaryCaps.cpp:205</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4>
                            <Name>VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:234~PrimaryCaps.cpp:205</SourceLocation>
                        </VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>95</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>510</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_fu_178_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_184_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_fu_208_p2" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_fu_214_p3" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln234_fu_222_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_228_p2" SOURCE="PrimaryCaps.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln238_fu_234_p2" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_1_fu_240_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_246_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln234_1_fu_252_p3" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_260_p2" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_266_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="current_kernel_mid26_fu_272_p3" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="current_kernel_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_280_p2" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid239_fu_286_p2" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_fu_292_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln240_mid213_fu_298_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240_mid213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln236_fu_304_p3" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_312_p2" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_68_fu_318_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_69_fu_324_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="current_dim_mid2_fu_330_p3" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="current_dim_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln238_fu_338_p3" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_70_fu_366_p2" SOURCE="PrimaryCaps.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_384_p2" SOURCE="PrimaryCaps.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_4_fu_410_p2" SOURCE="PrimaryCaps.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln243_fu_437_p2" SOURCE="PrimaryCaps.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_531_p2" SOURCE="PrimaryCaps.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="out_vector_fu_537_p3" SOURCE="PrimaryCaps.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vector" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_443_p2" SOURCE="PrimaryCaps.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_1_fu_449_p2" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln238_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln238_1_fu_455_p3" SOURCE="PrimaryCaps.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln238_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_1_fu_463_p2" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln236_1_fu_469_p3" SOURCE="PrimaryCaps.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln236_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond_i103_fu_73_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_i103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_79_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1152</Best-caseLatency>
                    <Average-caseLatency>1152</Average-caseLatency>
                    <Worst-caseLatency>1152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1151</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1151</TripCount>
                        <Latency>1150</Latency>
                        <AbsoluteTimeLatency>11.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:264</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_53_p2" SOURCE="PrimaryCaps.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln264_fu_59_p2" SOURCE="PrimaryCaps.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln264" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond515_fu_133_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond515" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_139_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_VITIS_LOOP_272_1</Name>
            <Loops>
                <VITIS_LOOP_272_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.894</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1154</Best-caseLatency>
                    <Average-caseLatency>1154</Average-caseLatency>
                    <Worst-caseLatency>1154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_272_1>
                        <Name>VITIS_LOOP_272_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1152</TripCount>
                        <Latency>1152</Latency>
                        <AbsoluteTimeLatency>11.520 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_272_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:272</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_272_1>
                            <Name>VITIS_LOOP_272_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:272</SourceLocation>
                        </VITIS_LOOP_272_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>36</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln272_fu_298_p2" SOURCE="PrimaryCaps.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_304_p2" SOURCE="PrimaryCaps.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U641" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U642" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U643" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U644" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U645" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U646" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U647" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U648" SOURCE="PrimaryCaps.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln277_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_VITIS_LOOP_283_3</Name>
            <Loops>
                <VITIS_LOOP_283_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.876</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1274</Best-caseLatency>
                    <Average-caseLatency>1274</Average-caseLatency>
                    <Worst-caseLatency>1274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_283_3>
                        <Name>VITIS_LOOP_283_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1152</TripCount>
                        <Latency>1272</Latency>
                        <AbsoluteTimeLatency>12.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>122</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_283_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:283</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_283_3>
                            <Name>VITIS_LOOP_283_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:283</SourceLocation>
                        </VITIS_LOOP_283_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14392</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>12666</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln283_fu_302_p2" SOURCE="PrimaryCaps.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_308_p2" SOURCE="PrimaryCaps.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_356_p2" SOURCE="PrimaryCaps.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_1_fu_362_p2" SOURCE="PrimaryCaps.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_409_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="52" LOOP="VITIS_LOOP_283_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_49s_33s_49_53_1_U659" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln291_fu_437_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_fu_451_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln291_fu_457_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_3_fu_490_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_1_fu_506_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_1_fu_512_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln291_1_fu_528_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_7_fu_538_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln291_2_fu_548_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln291_3_fu_558_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln291_2_fu_563_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln291_fu_569_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln291_2_fu_583_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln291_fu_597_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln291_fu_603_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln291_3_fu_617_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_2_fu_623_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln291_fu_633_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_2_fu_639_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_649_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="cond49_i_i_in_fu_655_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="cond49_i_i_in" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_3_fu_671_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln291_1_fu_699_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_fu_745_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_283_3" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U658" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_283_3" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U657" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_3_fu_798_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln291_2_fu_804_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln291_4_fu_812_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_4_fu_818_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln291_5_fu_828_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_5_fu_834_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_5_fu_840_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln291_3_fu_846_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln291_6_fu_858_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln291_7_fu_868_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln291_fu_878_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln291_6_fu_888_p3" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_4_fu_974_p6" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln291_8_fu_914_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln291_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_920_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_4_fu_974_p8" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln291_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln291_fu_934_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln291_1_fu_940_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln291_1_fu_946_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln291_1_fu_952_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln291_2_fu_958_p2" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_283_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U660" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="68" LOOP="VITIS_LOOP_283_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_65ns_32s_32_69_1_U661" SOURCE="PrimaryCaps.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln291_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_VITIS_LOOP_296_5</Name>
            <Loops>
                <VITIS_LOOP_296_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.894</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1154</Best-caseLatency>
                    <Average-caseLatency>1154</Average-caseLatency>
                    <Worst-caseLatency>1154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1153</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_296_5>
                        <Name>VITIS_LOOP_296_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1152</TripCount>
                        <Latency>1152</Latency>
                        <AbsoluteTimeLatency>11.520 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_296_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:296</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_296_5>
                            <Name>VITIS_LOOP_296_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:296</SourceLocation>
                        </VITIS_LOOP_296_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>36</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln296_fu_313_p2" SOURCE="PrimaryCaps.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_319_p2" SOURCE="PrimaryCaps.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U673" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U674" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U675" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U676" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U677" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U678" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U679" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_296_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U680" SOURCE="PrimaryCaps.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln300_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>92.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:305</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:305</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>535</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>607</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond1_fu_177_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_183_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U690" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_64_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="empty_61_fu_286_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22098</Best-caseLatency>
                    <Average-caseLatency>22098</Average-caseLatency>
                    <Worst-caseLatency>22098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.221 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.221 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.221 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:261</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>104</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>15187</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>15403</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_buffer_U" SOURCE="PrimaryCaps.cpp:261" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="input_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_buffer_1_U" SOURCE="PrimaryCaps.cpp:261" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="input_buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_buffer_2_U" SOURCE="PrimaryCaps.cpp:261" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="input_buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_buffer_3_U" SOURCE="PrimaryCaps.cpp:261" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="input_buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_buffer_U" SOURCE="PrimaryCaps.cpp:262" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_buffer_1_U" SOURCE="PrimaryCaps.cpp:262" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_buffer_2_U" SOURCE="PrimaryCaps.cpp:262" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_buffer_3_U" SOURCE="PrimaryCaps.cpp:262" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="squared_input_U" SOURCE="PrimaryCaps.cpp:263" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="squared_input" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="squared_input_1_U" SOURCE="PrimaryCaps.cpp:263" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="squared_input_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="squared_input_2_U" SOURCE="PrimaryCaps.cpp:263" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="squared_input_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="squared_input_3_U" SOURCE="PrimaryCaps.cpp:263" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="squared_input_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="squared_norm_U" SOURCE="PrimaryCaps.cpp:264" STORAGESIZE="32 1152 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="squared_norm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scale_U" SOURCE="PrimaryCaps.cpp:265" STORAGESIZE="32 1152 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="scale" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_features</Name>
            <Loops>
                <VITIS_LOOP_99_1>
                    <conv_kernel_length_6>
                        <conv_kernel_width_6/>
                    </conv_kernel_length_6>
                </VITIS_LOOP_99_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14754812</Best-caseLatency>
                    <Average-caseLatency>14754812</Average-caseLatency>
                    <Worst-caseLatency>14754812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.148 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.148 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.148 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14754813</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>9284864</Latency>
                        <AbsoluteTimeLatency>92.849 ms</AbsoluteTimeLatency>
                        <IterationLatency>36269</IterationLatency>
                        <PipelineDepth>36269</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_process_features_Pipeline_conv_weights_fu_486</Instance>
                        </InstanceList>
                        <conv_kernel_length_6>
                            <Name>conv_kernel_length_6</Name>
                            <Slack>7.30</Slack>
                            <TripCount>6</TripCount>
                            <Latency>15528</Latency>
                            <AbsoluteTimeLatency>0.155 ms</AbsoluteTimeLatency>
                            <IterationLatency>2588</IterationLatency>
                            <PipelineDepth>2588</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <conv_kernel_width_6>
                                <Name>conv_kernel_width_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>6</TripCount>
                                <Latency>2586</Latency>
                                <AbsoluteTimeLatency>25.860 us</AbsoluteTimeLatency>
                                <IterationLatency>431</IterationLatency>
                                <PipelineDepth>431</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_calculate_single_value_fu_498</Instance>
                                </InstanceList>
                            </conv_kernel_width_6>
                        </conv_kernel_length_6>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PrimaryCaps.cpp:99~PrimaryCaps.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_1>
                            <Name>VITIS_LOOP_99_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>PrimaryCaps.cpp:99~PrimaryCaps.cpp:196</SourceLocation>
                            <conv_kernel_length_6>
                                <Name>conv_kernel_length_6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>PrimaryCaps.cpp:109~PrimaryCaps.cpp:196</SourceLocation>
                                <conv_kernel_width_6>
                                    <Name>conv_kernel_width_6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>PrimaryCaps.cpp:111~PrimaryCaps.cpp:196</SourceLocation>
                                </conv_kernel_width_6>
                            </conv_kernel_length_6>
                        </VITIS_LOOP_99_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1298</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>71</UTIL_BRAM>
                    <DSP>388</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>33766</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>53723</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_fifo_U" SOURCE="PrimaryCaps.cpp:188" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="weights_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feature_collection_U" SOURCE="PrimaryCaps.cpp:218" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="feature_collection" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_buffer_U" SOURCE="PrimaryCaps.cpp:219" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_4_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_5_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_6_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_7_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_8_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_9_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_10_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_11_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_12_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_13_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_14_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_15_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_16_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_17_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_18_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_19_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_20_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_21_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_22_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_23_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_24_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_25_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_26_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_27_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_28_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_29_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_30_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_31_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_32_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_33_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="input_buffer_34_U" SOURCE="PrimaryCaps.cpp:69" STORAGESIZE="32 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buffer_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="output_buffer_4_U" SOURCE="PrimaryCaps.cpp:73" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="output_buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_U" SOURCE="PrimaryCaps.cpp:77" STORAGESIZE="2592 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="biases_buffer_U" SOURCE="PrimaryCaps.cpp:82" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="biases_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="conv_output_U" SOURCE="PrimaryCaps.cpp:182" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="conv_output" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="reshape_output_U" SOURCE="PrimaryCaps.cpp:185" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="reshape_output" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_633_p2" SOURCE="PrimaryCaps.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_639_p2" SOURCE="PrimaryCaps.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_668_p2" SOURCE="PrimaryCaps.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_length_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_674_p2" SOURCE="PrimaryCaps.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_length_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_680_p2" SOURCE="PrimaryCaps.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_length_6" OPTYPE="sub" PRAGMA="" RTLNAME="empty_87_fu_706_p2" SOURCE="PrimaryCaps.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_kernel_width_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_720_p2" SOURCE="PrimaryCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_width_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_726_p2" SOURCE="PrimaryCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_kernel_width_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_746_p2" SOURCE="PrimaryCaps.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="114" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="114" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="114" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="1" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases" index="2" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="3" direction="out" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="biases_1" access="W" description="Data signal of biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="biases" access="W" description="Bit 31 to 0 of biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="biases_2" access="W" description="Data signal of biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="biases" access="W" description="Bit 63 to 32 of biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">2</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0" argName="biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 256, 256, 16, 16, BRAM=114</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 256, 2, 16, 16, BRAM=114</column>
                    <column name="m_axi_gmem2">READ_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 256, 256, 16, 16, BRAM=114</column>
                    <column name="m_axi_gmem3">WRITE_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 256, 256, 16, 16, BRAM=29</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">weights_1, 0x1c, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x20, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">biases_1, 0x28, 32, W, Data signal of biases, </column>
                    <column name="s_axi_control">biases_2, 0x2c, 32, W, Data signal of biases, </column>
                    <column name="s_axi_control">output_r_1, 0x34, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x38, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="weights">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="biases">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">out, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem0, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="weights">m_axi_gmem1, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x1c range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x20 range=32</column>
                    <column name="biases">m_axi_gmem2, interface, , channel=0</column>
                    <column name="biases">s_axi_control, register, offset, name=biases_1 offset=0x28 range=32</column>
                    <column name="biases">s_axi_control, register, offset, name=biases_2 offset=0x2c range=32</column>
                    <column name="output">m_axi_gmem3, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x34 range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem0">read, 6400, 512</column>
                    <column name="m_axi_gmem1">read, 331776, 512</column>
                    <column name="m_axi_gmem2">read, 16, 512</column>
                    <column name="m_axi_gmem3">write, 576, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">input, PrimaryCaps.cpp:85:2, read, Widened, 6400, anonymous, PrimaryCaps.cpp:85:2</column>
                    <column name="m_axi_gmem0">input, PrimaryCaps.cpp:85:2, read, Inferred, 102400, anonymous, PrimaryCaps.cpp:85:2</column>
                    <column name="m_axi_gmem1">weights, PrimaryCaps.cpp:192:17, read, Widened, 331776, VITIS_LOOP_189_1, PrimaryCaps.cpp:189:23</column>
                    <column name="m_axi_gmem1">weights, PrimaryCaps.cpp:192:17, read, Inferred, 5308416, VITIS_LOOP_189_1, PrimaryCaps.cpp:189:23</column>
                    <column name="m_axi_gmem2">biases, PrimaryCaps.cpp:86:5, read, Widened, 16, anonymous, PrimaryCaps.cpp:86:5</column>
                    <column name="m_axi_gmem2">biases, PrimaryCaps.cpp:86:5, read, Inferred, 256, anonymous, PrimaryCaps.cpp:86:5</column>
                    <column name="m_axi_gmem3">output, PrimaryCaps.cpp:305:4, write, Widened, 576, anonymous, PrimaryCaps.cpp:305:4</column>
                    <column name="m_axi_gmem3">output, PrimaryCaps.cpp:305:4, write, Inferred, 9216, anonymous, PrimaryCaps.cpp:305:4</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:70" status="valid" parentFunction="conv_2d" variable="input_buffer" isDirective="0" options="variable=input_buffer impl=auto type=ram_1wnr"/>
        <Pragma type="array_partition" location="PrimaryCaps.cpp:71" status="valid" parentFunction="conv_2d" variable="input_buffer" isDirective="0" options="variable=input_buffer type=cyclic factor=32"/>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:74" status="valid" parentFunction="conv_2d" variable="output_buffer" isDirective="0" options="variable=output_buffer impl=auto type=ram_1wnr"/>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:78" status="valid" parentFunction="conv_2d" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=ram_1wnr impl=auto"/>
        <Pragma type="array_reshape" location="PrimaryCaps.cpp:79" status="valid" parentFunction="conv_2d" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=cyclic factor=81"/>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:83" status="valid" parentFunction="conv_2d" variable="biases_buffer" isDirective="0" options="variable=biases_buffer type=ram_1wnr impl=auto"/>
        <Pragma type="pipeline" location="PrimaryCaps.cpp:106" status="valid" parentFunction="conv_2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PrimaryCaps.cpp:125" status="valid" parentFunction="calculate_single_value" variable="partial_sums" isDirective="0" options="variable=partial_sums type=complete"/>
        <Pragma type="pipeline" location="PrimaryCaps.cpp:128" status="valid" parentFunction="calculate_single_value" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="PrimaryCaps.cpp:133" status="valid" parentFunction="calculate_single_value" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="PrimaryCaps.cpp:140" status="valid" parentFunction="calculate_single_value" variable="operand" isDirective="0" options="variable=operand op=fmul impl=dsp latency=1"/>
        <Pragma type="bind_op" location="PrimaryCaps.cpp:141" status="valid" parentFunction="calculate_single_value" variable="weight" isDirective="0" options="variable=weight op=fmul impl=dsp latency=1"/>
        <Pragma type="bind_op" location="PrimaryCaps.cpp:142" status="valid" parentFunction="calculate_single_value" variable="partial_sums" isDirective="0" options="variable=partial_sums op=fadd impl=dsp latency=1"/>
        <Pragma type="pipeline" location="PrimaryCaps.cpp:159" status="valid" parentFunction="coalesce_partial_sums" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="PrimaryCaps.cpp:162" status="valid" parentFunction="coalesce_partial_sums" variable="result" isDirective="0" options="variable=result op=add impl=dsp latency=2"/>
        <Pragma type="interface" location="PrimaryCaps.cpp:174" status="valid" parentFunction="process_features" variable="input" isDirective="0" options="mode=m_axi port=input offset=slave bundle=gmem0 max_read_burst_length=256 max_write_burst_length=256 depth=784"/>
        <Pragma type="interface" location="PrimaryCaps.cpp:175" status="valid" parentFunction="process_features" variable="weights" isDirective="0" options="mode=m_axi port=weights offset=slave bundle=gmem1 max_read_burst_length=256 max_write_burst_length=2 depth=5308416"/>
        <Pragma type="interface" location="PrimaryCaps.cpp:176" status="valid" parentFunction="process_features" variable="biases" isDirective="0" options="mode=m_axi port=biases offset=slave bundle=gmem2 max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="PrimaryCaps.cpp:177" status="valid" parentFunction="process_features" variable="output" isDirective="0" options="mode=m_axi port=output offset=slave bundle=gmem3 max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:183" status="valid" parentFunction="process_features" variable="conv_output" isDirective="0" options="variable=conv_output type=ram_1wnr impl=auto"/>
        <Pragma type="bind_storage" location="PrimaryCaps.cpp:186" status="valid" parentFunction="process_features" variable="reshape_output" isDirective="0" options="variable=reshape_output type=ram_1wnr impl=auto"/>
        <Pragma type="pipeline" location="PrimaryCaps.cpp:191" status="valid" parentFunction="process_features" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PrimaryCaps.cpp:274" status="valid" parentFunction="squash" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PrimaryCaps.cpp:287" status="valid" parentFunction="squash" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="squash" options="dim=1 type=cyclic factor=4 variable=input_buffer" pragmaLocId="PrimaryCaps.cpp:261:0" srcPragmaType="pipeline" srcPragmaLoc="PrimaryCaps.cpp:274" srcPragmaSource="pragma" srcIsDirective="0" variable="input_buffer" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="squash" options="dim=1 type=cyclic factor=4 variable=squared_input" pragmaLocId="PrimaryCaps.cpp:263:0" srcPragmaType="pipeline" srcPragmaLoc="PrimaryCaps.cpp:274" srcPragmaSource="pragma" srcIsDirective="0" variable="squared_input" varLoc=""/>
    </AutoPragmaReport>
</profile>

