// Seed: 1466303604
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  output id_1;
  reg id_4;
  always @(posedge 1) begin
    id_4 = 1 < 1'b0;
    id_2 <= id_3;
    id_4 <= id_3;
    @(negedge 1) id_4 = id_4;
  end
  assign id_4 = 1;
  always @(id_3 or posedge id_4) begin
    if (1 || id_3) id_2 <= id_4;
  end
  logic id_5 = 1;
endmodule
