0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.sim/sim_1/synth/timing/xsim/Test_time_synth.v,1701080168,verilog,,D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.srcs/sim_1/new/Processor_test.v,,Accumulator;D_FF;D_FF_0;D_FF_1;D_FF_11;D_FF_12;D_FF_13;D_FF_14;D_FF_15;D_FF_16;D_FF_17;D_FF_18;D_FF_19;D_FF_2;D_FF_20;D_FF_21;D_FF_22;D_FF_23;D_FF_24;D_FF_25;D_FF_26;D_FF_27;D_FF_28;D_FF_29;D_FF_3;D_FF_30;D_FF_31;D_FF_32;D_FF_33;D_FF_34;D_FF_4;D_FF_5;D_FF_6;MDR;Processor_Logic;Reg_File;Stat_Reg;Temp_Reg;Temp_Reg_10;Temp_Reg_7;Temp_Reg_8;Temp_Reg_9;glbl,,,,,,,,
D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.srcs/sim_1/new/Processor_test.v,1696721115,verilog,,,,Test,,,,,,,,
