Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Nov 26 19:25:09 2023
| Host         : elec3342 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file sys_top_drc_routed.rpt -pb sys_top_drc_routed.pb -rpx sys_top_drc_routed.rpx
| Design       : sys_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 38
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 38         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net mcdecoder_inst/dout_cnt_reg[0]/G0 is a gated clock net sourced by a combinational pin mcdecoder_inst/dout_cnt_reg[0]/L3_2/O, cell mcdecoder_inst/dout_cnt_reg[0]/L3_2 (in mcdecoder_inst/dout_cnt_reg[0] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net mcdecoder_inst/next_state__0 is a gated clock net sourced by a combinational pin mcdecoder_inst/FSM_onehot_next_state_reg[4]_i_1/O, cell mcdecoder_inst/FSM_onehot_next_state_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net myuart_inst/baud_counter_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin myuart_inst/baud_counter_reg[3]_i_2/O, cell myuart_inst/baud_counter_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net myuart_inst/busy_reg_i_2_n_0 is a gated clock net sourced by a combinational pin myuart_inst/busy_reg_i_2/O, cell myuart_inst/busy_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net myuart_inst/state_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin myuart_inst/state_reg[3]_i_2/O, cell myuart_inst/state_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net symb_det_inst/symbol_out_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/symbol_out_reg[2]_i_2/O, cell symb_det_inst/symbol_out_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[0]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[10]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[11]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[12]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[13]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[14]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[15]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[16]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[17]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[18]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[19]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[1]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[20]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[21]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[22]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[23]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[24]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[25]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[26]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[27]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[28]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[29]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[2]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[30]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[31]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[3]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[4]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[5]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[6]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[7]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[8]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net symb_det_inst/valid_delay_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin symb_det_inst/valid_delay_reg[9]_LDC_i_1/O, cell symb_det_inst/valid_delay_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


